-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Fri May 16 00:05:06 2025
-- Host        : Bowen running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_dma_0_0_sim_netlist.vhdl
-- Design      : design_1_axi_dma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  port (
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n_reg : out STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 48 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    s_axis_cmd_tvalid_s : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__7_n_0\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_init_done_1 : STD_LOGIC;
  signal \sig_init_done_i_1__16_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__16\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__17\ : label is "soft_lutpair412";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => s_axis_cmd_tvalid_s,
      O => \USE_SINGLE_REG.sig_push_regfifo\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(0),
      Q => Q(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(10),
      Q => Q(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(11),
      Q => Q(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(12),
      Q => Q(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(13),
      Q => Q(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(14),
      Q => Q(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(15),
      Q => Q(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(1),
      Q => Q(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(16),
      Q => Q(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(2),
      Q => Q(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(17),
      Q => Q(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(18),
      Q => Q(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(19),
      Q => Q(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(20),
      Q => Q(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(21),
      Q => Q(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(22),
      Q => Q(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(23),
      Q => Q(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(24),
      Q => Q(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(3),
      Q => Q(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(25),
      Q => Q(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(26),
      Q => Q(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(27),
      Q => Q(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(28),
      Q => Q(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(29),
      Q => Q(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(30),
      Q => Q(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(31),
      Q => Q(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(32),
      Q => Q(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(33),
      Q => Q(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(34),
      Q => Q(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(4),
      Q => Q(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(35),
      Q => Q(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(36),
      Q => Q(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(37),
      Q => Q(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(38),
      Q => Q(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(39),
      Q => Q(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(40),
      Q => Q(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(41),
      Q => Q(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(42),
      Q => Q(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(43),
      Q => Q(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(44),
      Q => Q(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(5),
      Q => Q(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(45),
      Q => Q(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(46),
      Q => Q(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(47),
      Q => Q(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(48),
      Q => Q(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(6),
      Q => Q(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(7),
      Q => Q(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(8),
      Q => Q(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(9),
      Q => Q(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFFAEAEAEAEAE"
    )
        port map (
      I0 => sig_init_done_1,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => s_axis_cmd_tvalid_s,
      I3 => \^sig_cmd2mstr_cmd_valid\,
      I4 => sig_psm_halt,
      I5 => sig_input_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA800080AA80AA80"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => s_axis_cmd_tvalid_s,
      I2 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I3 => \^sig_cmd2mstr_cmd_valid\,
      I4 => sig_psm_halt,
      I5 => sig_input_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__7_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__7_n_0\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
\sig_init_done_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => sig_init_done_1,
      I2 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      I3 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\,
      O => \sig_init_done_i_1__16_n_0\
    );
\sig_init_done_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => sig_init_done,
      I2 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      I3 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_int_reg_n_reg
    );
\sig_init_done_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => sig_init_done_0,
      I2 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      I3 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_int_reg_n_reg_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__16_n_0\,
      Q => sig_init_done_1,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      Q => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\,
      S => SR(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SR(0),
      Q => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_25 is
  port (
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n_reg : out STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 50 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    sig_calc_error_reg_reg_2 : in STD_LOGIC;
    sig_push_input_reg11_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\ : in STD_LOGIC_VECTOR ( 50 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_25 : entity is "axi_datamover_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_25 is
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0\ : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tready\ : STD_LOGIC;
  signal sig_init_done_1 : STD_LOGIC;
  signal \sig_init_done_i_1__8_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__8\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__9\ : label is "soft_lutpair281";
begin
  s_axis_mm2s_cmd_tready <= \^s_axis_mm2s_cmd_tready\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(0),
      Q => Q(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(10),
      Q => Q(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(11),
      Q => Q(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(12),
      Q => Q(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(13),
      Q => Q(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(14),
      Q => Q(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(15),
      Q => Q(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(1),
      Q => Q(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(16),
      Q => Q(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(2),
      Q => Q(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(17),
      Q => Q(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(18),
      Q => Q(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(19),
      Q => Q(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(20),
      Q => Q(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(21),
      Q => Q(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(22),
      Q => Q(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(23),
      Q => Q(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(24),
      Q => Q(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(25),
      Q => Q(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(3),
      Q => Q(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(26),
      Q => Q(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(27),
      Q => Q(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(28),
      Q => Q(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(29),
      Q => Q(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(30),
      Q => Q(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(31),
      Q => Q(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(32),
      Q => Q(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(33),
      Q => Q(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(34),
      Q => Q(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(35),
      Q => Q(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(4),
      Q => Q(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(36),
      Q => Q(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(37),
      Q => Q(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(38),
      Q => Q(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(39),
      Q => Q(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(40),
      Q => Q(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(41),
      Q => Q(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(42),
      Q => Q(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(43),
      Q => Q(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(44),
      Q => Q(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(45),
      Q => Q(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(5),
      Q => Q(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(46),
      Q => Q(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(47),
      Q => Q(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(48),
      Q => Q(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(49),
      Q => Q(49),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(50),
      Q => Q(50),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(6),
      Q => Q(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(7),
      Q => Q(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(8),
      Q => Q(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(9),
      Q => Q(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => sig_init_done_1,
      I1 => s_axis_mm2s_cmd_tvalid,
      I2 => \^s_axis_mm2s_cmd_tready\,
      I3 => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0\,
      Q => \^s_axis_mm2s_cmd_tready\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => sig_calc_error_reg_reg_0,
      I1 => sig_calc_error_reg_reg_1,
      I2 => sig_calc_error_reg_reg_2,
      I3 => sig_push_input_reg11_out,
      I4 => \in\(0),
      O => sig_calc_error_reg_reg
    );
\sig_init_done_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => sig_init_done_0,
      I2 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      I3 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_int_reg_n_reg_0
    );
\sig_init_done_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => sig_init_done_1,
      I2 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      I3 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\,
      O => \sig_init_done_i_1__8_n_0\
    );
\sig_init_done_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => sig_init_done,
      I2 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      I3 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_int_reg_n_reg
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_init_done_i_1__8_n_0\,
      Q => sig_init_done_1,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      Q => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\,
      S => SR(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    s_axis_cmd_tvalid_s : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__7_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_reg_n_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(2),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(3),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(4),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(5),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(6),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(7),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFFAEAEAEAEAE"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => s_axis_cmd_tvalid_s,
      I3 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_n_0\,
      I4 => sig_psm_halt,
      I5 => sig_input_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__7_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__7_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA800080AA80AA80"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => s_axis_cmd_tvalid_s,
      I3 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_n_0\,
      I4 => sig_psm_halt,
      I5 => sig_input_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6_n_0\,
      Q => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_n_0\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_23\ is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_23\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_23\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(2),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(3),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(4),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(5),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(6),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(7),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => s_axis_mm2s_cmd_tvalid,
      I3 => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      Q => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_24\ is
  port (
    sig_init_done : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_24\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_24\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__5_n_0\ : STD_LOGIC;
  signal \^m_axis_mm2s_sts_tvalid_int\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  m_axis_mm2s_sts_tvalid_int <= \^m_axis_mm2s_sts_tvalid_int\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(2),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(3),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(4),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
        port map (
      I0 => \^m_axis_mm2s_sts_tvalid_int\,
      I1 => m_axis_mm2s_sts_tready,
      I2 => \^sig_init_done\,
      I3 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I4 => sig_rsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA8080"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_mm2s_sts_tready,
      I4 => \^m_axis_mm2s_sts_tvalid_int\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__5_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__5_n_0\,
      Q => \^m_axis_mm2s_sts_tvalid_int\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
\sig_rd_sts_tag_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_mmap_rst_reg_n,
      O => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ is
  port (
    sig_init_done : out STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\ is
  signal \USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__8_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__8_n_0\ : STD_LOGIC;
  signal \^m_axis_s2mm_sts_tvalid_int\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  m_axis_s2mm_sts_tvalid_int <= \^m_axis_s2mm_sts_tvalid_int\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_push_regfifo\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(4),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]_0\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(5),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]_0\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(6),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]_0\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(7),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]_0\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]_0\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]_0\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(2),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]_0\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => D(3),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]_0\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => m_axis_s2mm_sts_tready,
      I1 => \^m_axis_s2mm_sts_tvalid_int\,
      I2 => \^sig_init_done\,
      I3 => sig_wsc2stat_status_valid,
      I4 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__8_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__8_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AA80"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => sig_wsc2stat_status_valid,
      I2 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I3 => \^m_axis_s2mm_sts_tvalid_int\,
      I4 => m_axis_s2mm_sts_tready,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__8_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__8_n_0\,
      Q => \^m_axis_s2mm_sts_tvalid_int\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc is
  port (
    sig_psm_pop_input_cmd : out STD_LOGIC;
    sig_csm_pop_child_cmd : out STD_LOGIC;
    sig_mstr2dre_cmd_valid : out STD_LOGIC;
    sig_psm_halt : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    sig_xfer_cmd_cmplt_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_realign_strt_offset_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \sig_child_addr_cntr_lsh_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_child_qual_first_of_2 : out STD_LOGIC;
    sig_first_realigner_cmd_reg_0 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \sig_child_addr_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_init_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_input_addr_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 48 downto 0 );
    sig_xfer_is_seq_reg_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    empty : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \sig_realign_strt_offset_reg_reg[0]_0\ : in STD_LOGIC;
    \sig_xfer_len_reg_reg[0]_0\ : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_realigner_btt2_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_input_user_type_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc is
  signal \FSM_onehot_sig_csm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_2_n_0\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[22]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[22]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[22]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[22]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_3 : STD_LOGIC;
  signal sig_btt_residue_slice : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_btt_upper_slice : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_calc2dm_calc_err : STD_LOGIC;
  signal \sig_calc_error_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_child_addr_cntr_lsh_reg : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^sig_child_addr_cntr_lsh_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_child_addr_cntr_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sig_child_addr_lsh_rollover : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_10_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_11_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_12_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_6_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_7_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_8_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_9_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_5_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_5_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_5_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_5_n_3 : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_child_burst_type_reg : STD_LOGIC;
  signal sig_child_cache_type_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_child_cmd_reg_full : STD_LOGIC;
  signal sig_child_error_reg : STD_LOGIC;
  signal sig_child_qual_burst_type : STD_LOGIC;
  signal sig_child_qual_cache_type : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_child_qual_error_reg : STD_LOGIC;
  signal \^sig_child_qual_first_of_2\ : STD_LOGIC;
  signal sig_child_qual_first_of_2_i_1_n_0 : STD_LOGIC;
  signal sig_child_qual_user_type : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_child_user_type_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_cmd2addr_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_cmd2data_valid_i_1__0_n_0\ : STD_LOGIC;
  signal sig_csm_ld_xfer : STD_LOGIC;
  signal sig_csm_ld_xfer_ns : STD_LOGIC;
  signal \^sig_csm_pop_child_cmd\ : STD_LOGIC;
  signal sig_csm_pop_child_cmd_ns : STD_LOGIC;
  signal sig_csm_pop_sf_fifo_ns : STD_LOGIC;
  signal sig_first_realigner_cmd : STD_LOGIC;
  signal sig_first_realigner_cmd_i_1_n_0 : STD_LOGIC;
  signal \^sig_first_realigner_cmd_reg_0\ : STD_LOGIC;
  signal sig_input_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_input_addr_reg : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_input_addr_reg : signal is "no";
  signal sig_input_addr_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of sig_input_addr_reg1 : signal is "true";
  attribute equivalent_register_removal of sig_input_addr_reg1 : signal is "no";
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal sig_input_cache_type_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_input_user_type_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2dre_cmd_valid\ : STD_LOGIC;
  signal sig_needed_2_realign_cmds : STD_LOGIC;
  signal sig_needed_2_realign_cmds_i_1_n_0 : STD_LOGIC;
  signal sig_pcc2sf_xfer_ready : STD_LOGIC;
  signal sig_predict_child_addr_lsh : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^sig_psm_halt\ : STD_LOGIC;
  signal sig_psm_halt_ns : STD_LOGIC;
  signal sig_psm_ld_calc1 : STD_LOGIC;
  signal sig_psm_ld_calc1_ns : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg_ns : STD_LOGIC;
  signal sig_psm_ld_realigner_reg : STD_LOGIC;
  signal sig_psm_ld_realigner_reg_ns : STD_LOGIC;
  signal sig_psm_pop_input_cmd_ns : STD_LOGIC;
  signal sig_psm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_psm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_push_input_reg13_out : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_realign_reg_empty : STD_LOGIC;
  signal sig_realign_strt_offset : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_realign_tag_reg0 : STD_LOGIC;
  signal sig_realigner_btt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_realigner_btt2 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \sig_realigner_btt2[5]_i_2_n_0\ : STD_LOGIC;
  signal sig_skip_align2mbaa : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_10_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_1_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_3_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_4_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_5_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_6_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_7_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_8_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_9_n_0 : STD_LOGIC;
  signal \sig_xfer_addr_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal sig_xfer_cache_reg0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg0 : STD_LOGIC;
  signal \NLW_sig_btt_cntr_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[1]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[5]_i_1\ : label is "soft_lutpair373";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[0]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[1]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[2]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[4]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[5]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[1]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[2]_i_2\ : label is "soft_lutpair378";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[0]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[1]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[2]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa2_carry : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sig_child_addr_cntr_lsh_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_child_addr_cntr_lsh_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_child_addr_cntr_msh_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_child_addr_cntr_msh_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_child_addr_cntr_msh_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_child_addr_cntr_msh_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of sig_child_addr_lsh_rollover_reg_reg_i_2 : label is 35;
  attribute ADDER_THRESHOLD of sig_child_addr_lsh_rollover_reg_reg_i_3 : label is 35;
  attribute ADDER_THRESHOLD of sig_child_addr_lsh_rollover_reg_reg_i_4 : label is 35;
  attribute ADDER_THRESHOLD of sig_child_addr_lsh_rollover_reg_reg_i_5 : label is 35;
  attribute SOFT_HLUTNM of \sig_cmd2data_valid_i_1__0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of sig_csm_pop_child_cmd_i_1 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of sig_csm_pop_sf_fifo_i_1 : label is "soft_lutpair373";
  attribute KEEP : string;
  attribute KEEP of \sig_input_addr_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[0]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[10]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[11]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[12]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[13]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[14]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[15]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[16]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[17]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[18]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[19]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[1]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[20]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[21]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[22]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[23]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[24]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[25]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[26]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[27]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[28]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[29]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[2]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[30]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[31]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[3]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[4]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[5]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[6]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[7]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[8]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of sig_psm_ld_calc1_i_1 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of sig_psm_ld_chcmd_reg_i_1 : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of sig_psm_ld_realigner_reg_i_1 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[10]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[11]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[12]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[13]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[15]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[22]_i_2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[6]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[7]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[8]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[9]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of sig_skip_align2mbaa_s_h_i_4 : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of sig_skip_align2mbaa_s_h_i_8 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of sig_skip_align2mbaa_s_h_i_9 : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \sig_xfer_addr_reg[31]_i_3\ : label is "soft_lutpair374";
begin
  \sig_child_addr_cntr_lsh_reg[1]_0\(1 downto 0) <= \^sig_child_addr_cntr_lsh_reg[1]_0\(1 downto 0);
  sig_child_qual_first_of_2 <= \^sig_child_qual_first_of_2\;
  sig_csm_pop_child_cmd <= \^sig_csm_pop_child_cmd\;
  sig_first_realigner_cmd_reg_0 <= \^sig_first_realigner_cmd_reg_0\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2dre_cmd_valid <= \^sig_mstr2dre_cmd_valid\;
  sig_psm_halt <= \^sig_psm_halt\;
\FSM_onehot_sig_csm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAE"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I2 => sig_child_cmd_reg_full,
      I3 => sig_xfer_is_seq_reg_reg_0,
      I4 => sig_pcc2sf_xfer_ready,
      O => \FSM_onehot_sig_csm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FF808080"
    )
        port map (
      I0 => sig_child_error_reg,
      I1 => sig_child_cmd_reg_full,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      I4 => \^sig_mstr2data_cmd_valid\,
      I5 => \^sig_mstr2addr_cmd_valid\,
      O => \FSM_onehot_sig_csm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => sig_xfer_is_seq_reg_reg_0,
      I1 => sig_pcc2sf_xfer_ready,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      I3 => empty,
      I4 => sig_child_error_reg,
      I5 => sig_csm_pop_child_cmd_ns,
      O => \FSM_onehot_sig_csm_state[4]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4F444"
    )
        port map (
      I0 => empty,
      I1 => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      I3 => \^sig_mstr2data_cmd_valid\,
      I4 => \^sig_mstr2addr_cmd_valid\,
      O => \FSM_onehot_sig_csm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[0]\,
      S => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[2]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[4]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFABAAA"
    )
        port map (
      I0 => \FSM_sequential_sig_psm_state[0]_i_2_n_0\,
      I1 => sig_psm_state(1),
      I2 => sig_psm_state(0),
      I3 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I4 => sig_psm_state(2),
      O => sig_psm_state_ns(0)
    );
\FSM_sequential_sig_psm_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4050405F405F405"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_realign_reg_empty,
      I2 => sig_psm_state(0),
      I3 => sig_psm_state(1),
      I4 => sig_child_cmd_reg_full,
      I5 => sig_calc2dm_calc_err,
      O => \FSM_sequential_sig_psm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40504550"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_child_cmd_reg_full,
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      I4 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      O => sig_psm_state_ns(1)
    );
\FSM_sequential_sig_psm_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sig_cmd2mstr_cmd_valid,
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_calc2dm_calc_err,
      O => \FSM_sequential_sig_psm_state[1]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CC44CC44CC44CC"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => sig_psm_state(2),
      I2 => sig_child_cmd_reg_full,
      I3 => sig_psm_state(0),
      I4 => sig_psm_state(1),
      I5 => \FSM_sequential_sig_psm_state[2]_i_2_n_0\,
      O => sig_psm_state_ns(2)
    );
\FSM_sequential_sig_psm_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      I3 => sig_skip_align2mbaa_s_h,
      O => \FSM_sequential_sig_psm_state[2]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(0),
      Q => sig_psm_state(0),
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(1),
      Q => sig_psm_state(1),
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(2),
      Q => sig_psm_state(2),
      R => sig_init_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(22)
    );
\sig_btt_cntr[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(11),
      O => \sig_btt_cntr[11]_i_2_n_0\
    );
\sig_btt_cntr[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(10),
      O => \sig_btt_cntr[11]_i_3_n_0\
    );
\sig_btt_cntr[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(9),
      O => \sig_btt_cntr[11]_i_4_n_0\
    );
\sig_btt_cntr[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(8),
      O => \sig_btt_cntr[11]_i_5_n_0\
    );
\sig_btt_cntr[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(11),
      I1 => Q(11),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(4),
      O => \sig_btt_cntr[11]_i_6_n_0\
    );
\sig_btt_cntr[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(10),
      I1 => Q(10),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(3),
      O => \sig_btt_cntr[11]_i_7_n_0\
    );
\sig_btt_cntr[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(9),
      I1 => Q(9),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(2),
      O => \sig_btt_cntr[11]_i_8_n_0\
    );
\sig_btt_cntr[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(8),
      I1 => Q(8),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(1),
      O => \sig_btt_cntr[11]_i_9_n_0\
    );
\sig_btt_cntr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(15),
      O => \sig_btt_cntr[15]_i_2_n_0\
    );
\sig_btt_cntr[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(14),
      O => \sig_btt_cntr[15]_i_3_n_0\
    );
\sig_btt_cntr[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(13),
      O => \sig_btt_cntr[15]_i_4_n_0\
    );
\sig_btt_cntr[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(12),
      O => \sig_btt_cntr[15]_i_5_n_0\
    );
\sig_btt_cntr[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(15),
      I1 => Q(15),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(8),
      O => \sig_btt_cntr[15]_i_6_n_0\
    );
\sig_btt_cntr[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(14),
      I1 => Q(14),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(7),
      O => \sig_btt_cntr[15]_i_7_n_0\
    );
\sig_btt_cntr[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(13),
      I1 => Q(13),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(6),
      O => \sig_btt_cntr[15]_i_8_n_0\
    );
\sig_btt_cntr[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(12),
      I1 => Q(12),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(5),
      O => \sig_btt_cntr[15]_i_9_n_0\
    );
\sig_btt_cntr[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(19),
      O => \sig_btt_cntr[19]_i_2_n_0\
    );
\sig_btt_cntr[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(18),
      O => \sig_btt_cntr[19]_i_3_n_0\
    );
\sig_btt_cntr[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(17),
      O => \sig_btt_cntr[19]_i_4_n_0\
    );
\sig_btt_cntr[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(16),
      O => \sig_btt_cntr[19]_i_5_n_0\
    );
\sig_btt_cntr[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999099999"
    )
        port map (
      I0 => sig_realigner_btt2(19),
      I1 => sig_btt_upper_slice(12),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_psm_halt\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_calc2dm_calc_err,
      O => \sig_btt_cntr[19]_i_6_n_0\
    );
\sig_btt_cntr[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999099999"
    )
        port map (
      I0 => sig_realigner_btt2(18),
      I1 => sig_btt_upper_slice(11),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_psm_halt\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_calc2dm_calc_err,
      O => \sig_btt_cntr[19]_i_7_n_0\
    );
\sig_btt_cntr[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999099999"
    )
        port map (
      I0 => sig_realigner_btt2(17),
      I1 => sig_btt_upper_slice(10),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_psm_halt\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_calc2dm_calc_err,
      O => \sig_btt_cntr[19]_i_8_n_0\
    );
\sig_btt_cntr[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999099999"
    )
        port map (
      I0 => sig_realigner_btt2(16),
      I1 => sig_btt_upper_slice(9),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_psm_halt\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_calc2dm_calc_err,
      O => \sig_btt_cntr[19]_i_9_n_0\
    );
\sig_btt_cntr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => sig_calc2dm_calc_err,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_psm_halt\,
      I4 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr[22]_i_1_n_0\
    );
\sig_btt_cntr[22]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(21),
      O => \sig_btt_cntr[22]_i_3__0_n_0\
    );
\sig_btt_cntr[22]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(20),
      O => \sig_btt_cntr[22]_i_4__0_n_0\
    );
\sig_btt_cntr[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999099999"
    )
        port map (
      I0 => sig_realigner_btt2(22),
      I1 => sig_btt_upper_slice(15),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_psm_halt\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_calc2dm_calc_err,
      O => \sig_btt_cntr[22]_i_5_n_0\
    );
\sig_btt_cntr[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999099999"
    )
        port map (
      I0 => sig_realigner_btt2(21),
      I1 => sig_btt_upper_slice(14),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_psm_halt\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_calc2dm_calc_err,
      O => \sig_btt_cntr[22]_i_6_n_0\
    );
\sig_btt_cntr[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999099999"
    )
        port map (
      I0 => sig_realigner_btt2(20),
      I1 => sig_btt_upper_slice(13),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_psm_halt\,
      I4 => \^sig_input_reg_empty\,
      I5 => sig_calc2dm_calc_err,
      O => \sig_btt_cntr[22]_i_7_n_0\
    );
\sig_btt_cntr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(3),
      O => \sig_btt_cntr[3]_i_2_n_0\
    );
\sig_btt_cntr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(2),
      O => \sig_btt_cntr[3]_i_3_n_0\
    );
\sig_btt_cntr[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(1),
      O => \sig_btt_cntr[3]_i_4_n_0\
    );
\sig_btt_cntr[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(0),
      O => \sig_btt_cntr[3]_i_5_n_0\
    );
\sig_btt_cntr[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(3),
      I1 => Q(3),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(3),
      O => \sig_btt_cntr[3]_i_6_n_0\
    );
\sig_btt_cntr[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(2),
      I1 => Q(2),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(2),
      O => \sig_btt_cntr[3]_i_7_n_0\
    );
\sig_btt_cntr[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(1),
      I1 => Q(1),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(1),
      O => \sig_btt_cntr[3]_i_8_n_0\
    );
\sig_btt_cntr[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(0),
      I1 => Q(0),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(0),
      O => \sig_btt_cntr[3]_i_9_n_0\
    );
\sig_btt_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(7),
      O => \sig_btt_cntr[7]_i_2_n_0\
    );
\sig_btt_cntr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(6),
      O => \sig_btt_cntr[7]_i_3_n_0\
    );
\sig_btt_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(5),
      O => \sig_btt_cntr[7]_i_4_n_0\
    );
\sig_btt_cntr[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_realigner_btt2(4),
      O => \sig_btt_cntr[7]_i_5_n_0\
    );
\sig_btt_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(7),
      I1 => Q(7),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_upper_slice(0),
      O => \sig_btt_cntr[7]_i_6_n_0\
    );
\sig_btt_cntr[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(6),
      I1 => Q(6),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(6),
      O => \sig_btt_cntr[7]_i_7_n_0\
    );
\sig_btt_cntr[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(5),
      I1 => Q(5),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(5),
      O => \sig_btt_cntr[7]_i_8_n_0\
    );
\sig_btt_cntr[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => sig_realigner_btt2(4),
      I1 => Q(4),
      I2 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      I3 => sig_btt_residue_slice(4),
      O => \sig_btt_cntr[7]_i_9_n_0\
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_7\,
      Q => sig_btt_residue_slice(0),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_5\,
      Q => sig_btt_upper_slice(3),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_4\,
      Q => sig_btt_upper_slice(4),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[7]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_reg[11]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[11]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[11]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr[11]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[11]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[11]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[11]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[11]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[11]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[11]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[11]_i_1_n_7\,
      S(3) => \sig_btt_cntr[11]_i_6_n_0\,
      S(2) => \sig_btt_cntr[11]_i_7_n_0\,
      S(1) => \sig_btt_cntr[11]_i_8_n_0\,
      S(0) => \sig_btt_cntr[11]_i_9_n_0\
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_1_n_7\,
      Q => sig_btt_upper_slice(5),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_1_n_6\,
      Q => sig_btt_upper_slice(6),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_1_n_5\,
      Q => sig_btt_upper_slice(7),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_1_n_4\,
      Q => sig_btt_upper_slice(8),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[11]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_reg[15]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[15]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[15]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr[15]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[15]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[15]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[15]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[15]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[15]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[15]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[15]_i_1_n_7\,
      S(3) => \sig_btt_cntr[15]_i_6_n_0\,
      S(2) => \sig_btt_cntr[15]_i_7_n_0\,
      S(1) => \sig_btt_cntr[15]_i_8_n_0\,
      S(0) => \sig_btt_cntr[15]_i_9_n_0\
    );
\sig_btt_cntr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[19]_i_1_n_7\,
      Q => sig_btt_upper_slice(9),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[19]_i_1_n_6\,
      Q => sig_btt_upper_slice(10),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[19]_i_1_n_5\,
      Q => sig_btt_upper_slice(11),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[19]_i_1_n_4\,
      Q => sig_btt_upper_slice(12),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[15]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_reg[19]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[19]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[19]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr[19]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[19]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[19]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[19]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[19]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[19]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[19]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[19]_i_1_n_7\,
      S(3) => \sig_btt_cntr[19]_i_6_n_0\,
      S(2) => \sig_btt_cntr[19]_i_7_n_0\,
      S(1) => \sig_btt_cntr[19]_i_8_n_0\,
      S(0) => \sig_btt_cntr[19]_i_9_n_0\
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_6\,
      Q => sig_btt_residue_slice(1),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[22]_i_2_n_7\,
      Q => sig_btt_upper_slice(13),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[22]_i_2_n_6\,
      Q => sig_btt_upper_slice(14),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[22]_i_2_n_5\,
      Q => sig_btt_upper_slice(15),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[19]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_reg[22]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_btt_cntr_reg[22]_i_2_n_2\,
      CO(0) => \sig_btt_cntr_reg[22]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sig_btt_cntr[22]_i_3__0_n_0\,
      DI(0) => \sig_btt_cntr[22]_i_4__0_n_0\,
      O(3) => \NLW_sig_btt_cntr_reg[22]_i_2_O_UNCONNECTED\(3),
      O(2) => \sig_btt_cntr_reg[22]_i_2_n_5\,
      O(1) => \sig_btt_cntr_reg[22]_i_2_n_6\,
      O(0) => \sig_btt_cntr_reg[22]_i_2_n_7\,
      S(3) => '0',
      S(2) => \sig_btt_cntr[22]_i_5_n_0\,
      S(1) => \sig_btt_cntr[22]_i_6_n_0\,
      S(0) => \sig_btt_cntr[22]_i_7_n_0\
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_5\,
      Q => sig_btt_residue_slice(2),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_4\,
      Q => sig_btt_residue_slice(3),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_btt_cntr_reg[3]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[3]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[3]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[3]_i_1_n_3\,
      CYINIT => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      DI(3) => \sig_btt_cntr[3]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[3]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[3]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[3]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[3]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[3]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[3]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[3]_i_1_n_7\,
      S(3) => \sig_btt_cntr[3]_i_6_n_0\,
      S(2) => \sig_btt_cntr[3]_i_7_n_0\,
      S(1) => \sig_btt_cntr[3]_i_8_n_0\,
      S(0) => \sig_btt_cntr[3]_i_9_n_0\
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_7\,
      Q => sig_btt_residue_slice(4),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_6\,
      Q => sig_btt_residue_slice(5),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_5\,
      Q => sig_btt_residue_slice(6),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_4\,
      Q => sig_btt_upper_slice(0),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[3]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_reg[7]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[7]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[7]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr[7]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[7]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[7]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[7]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[7]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[7]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[7]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[7]_i_1_n_7\,
      S(3) => \sig_btt_cntr[7]_i_6_n_0\,
      S(2) => \sig_btt_cntr[7]_i_7_n_0\,
      S(1) => \sig_btt_cntr[7]_i_8_n_0\,
      S(0) => \sig_btt_cntr[7]_i_9_n_0\
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_7\,
      Q => sig_btt_upper_slice(1),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_6\,
      Q => sig_btt_upper_slice(2),
      R => sig_init_reg
    );
sig_btt_lt_b2mbaa2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa2,
      CO(2) => sig_btt_lt_b2mbaa2_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa2_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa2_carry_n_3,
      CYINIT => '0',
      DI(3) => sig_btt_lt_b2mbaa2_carry_i_1_n_0,
      DI(2) => sig_btt_lt_b2mbaa2_carry_i_2_n_0,
      DI(1) => sig_btt_lt_b2mbaa2_carry_i_3_n_0,
      DI(0) => sig_btt_lt_b2mbaa2_carry_i_4_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa2_carry_i_5_n_0,
      S(2) => sig_btt_lt_b2mbaa2_carry_i_6_n_0,
      S(1) => sig_btt_lt_b2mbaa2_carry_i_7_n_0,
      S(0) => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      I1 => sig_btt_residue_slice(6),
      O => sig_btt_lt_b2mbaa2_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10317307"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_btt_residue_slice(5),
      I2 => \sig_realigner_btt2[5]_i_2_n_0\,
      I3 => sig_input_addr_reg(4),
      I4 => sig_input_addr_reg(5),
      O => sig_btt_lt_b2mbaa2_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FE001E1FFE"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(3),
      I4 => sig_btt_residue_slice(3),
      I5 => sig_btt_residue_slice(2),
      O => sig_btt_lt_b2mbaa2_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"064E"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_input_addr_reg(0),
      I2 => sig_btt_residue_slice(1),
      I3 => sig_btt_residue_slice(0),
      O => sig_btt_lt_b2mbaa2_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      O => sig_btt_lt_b2mbaa2_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41822418"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_input_addr_reg(4),
      I2 => \sig_realigner_btt2[5]_i_2_n_0\,
      I3 => sig_btt_residue_slice(5),
      I4 => sig_btt_residue_slice(4),
      O => sig_btt_lt_b2mbaa2_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E1E0001E0E001"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(3),
      I4 => sig_btt_residue_slice(3),
      I5 => sig_btt_residue_slice(2),
      O => sig_btt_lt_b2mbaa2_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_btt_residue_slice(1),
      O => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(4),
      I5 => sig_input_addr_reg(5),
      O => sig_btt_lt_b2mbaa2_carry_i_9_n_0
    );
\sig_calc_error_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCECCCCC"
    )
        port map (
      I0 => sig_btt_is_zero,
      I1 => sig_calc2dm_calc_err,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_psm_halt\,
      I4 => sig_cmd2mstr_cmd_valid,
      O => \sig_calc_error_reg_i_1__0_n_0\
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => sig_calc_error_reg_i_4_n_0,
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      I2 => Q(10),
      I3 => Q(11),
      I4 => Q(15),
      I5 => Q(14),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(9),
      I5 => Q(8),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_calc_error_reg_i_1__0_n_0\,
      Q => sig_calc2dm_calc_err,
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_child_qual_burst_type,
      I1 => sig_csm_ld_xfer,
      I2 => \^sig_csm_pop_child_cmd\,
      O => \sig_child_addr_cntr_lsh[0]_i_1_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(0),
      I1 => \^sig_child_addr_cntr_lsh_reg[1]_0\(0),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[0]\,
      O => S(0)
    );
\sig_child_addr_cntr_lsh[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(3),
      I1 => sig_child_addr_cntr_lsh_reg(3),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[3]\,
      O => S(3)
    );
\sig_child_addr_cntr_lsh[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(2),
      I1 => sig_child_addr_cntr_lsh_reg(2),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[2]\,
      O => S(2)
    );
\sig_child_addr_cntr_lsh[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(1),
      I1 => \^sig_child_addr_cntr_lsh_reg[1]_0\(1),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[1]\,
      O => S(1)
    );
\sig_child_addr_cntr_lsh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[15]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => p_1_in,
      O => \sig_child_addr_cntr_lsh[12]_i_2_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[14]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(14),
      O => \sig_child_addr_cntr_lsh[12]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[13]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(13),
      O => \sig_child_addr_cntr_lsh[12]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[12]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(12),
      O => \sig_child_addr_cntr_lsh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[7]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(7),
      O => \sig_child_addr_reg_reg[7]_0\(3)
    );
\sig_child_addr_cntr_lsh[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(6),
      I1 => sig_child_addr_cntr_lsh_reg(6),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[6]\,
      O => \sig_child_addr_reg_reg[7]_0\(2)
    );
\sig_child_addr_cntr_lsh[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(5),
      I1 => sig_child_addr_cntr_lsh_reg(5),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[5]\,
      O => \sig_child_addr_reg_reg[7]_0\(1)
    );
\sig_child_addr_cntr_lsh[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(4),
      I1 => sig_child_addr_cntr_lsh_reg(4),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[4]\,
      O => \sig_child_addr_reg_reg[7]_0\(0)
    );
\sig_child_addr_cntr_lsh[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[11]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(11),
      O => \sig_child_addr_cntr_lsh[8]_i_2_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[10]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(10),
      O => \sig_child_addr_cntr_lsh[8]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[9]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(9),
      O => \sig_child_addr_cntr_lsh[8]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[8]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(8),
      O => \sig_child_addr_cntr_lsh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(0),
      Q => \^sig_child_addr_cntr_lsh_reg[1]_0\(0),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5\,
      Q => sig_child_addr_cntr_lsh_reg(10),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4\,
      Q => sig_child_addr_cntr_lsh_reg(11),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\,
      Q => sig_child_addr_cntr_lsh_reg(12),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_lsh[12]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_lsh[12]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_lsh[12]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_lsh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\,
      Q => sig_child_addr_cntr_lsh_reg(13),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\,
      Q => sig_child_addr_cntr_lsh_reg(14),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\,
      Q => p_1_in,
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(1),
      Q => \^sig_child_addr_cntr_lsh_reg[1]_0\(1),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(2),
      Q => sig_child_addr_cntr_lsh_reg(2),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(3),
      Q => sig_child_addr_cntr_lsh_reg(3),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(0),
      Q => sig_child_addr_cntr_lsh_reg(4),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(1),
      Q => sig_child_addr_cntr_lsh_reg(5),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(2),
      Q => sig_child_addr_cntr_lsh_reg(6),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(3),
      Q => sig_child_addr_cntr_lsh_reg(7),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7\,
      Q => sig_child_addr_cntr_lsh_reg(8),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_lsh[8]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_lsh[8]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_lsh[8]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_lsh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6\,
      Q => sig_child_addr_cntr_lsh_reg(9),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => sig_child_addr_lsh_rollover_reg,
      I1 => sig_csm_ld_xfer,
      I2 => sig_child_qual_burst_type,
      I3 => \^sig_csm_pop_child_cmd\,
      O => \sig_child_addr_cntr_msh[0]_i_1_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(0),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(0),
      O => \sig_child_addr_cntr_msh[0]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(3),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(3),
      O => \sig_child_addr_cntr_msh[0]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(2),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(2),
      O => \sig_child_addr_cntr_msh[0]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(1),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(1),
      O => \sig_child_addr_cntr_msh[0]_i_6_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(0),
      I1 => data(0),
      I2 => \^sig_csm_pop_child_cmd\,
      O => \sig_child_addr_cntr_msh[0]_i_7_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(15),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(15),
      O => \sig_child_addr_cntr_msh[12]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(14),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(14),
      O => \sig_child_addr_cntr_msh[12]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(13),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(13),
      O => \sig_child_addr_cntr_msh[12]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(12),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(12),
      O => \sig_child_addr_cntr_msh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(7),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(7),
      O => \sig_child_addr_cntr_msh[4]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(6),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(6),
      O => \sig_child_addr_cntr_msh[4]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(5),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(5),
      O => \sig_child_addr_cntr_msh[4]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(4),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(4),
      O => \sig_child_addr_cntr_msh[4]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(11),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(11),
      O => \sig_child_addr_cntr_msh[8]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(10),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(10),
      O => \sig_child_addr_cntr_msh[8]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(9),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(9),
      O => \sig_child_addr_cntr_msh[8]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(8),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(8),
      O => \sig_child_addr_cntr_msh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\,
      Q => sig_child_addr_cntr_msh_reg(0),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_child_addr_cntr_msh[0]_i_3_n_0\,
      O(3) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\,
      S(3) => \sig_child_addr_cntr_msh[0]_i_4_n_0\,
      S(2) => \sig_child_addr_cntr_msh[0]_i_5_n_0\,
      S(1) => \sig_child_addr_cntr_msh[0]_i_6_n_0\,
      S(0) => \sig_child_addr_cntr_msh[0]_i_7_n_0\
    );
\sig_child_addr_cntr_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(10),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(11),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(12),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[12]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[12]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[12]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(13),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(14),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(15),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\,
      Q => sig_child_addr_cntr_msh_reg(1),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\,
      Q => sig_child_addr_cntr_msh_reg(2),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\,
      Q => sig_child_addr_cntr_msh_reg(3),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(4),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\,
      CO(3) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[4]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[4]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[4]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[4]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(5),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(6),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(7),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(8),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\,
      CO(3) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[8]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[8]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(9),
      R => sig_init_reg
    );
sig_child_addr_lsh_rollover_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => sig_predict_child_addr_lsh(15),
      O => sig_child_addr_lsh_rollover
    );
sig_child_addr_lsh_rollover_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(2),
      I1 => dout(2),
      O => sig_child_addr_lsh_rollover_reg_i_10_n_0
    );
sig_child_addr_lsh_rollover_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[1]_0\(1),
      I1 => dout(1),
      O => sig_child_addr_lsh_rollover_reg_i_11_n_0
    );
sig_child_addr_lsh_rollover_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[1]_0\(0),
      I1 => dout(0),
      O => sig_child_addr_lsh_rollover_reg_i_12_n_0
    );
sig_child_addr_lsh_rollover_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(6),
      I1 => dout(6),
      O => sig_child_addr_lsh_rollover_reg_i_6_n_0
    );
sig_child_addr_lsh_rollover_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(5),
      I1 => dout(5),
      O => sig_child_addr_lsh_rollover_reg_i_7_n_0
    );
sig_child_addr_lsh_rollover_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(4),
      I1 => dout(4),
      O => sig_child_addr_lsh_rollover_reg_i_8_n_0
    );
sig_child_addr_lsh_rollover_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(3),
      I1 => dout(3),
      O => sig_child_addr_lsh_rollover_reg_i_9_n_0
    );
sig_child_addr_lsh_rollover_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_addr_lsh_rollover,
      Q => sig_child_addr_lsh_rollover_reg,
      R => sig_init_reg
    );
sig_child_addr_lsh_rollover_reg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CO(3) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sig_predict_child_addr_lsh(15),
      O(2 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED(2 downto 0),
      S(3) => p_1_in,
      S(2 downto 0) => sig_child_addr_cntr_lsh_reg(14 downto 12)
    );
sig_child_addr_lsh_rollover_reg_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => sig_child_addr_cntr_lsh_reg(11 downto 8)
    );
sig_child_addr_lsh_rollover_reg_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_5_n_0,
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sig_child_addr_cntr_lsh_reg(6 downto 4),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => sig_child_addr_cntr_lsh_reg(7),
      S(2) => sig_child_addr_lsh_rollover_reg_i_6_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_7_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_8_n_0
    );
sig_child_addr_lsh_rollover_reg_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_5_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_5_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_5_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 2) => sig_child_addr_cntr_lsh_reg(3 downto 2),
      DI(1 downto 0) => \^sig_child_addr_cntr_lsh_reg[1]_0\(1 downto 0),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => sig_child_addr_lsh_rollover_reg_i_9_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_10_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_11_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_12_n_0
    );
\sig_child_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(0),
      Q => \sig_child_addr_reg_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(10),
      Q => \sig_child_addr_reg_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(11),
      Q => \sig_child_addr_reg_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(12),
      Q => \sig_child_addr_reg_reg_n_0_[12]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(13),
      Q => \sig_child_addr_reg_reg_n_0_[13]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(14),
      Q => \sig_child_addr_reg_reg_n_0_[14]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(15),
      Q => \sig_child_addr_reg_reg_n_0_[15]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(16),
      Q => data(0),
      R => SR(0)
    );
\sig_child_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(17),
      Q => data(1),
      R => SR(0)
    );
\sig_child_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(18),
      Q => data(2),
      R => SR(0)
    );
\sig_child_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(19),
      Q => data(3),
      R => SR(0)
    );
\sig_child_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(1),
      Q => \sig_child_addr_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(20),
      Q => data(4),
      R => SR(0)
    );
\sig_child_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(21),
      Q => data(5),
      R => SR(0)
    );
\sig_child_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(22),
      Q => data(6),
      R => SR(0)
    );
\sig_child_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(23),
      Q => data(7),
      R => SR(0)
    );
\sig_child_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(24),
      Q => data(8),
      R => SR(0)
    );
\sig_child_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(25),
      Q => data(9),
      R => SR(0)
    );
\sig_child_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(26),
      Q => data(10),
      R => SR(0)
    );
\sig_child_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(27),
      Q => data(11),
      R => SR(0)
    );
\sig_child_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(28),
      Q => data(12),
      R => SR(0)
    );
\sig_child_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(29),
      Q => data(13),
      R => SR(0)
    );
\sig_child_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(2),
      Q => \sig_child_addr_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(30),
      Q => data(14),
      R => SR(0)
    );
\sig_child_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(31),
      Q => data(15),
      R => SR(0)
    );
\sig_child_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(3),
      Q => \sig_child_addr_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(4),
      Q => \sig_child_addr_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(5),
      Q => \sig_child_addr_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(6),
      Q => \sig_child_addr_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(7),
      Q => \sig_child_addr_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(8),
      Q => \sig_child_addr_reg_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(9),
      Q => \sig_child_addr_reg_reg_n_0_[9]\,
      R => SR(0)
    );
sig_child_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_burst_type_reg,
      Q => sig_child_burst_type_reg,
      R => SR(0)
    );
\sig_child_cache_type_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_cache_type_reg(0),
      Q => sig_child_cache_type_reg(0),
      R => SR(0)
    );
\sig_child_cache_type_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_cache_type_reg(1),
      Q => sig_child_cache_type_reg(1),
      R => SR(0)
    );
\sig_child_cache_type_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_cache_type_reg(2),
      Q => sig_child_cache_type_reg(2),
      R => SR(0)
    );
\sig_child_cache_type_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_cache_type_reg(3),
      Q => sig_child_cache_type_reg(3),
      R => SR(0)
    );
sig_child_cmd_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => '1',
      Q => sig_child_cmd_reg_full,
      R => SR(0)
    );
sig_child_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_calc2dm_calc_err,
      Q => sig_child_error_reg,
      R => SR(0)
    );
sig_child_qual_burst_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_burst_type_reg,
      Q => sig_child_qual_burst_type,
      R => sig_init_reg
    );
\sig_child_qual_cache_type_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_cache_type_reg(0),
      Q => sig_child_qual_cache_type(0),
      R => sig_init_reg
    );
\sig_child_qual_cache_type_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_cache_type_reg(1),
      Q => sig_child_qual_cache_type(1),
      R => sig_init_reg
    );
\sig_child_qual_cache_type_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_cache_type_reg(2),
      Q => sig_child_qual_cache_type(2),
      R => sig_init_reg
    );
\sig_child_qual_cache_type_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_cache_type_reg(3),
      Q => sig_child_qual_cache_type(3),
      R => sig_init_reg
    );
sig_child_qual_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_error_reg,
      Q => sig_child_qual_error_reg,
      R => sig_init_reg
    );
sig_child_qual_first_of_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454045404540"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_needed_2_realign_cmds,
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \^sig_child_qual_first_of_2\,
      I4 => dout(7),
      I5 => sig_pcc2sf_xfer_ready,
      O => sig_child_qual_first_of_2_i_1_n_0
    );
sig_child_qual_first_of_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_first_of_2_i_1_n_0,
      Q => \^sig_child_qual_first_of_2\,
      R => '0'
    );
\sig_child_qual_user_type_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_user_type_reg(0),
      Q => sig_child_qual_user_type(0),
      R => sig_init_reg
    );
\sig_child_qual_user_type_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_user_type_reg(1),
      Q => sig_child_qual_user_type(1),
      R => sig_init_reg
    );
\sig_child_qual_user_type_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_user_type_reg(2),
      Q => sig_child_qual_user_type(2),
      R => sig_init_reg
    );
\sig_child_qual_user_type_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_user_type_reg(3),
      Q => sig_child_qual_user_type(3),
      R => sig_init_reg
    );
\sig_child_user_type_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_user_type_reg(0),
      Q => sig_child_user_type_reg(0),
      R => SR(0)
    );
\sig_child_user_type_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_user_type_reg(1),
      Q => sig_child_user_type_reg(1),
      R => SR(0)
    );
\sig_child_user_type_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_user_type_reg(2),
      Q => sig_child_user_type_reg(2),
      R => SR(0)
    );
\sig_child_user_type_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_user_type_reg(3),
      Q => sig_child_user_type_reg(3),
      R => SR(0)
    );
\sig_cmd2addr_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54045454"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_csm_ld_xfer,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => sig_cmd2addr_valid_reg_0,
      I4 => sig_inhibit_rdy_n_0,
      O => \sig_cmd2addr_valid_i_1__0_n_0\
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_cmd2addr_valid_i_1__0_n_0\,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
\sig_cmd2data_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55440544"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_csm_ld_xfer,
      I2 => sig_inhibit_rdy_n_1,
      I3 => \^sig_mstr2data_cmd_valid\,
      I4 => sig_cmd2data_valid_reg_0,
      O => \sig_cmd2data_valid_i_1__0_n_0\
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_cmd2data_valid_i_1__0_n_0\,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_csm_ld_xfer_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0302"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      I1 => \^sig_mstr2data_cmd_valid\,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      O => sig_csm_ld_xfer_ns
    );
sig_csm_ld_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_ld_xfer_ns,
      Q => sig_csm_ld_xfer,
      R => sig_init_reg
    );
sig_csm_pop_child_cmd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      O => sig_csm_pop_child_cmd_ns
    );
sig_csm_pop_child_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_child_cmd_ns,
      Q => \^sig_csm_pop_child_cmd\,
      R => sig_init_reg
    );
sig_csm_pop_sf_fifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      I1 => \^sig_mstr2addr_cmd_valid\,
      I2 => \^sig_mstr2data_cmd_valid\,
      O => sig_csm_pop_sf_fifo_ns
    );
sig_csm_pop_sf_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_sf_fifo_ns,
      Q => sig_pcc2sf_xfer_ready,
      R => sig_init_reg
    );
sig_first_realigner_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_first_realigner_cmd,
      I2 => sig_psm_ld_realigner_reg,
      I3 => \FSM_sequential_sig_psm_state[1]_i_2_n_0\,
      O => sig_first_realigner_cmd_i_1_n_0
    );
sig_first_realigner_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_first_realigner_cmd_i_1_n_0,
      Q => sig_first_realigner_cmd,
      R => '0'
    );
\sig_input_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_calc2dm_calc_err,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_psm_halt\,
      I3 => sig_cmd2mstr_cmd_valid,
      O => sig_push_input_reg13_out
    );
\sig_input_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(17),
      Q => sig_input_addr_reg(0),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(27),
      Q => sig_input_addr_reg(10),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(28),
      Q => sig_input_addr_reg(11),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(29),
      Q => sig_input_addr_reg(12),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(30),
      Q => sig_input_addr_reg(13),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(31),
      Q => sig_input_addr_reg(14),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(32),
      Q => sig_input_addr_reg(15),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(33),
      Q => sig_input_addr_reg(16),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(34),
      Q => sig_input_addr_reg(17),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(35),
      Q => sig_input_addr_reg(18),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(36),
      Q => sig_input_addr_reg(19),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(18),
      Q => sig_input_addr_reg(1),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(37),
      Q => sig_input_addr_reg(20),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(38),
      Q => sig_input_addr_reg(21),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(39),
      Q => sig_input_addr_reg(22),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(40),
      Q => sig_input_addr_reg(23),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(41),
      Q => sig_input_addr_reg(24),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(42),
      Q => sig_input_addr_reg(25),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(43),
      Q => sig_input_addr_reg(26),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(44),
      Q => sig_input_addr_reg(27),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(45),
      Q => sig_input_addr_reg(28),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(46),
      Q => sig_input_addr_reg(29),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(19),
      Q => sig_input_addr_reg(2),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(47),
      Q => sig_input_addr_reg(30),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(48),
      Q => sig_input_addr_reg(31),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(20),
      Q => sig_input_addr_reg(3),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(21),
      Q => sig_input_addr_reg(4),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(22),
      Q => sig_input_addr_reg(5),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(23),
      Q => sig_input_addr_reg(6),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(24),
      Q => sig_input_addr_reg(7),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(25),
      Q => sig_input_addr_reg(8),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(26),
      Q => sig_input_addr_reg(9),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => Q(16),
      Q => sig_input_burst_type_reg,
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_cache_type_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \sig_input_user_type_reg_reg[3]_0\(0),
      Q => sig_input_cache_type_reg(0),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_cache_type_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \sig_input_user_type_reg_reg[3]_0\(1),
      Q => sig_input_cache_type_reg(1),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_cache_type_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \sig_input_user_type_reg_reg[3]_0\(2),
      Q => sig_input_cache_type_reg(2),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_cache_type_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \sig_input_user_type_reg_reg[3]_0\(3),
      Q => sig_input_cache_type_reg(3),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => '0',
      Q => \^sig_input_reg_empty\,
      S => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_user_type_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \sig_input_user_type_reg_reg[3]_0\(4),
      Q => sig_input_user_type_reg(0),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_user_type_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \sig_input_user_type_reg_reg[3]_0\(5),
      Q => sig_input_user_type_reg(1),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_user_type_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \sig_input_user_type_reg_reg[3]_0\(6),
      Q => sig_input_user_type_reg(2),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_user_type_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \sig_input_user_type_reg_reg[3]_0\(7),
      Q => sig_input_user_type_reg(3),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
sig_needed_2_realign_cmds_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h,
      O => sig_needed_2_realign_cmds_i_1_n_0
    );
sig_needed_2_realign_cmds_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_needed_2_realign_cmds_i_1_n_0,
      Q => sig_needed_2_realign_cmds,
      R => SR(0)
    );
sig_psm_halt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_psm_state(1),
      I1 => sig_psm_state(0),
      O => sig_psm_halt_ns
    );
sig_psm_halt_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_halt_ns,
      Q => \^sig_psm_halt\,
      S => sig_init_reg
    );
sig_psm_ld_calc1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sig_psm_state(1),
      I1 => sig_realign_reg_empty,
      I2 => sig_psm_state(0),
      I3 => sig_psm_state(2),
      O => sig_psm_ld_calc1_ns
    );
sig_psm_ld_calc1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_calc1_ns,
      Q => sig_psm_ld_calc1,
      R => sig_init_reg
    );
sig_psm_ld_chcmd_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_child_cmd_reg_full,
      I2 => sig_psm_state(0),
      I3 => sig_psm_state(1),
      O => sig_psm_ld_chcmd_reg_ns
    );
sig_psm_ld_chcmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_chcmd_reg_ns,
      Q => sig_psm_ld_chcmd_reg,
      R => sig_init_reg
    );
sig_psm_ld_realigner_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1800"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_psm_state(0),
      I2 => sig_psm_state(1),
      I3 => sig_realign_reg_empty,
      O => sig_psm_ld_realigner_reg_ns
    );
sig_psm_ld_realigner_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_realigner_reg_ns,
      Q => sig_psm_ld_realigner_reg,
      R => sig_init_reg
    );
sig_psm_pop_input_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00030000A0A00000"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => \FSM_sequential_sig_psm_state[2]_i_2_n_0\,
      I2 => sig_psm_state(2),
      I3 => sig_child_cmd_reg_full,
      I4 => sig_psm_state(0),
      I5 => sig_psm_state(1),
      O => sig_psm_pop_input_cmd_ns
    );
sig_psm_pop_input_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_pop_input_cmd_ns,
      Q => sig_psm_pop_input_cmd,
      R => sig_init_reg
    );
\sig_realign_btt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(0),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(0),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(10),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(10),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(11),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(11),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(12),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(12),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(13),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(13),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(14),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(14),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(15),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(15),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(16),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(16),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(17),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(17),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(18),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(18),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(19),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(19),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(1),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(1),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(20),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(20),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(21),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(21),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(22),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(22),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(2),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(2),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(3),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(3),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(4),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(4),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(5),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(5),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(6),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(6),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(7),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(7),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(8),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(8),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(9),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(9),
      R => sig_realign_tag_reg0
    );
sig_realign_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_calc2dm_calc_err,
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(24),
      R => sig_realign_tag_reg0
    );
sig_realign_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realign_cmd_cmplt_reg0
    );
sig_realign_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_cmd_cmplt_reg0,
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(23),
      R => sig_realign_tag_reg0
    );
sig_realign_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => '0',
      Q => sig_realign_reg_empty,
      S => sig_realign_tag_reg0
    );
sig_realign_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => \sig_realign_strt_offset_reg_reg[0]_0\,
      I3 => \^sig_mstr2dre_cmd_valid\,
      I4 => sig_init_reg,
      O => sig_realign_tag_reg0
    );
sig_realign_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => '1',
      Q => \^sig_mstr2dre_cmd_valid\,
      R => sig_realign_tag_reg0
    );
\sig_realign_strt_offset_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_psm_ld_calc1,
      O => sig_realign_strt_offset(0)
    );
\sig_realign_strt_offset_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_psm_ld_calc1,
      O => sig_realign_strt_offset(1)
    );
\sig_realign_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_strt_offset(0),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(25),
      R => sig_realign_tag_reg0
    );
\sig_realign_strt_offset_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_strt_offset(1),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(26),
      R => sig_realign_tag_reg0
    );
\sig_realigner_btt2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      I2 => sig_btt_residue_slice(0),
      O => sig_realigner_btt(0)
    );
\sig_realigner_btt2[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(3),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(10)
    );
\sig_realigner_btt2[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(4),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(11)
    );
\sig_realigner_btt2[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(5),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(12)
    );
\sig_realigner_btt2[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(6),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(13)
    );
\sig_realigner_btt2[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(7),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(14)
    );
\sig_realigner_btt2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(8),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(15)
    );
\sig_realigner_btt2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      I2 => \^sig_first_realigner_cmd_reg_0\,
      I3 => sig_btt_residue_slice(1),
      O => sig_realigner_btt(1)
    );
\sig_realigner_btt2[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_first_realigner_cmd,
      I1 => sig_skip_align2mbaa,
      O => \^sig_first_realigner_cmd_reg_0\
    );
\sig_realigner_btt2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EFF1E00"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(2),
      I3 => \^sig_first_realigner_cmd_reg_0\,
      I4 => sig_btt_residue_slice(2),
      O => sig_realigner_btt(2)
    );
\sig_realigner_btt2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      I4 => \^sig_first_realigner_cmd_reg_0\,
      I5 => sig_btt_residue_slice(3),
      O => sig_realigner_btt(3)
    );
\sig_realigner_btt2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \sig_realigner_btt2[5]_i_2_n_0\,
      I1 => sig_input_addr_reg(4),
      I2 => \^sig_first_realigner_cmd_reg_0\,
      I3 => sig_btt_residue_slice(4),
      O => sig_realigner_btt(4)
    );
\sig_realigner_btt2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DFF2D00"
    )
        port map (
      I0 => \sig_realigner_btt2[5]_i_2_n_0\,
      I1 => sig_input_addr_reg(4),
      I2 => sig_input_addr_reg(5),
      I3 => \^sig_first_realigner_cmd_reg_0\,
      I4 => sig_btt_residue_slice(5),
      O => sig_realigner_btt(5)
    );
\sig_realigner_btt2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      O => \sig_realigner_btt2[5]_i_2_n_0\
    );
\sig_realigner_btt2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_residue_slice(6),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(6)
    );
\sig_realigner_btt2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(0),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(7)
    );
\sig_realigner_btt2[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(1),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(8)
    );
\sig_realigner_btt2[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_upper_slice(2),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(9)
    );
\sig_realigner_btt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(0),
      Q => sig_realigner_btt2(0),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(10),
      Q => sig_realigner_btt2(10),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(11),
      Q => sig_realigner_btt2(11),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(12),
      Q => sig_realigner_btt2(12),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(13),
      Q => sig_realigner_btt2(13),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(14),
      Q => sig_realigner_btt2(14),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(15),
      Q => sig_realigner_btt2(15),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_btt_upper_slice(9),
      Q => sig_realigner_btt2(16),
      R => \sig_realigner_btt2_reg[22]_0\(0)
    );
\sig_realigner_btt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_btt_upper_slice(10),
      Q => sig_realigner_btt2(17),
      R => \sig_realigner_btt2_reg[22]_0\(0)
    );
\sig_realigner_btt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_btt_upper_slice(11),
      Q => sig_realigner_btt2(18),
      R => \sig_realigner_btt2_reg[22]_0\(0)
    );
\sig_realigner_btt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_btt_upper_slice(12),
      Q => sig_realigner_btt2(19),
      R => \sig_realigner_btt2_reg[22]_0\(0)
    );
\sig_realigner_btt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(1),
      Q => sig_realigner_btt2(1),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_btt_upper_slice(13),
      Q => sig_realigner_btt2(20),
      R => \sig_realigner_btt2_reg[22]_0\(0)
    );
\sig_realigner_btt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_btt_upper_slice(14),
      Q => sig_realigner_btt2(21),
      R => \sig_realigner_btt2_reg[22]_0\(0)
    );
\sig_realigner_btt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_btt_upper_slice(15),
      Q => sig_realigner_btt2(22),
      R => \sig_realigner_btt2_reg[22]_0\(0)
    );
\sig_realigner_btt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(2),
      Q => sig_realigner_btt2(2),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(3),
      Q => sig_realigner_btt2(3),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(4),
      Q => sig_realigner_btt2(4),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(5),
      Q => sig_realigner_btt2(5),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(6),
      Q => sig_realigner_btt2(6),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(7),
      Q => sig_realigner_btt2(7),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(8),
      Q => sig_realigner_btt2(8),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(9),
      Q => sig_realigner_btt2(9),
      R => sig_init_reg
    );
sig_skip_align2mbaa_s_h_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440050"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_skip_align2mbaa,
      I2 => sig_skip_align2mbaa_s_h,
      I3 => sig_psm_ld_chcmd_reg,
      I4 => sig_psm_ld_realigner_reg,
      O => sig_skip_align2mbaa_s_h_i_1_n_0
    );
sig_skip_align2mbaa_s_h_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => sig_btt_upper_slice(11),
      I1 => sig_btt_upper_slice(12),
      I2 => sig_btt_upper_slice(13),
      I3 => sig_btt_upper_slice(14),
      I4 => sig_btt_upper_slice(15),
      I5 => sig_first_realigner_cmd,
      O => sig_skip_align2mbaa_s_h_i_10_n_0
    );
sig_skip_align2mbaa_s_h_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF400FFFF"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h_i_3_n_0,
      I1 => sig_skip_align2mbaa_s_h_i_4_n_0,
      I2 => sig_btt_lt_b2mbaa2,
      I3 => sig_skip_align2mbaa_s_h_i_5_n_0,
      I4 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      I5 => sig_calc2dm_calc_err,
      O => sig_skip_align2mbaa
    );
sig_skip_align2mbaa_s_h_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DEBD7BE7"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_btt_residue_slice(5),
      I2 => \sig_realigner_btt2[5]_i_2_n_0\,
      I3 => sig_input_addr_reg(4),
      I4 => sig_input_addr_reg(5),
      O => sig_skip_align2mbaa_s_h_i_3_n_0
    );
sig_skip_align2mbaa_s_h_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h_i_6_n_0,
      I1 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      I2 => sig_btt_residue_slice(6),
      I3 => sig_skip_align2mbaa_s_h_i_7_n_0,
      O => sig_skip_align2mbaa_s_h_i_4_n_0
    );
sig_skip_align2mbaa_s_h_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => sig_btt_upper_slice(2),
      I1 => sig_btt_upper_slice(1),
      I2 => sig_btt_upper_slice(0),
      I3 => sig_skip_align2mbaa_s_h_i_8_n_0,
      I4 => sig_skip_align2mbaa_s_h_i_9_n_0,
      I5 => sig_skip_align2mbaa_s_h_i_10_n_0,
      O => sig_skip_align2mbaa_s_h_i_5_n_0
    );
sig_skip_align2mbaa_s_h_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_btt_residue_slice(1),
      O => sig_skip_align2mbaa_s_h_i_6_n_0
    );
sig_skip_align2mbaa_s_h_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBD7EBD7EBD7D7BE"
    )
        port map (
      I0 => sig_btt_residue_slice(2),
      I1 => sig_btt_residue_slice(3),
      I2 => sig_input_addr_reg(3),
      I3 => sig_input_addr_reg(2),
      I4 => sig_input_addr_reg(1),
      I5 => sig_input_addr_reg(0),
      O => sig_skip_align2mbaa_s_h_i_7_n_0
    );
sig_skip_align2mbaa_s_h_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_btt_upper_slice(6),
      I1 => sig_btt_upper_slice(5),
      I2 => sig_btt_upper_slice(4),
      I3 => sig_btt_upper_slice(3),
      O => sig_skip_align2mbaa_s_h_i_8_n_0
    );
sig_skip_align2mbaa_s_h_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_btt_upper_slice(10),
      I1 => sig_btt_upper_slice(9),
      I2 => sig_btt_upper_slice(8),
      I3 => sig_btt_upper_slice(7),
      O => sig_skip_align2mbaa_s_h_i_9_n_0
    );
sig_skip_align2mbaa_s_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_skip_align2mbaa_s_h_i_1_n_0,
      Q => sig_skip_align2mbaa_s_h,
      R => '0'
    );
\sig_xfer_addr_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFFFFFAAABAAAA"
    )
        port map (
      I0 => sig_init_reg,
      I1 => \^sig_mstr2data_cmd_valid\,
      I2 => sig_csm_ld_xfer,
      I3 => \sig_xfer_len_reg_reg[0]_0\,
      I4 => \^sig_mstr2addr_cmd_valid\,
      I5 => \sig_xfer_addr_reg[31]_i_3_n_0\,
      O => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_csm_ld_xfer,
      I1 => \^sig_mstr2data_cmd_valid\,
      I2 => sig_cmd2data_valid_reg_0,
      I3 => sig_inhibit_rdy_n_1,
      O => \sig_xfer_addr_reg[31]_i_3_n_0\
    );
\sig_xfer_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[1]_0\(0),
      Q => \in\(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(10),
      Q => \in\(10),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(11),
      Q => \in\(11),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(12),
      Q => \in\(12),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(13),
      Q => \in\(13),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(14),
      Q => \in\(14),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => p_1_in,
      Q => \in\(15),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(0),
      Q => \in\(16),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(1),
      Q => \in\(17),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(2),
      Q => \in\(18),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(3),
      Q => \in\(19),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[1]_0\(1),
      Q => \in\(1),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(4),
      Q => \in\(20),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(5),
      Q => \in\(21),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(6),
      Q => \in\(22),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(7),
      Q => \in\(23),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(8),
      Q => \in\(24),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(9),
      Q => \in\(25),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(10),
      Q => \in\(26),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(11),
      Q => \in\(27),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(12),
      Q => \in\(28),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(13),
      Q => \in\(29),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(2),
      Q => \in\(2),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(14),
      Q => \in\(30),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(15),
      Q => \in\(31),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(3),
      Q => \in\(3),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(4),
      Q => \in\(4),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(5),
      Q => \in\(5),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(6),
      Q => \in\(6),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(7),
      Q => \in\(7),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(8),
      Q => \in\(8),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(9),
      Q => \in\(9),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_cache_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_cache_type(0),
      Q => \in\(43),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_cache_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_cache_type(1),
      Q => \in\(44),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_cache_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_cache_type(2),
      Q => \in\(45),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_cache_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_cache_type(3),
      Q => \in\(46),
      R => sig_xfer_cache_reg0
    );
sig_xfer_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_error_reg,
      Q => \in\(38),
      R => sig_xfer_cache_reg0
    );
sig_xfer_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => sig_child_qual_error_reg,
      I1 => dout(7),
      I2 => dout(8),
      I3 => \^sig_child_qual_first_of_2\,
      O => sig_xfer_cmd_cmplt_reg0
    );
sig_xfer_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_cmd_cmplt_reg0,
      Q => sig_xfer_cmd_cmplt_reg_reg_0(1),
      R => sig_xfer_cache_reg0
    );
sig_xfer_is_seq_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_is_seq_reg_reg_0,
      Q => sig_xfer_cmd_cmplt_reg_reg_0(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(0),
      Q => \in\(32),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(1),
      Q => \in\(33),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(2),
      Q => \in\(34),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(3),
      Q => \in\(35),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(4),
      Q => \in\(36),
      R => sig_xfer_cache_reg0
    );
sig_xfer_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_burst_type,
      Q => \in\(37),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_user_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_user_type(0),
      Q => \in\(39),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_user_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_user_type(1),
      Q => \in\(40),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_user_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_user_type(2),
      Q => \in\(41),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_user_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_user_type(3),
      Q => \in\(42),
      R => sig_xfer_cache_reg0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_pcc2sf_xfer_ready,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_0\ : out STD_LOGIC;
    sig_strm_tlast : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_dre2ibtt_eop : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_0 : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ : out STD_LOGIC;
    sig_m_valid_out_reg_1 : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_last_reg_out_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\ : out STD_LOGIC;
    sig_last_reg_out_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_1\ : out STD_LOGIC;
    sig_last_reg_out_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ : out STD_LOGIC;
    sig_last_reg_out_reg_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\ : out STD_LOGIC;
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_btt_cntr0 : out STD_LOGIC;
    sig_eop_sent1_out : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_1\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    sig_cmd_full_reg : out STD_LOGIC;
    sig_cmd_empty_reg : out STD_LOGIC;
    sig_btt_eq_0_reg : out STD_LOGIC;
    ld_btt_cntr_reg1_reg : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[0]_2\ : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\ : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_m_valid_out_reg_2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]_0\ : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_burst_dbeat_cntr_reg[3]_2\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full\ : in STD_LOGIC;
    full : in STD_LOGIC;
    skid2dre_wlast : in STD_LOGIC;
    skid2dre_wstrb : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    sig_tstrb_fifo_rdy : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ld_btt_cntr_reg1 : in STD_LOGIC;
    sig_valid_fifo_ld12_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf is
  signal \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\ : STD_LOGIC;
  signal \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\ : STD_LOGIC;
  signal \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\ : STD_LOGIC;
  signal \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_1\ : STD_LOGIC;
  signal \^sig_btt_cntr0\ : STD_LOGIC;
  signal \sig_data_reg_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[7]_i_2_n_0\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^sig_dre2ibtt_eop\ : STD_LOGIC;
  signal \sig_last_reg_out_i_1__2_n_0\ : STD_LOGIC;
  signal \^sig_last_reg_out_reg_0\ : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal \sig_last_skid_reg_i_1__1_n_0\ : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal \^sig_m_valid_out_reg_1\ : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup2 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup2 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup2 : signal is "no";
  signal sig_s_ready_dup3 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup3 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup3 : signal is "no";
  signal sig_s_ready_dup4 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup4 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup4 : signal is "no";
  signal \sig_s_ready_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal \sig_strb_reg_out[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \^sig_strb_reg_out_reg[0]_0\ : STD_LOGIC;
  signal sig_strb_skid_reg : STD_LOGIC;
  signal \sig_strb_skid_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \^sig_strm_tlast\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][0]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][1]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][2]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][3]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][4]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][5]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][6]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][7]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg[2][0]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][0]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][1]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][2]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][3]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][4]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][5]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][6]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][7]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg[3][0]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_packer_full_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of sig_cmd_empty_i_1 : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of sig_cmd_full_i_1 : label is "soft_lutpair383";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup2_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup2_reg : label is "no";
  attribute KEEP of sig_s_ready_dup3_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup3_reg : label is "no";
  attribute KEEP of sig_s_ready_dup4_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup4_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ <= \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\;
  \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ <= \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\;
  \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\ <= \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\;
  \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_1\ <= \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_1\;
  \out\ <= sig_s_ready_out;
  sig_btt_cntr0 <= \^sig_btt_cntr0\;
  sig_dre2ibtt_eop <= \^sig_dre2ibtt_eop\;
  sig_last_reg_out_reg_0 <= \^sig_last_reg_out_reg_0\;
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
  sig_m_valid_out_reg_1 <= \^sig_m_valid_out_reg_1\;
  \sig_strb_reg_out_reg[0]_0\ <= \^sig_strb_reg_out_reg[0]_0\;
  sig_strm_tlast <= \^sig_strm_tlast\;
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000AAAA2000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      I2 => \^sig_dre2ibtt_eop\,
      I3 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\,
      I4 => sig_need_cmd_flush,
      I5 => sig_sm_pop_cmd_fifo,
      O => sig_mmap_rst_reg_n_reg
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[0]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      O => \sig_data_reg_out_reg[7]_3\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[1]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      O => \sig_data_reg_out_reg[7]_3\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[2]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      O => \sig_data_reg_out_reg[7]_3\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[3]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      O => \sig_data_reg_out_reg[7]_3\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[4]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      O => \sig_data_reg_out_reg[7]_3\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[5]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      O => \sig_data_reg_out_reg[7]_3\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[6]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      O => \sig_data_reg_out_reg[7]_3\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[7]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      O => \sig_data_reg_out_reg[7]_3\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\(0),
      I2 => \^sig_strm_tlast\,
      I3 => sig_m_valid_out,
      I4 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      O => sig_last_reg_out_reg_4(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => \^sig_strm_tlast\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(1),
      I2 => sig_m_valid_out,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\(0),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]_0\,
      I5 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      O => sig_last_reg_out_reg_4(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBBFCB8FFFFFFFF"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg[3]_1\(0),
      I1 => \sig_burst_dbeat_cntr_reg[3]_2\,
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr\(0),
      I3 => \sig_burst_dbeat_cntr_reg[3]_1\(1),
      I4 => \INCLUDE_PACKING.lsig_0ffset_cntr\(1),
      I5 => \^sig_m_valid_out_reg_1\,
      O => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(0),
      I1 => \^sig_strb_reg_out_reg[0]_0\,
      I2 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      O => \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[0]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\,
      O => \sig_data_reg_out_reg[7]_1\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[1]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\,
      O => \sig_data_reg_out_reg[7]_1\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[2]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\,
      O => \sig_data_reg_out_reg[7]_1\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[3]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\,
      O => \sig_data_reg_out_reg[7]_1\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[4]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\,
      O => \sig_data_reg_out_reg[7]_1\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[5]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\,
      O => \sig_data_reg_out_reg[7]_1\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[6]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\,
      O => \sig_data_reg_out_reg[7]_1\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[7]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\,
      O => \sig_data_reg_out_reg[7]_1\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\(0),
      I2 => \^sig_strm_tlast\,
      I3 => sig_m_valid_out,
      I4 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\,
      O => sig_last_reg_out_reg_2(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000000000"
    )
        port map (
      I0 => \^sig_strm_tlast\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(1),
      I2 => sig_m_valid_out,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\(0),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]_0\,
      I5 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\,
      O => sig_last_reg_out_reg_2(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg[3]_1\(1),
      I1 => \sig_burst_dbeat_cntr_reg[3]_2\,
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr\(1),
      I3 => \sig_burst_dbeat_cntr_reg[3]_1\(0),
      I4 => \INCLUDE_PACKING.lsig_0ffset_cntr\(0),
      I5 => \^sig_m_valid_out_reg_1\,
      O => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(0),
      I2 => \^sig_strb_reg_out_reg[0]_0\,
      O => \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[0]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_1\,
      O => \sig_data_reg_out_reg[7]_2\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[1]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_1\,
      O => \sig_data_reg_out_reg[7]_2\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[2]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_1\,
      O => \sig_data_reg_out_reg[7]_2\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[3]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_1\,
      O => \sig_data_reg_out_reg[7]_2\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[4]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_1\,
      O => \sig_data_reg_out_reg[7]_2\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[5]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_1\,
      O => \sig_data_reg_out_reg[7]_2\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[6]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_1\,
      O => \sig_data_reg_out_reg[7]_2\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[7]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_1\,
      O => \sig_data_reg_out_reg[7]_2\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\(0),
      I2 => \^sig_strm_tlast\,
      I3 => sig_m_valid_out,
      I4 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_1\,
      O => sig_last_reg_out_reg_3(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => \^sig_strm_tlast\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(1),
      I2 => sig_m_valid_out,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\(0),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]_0\,
      I5 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_1\,
      O => sig_last_reg_out_reg_3(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77CF47FFFFFFFF"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg[3]_1\(1),
      I1 => \sig_burst_dbeat_cntr_reg[3]_2\,
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr\(1),
      I3 => \sig_burst_dbeat_cntr_reg[3]_1\(0),
      I4 => \INCLUDE_PACKING.lsig_0ffset_cntr\(0),
      I5 => \^sig_m_valid_out_reg_1\,
      O => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_1\
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(0),
      I1 => \^sig_strb_reg_out_reg[0]_0\,
      I2 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_1\,
      O => \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[0]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      O => \sig_data_reg_out_reg[7]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[1]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      O => \sig_data_reg_out_reg[7]_0\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[2]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      O => \sig_data_reg_out_reg[7]_0\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[3]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      O => \sig_data_reg_out_reg[7]_0\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[4]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      O => \sig_data_reg_out_reg[7]_0\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[5]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      O => \sig_data_reg_out_reg[7]_0\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[6]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      O => \sig_data_reg_out_reg[7]_0\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[7]\,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      O => \sig_data_reg_out_reg[7]_0\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\(0),
      I2 => \^sig_strm_tlast\,
      I3 => sig_m_valid_out,
      I4 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      O => sig_last_reg_out_reg_1(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000000000"
    )
        port map (
      I0 => \^sig_strm_tlast\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(1),
      I2 => sig_m_valid_out,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\(0),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]_0\,
      I5 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      O => sig_last_reg_out_reg_1(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(0),
      I2 => \^sig_strb_reg_out_reg[0]_0\,
      O => \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\
    );
\INCLUDE_PACKING.lsig_packer_full_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      I1 => \^sig_last_reg_out_reg_0\,
      I2 => \INCLUDE_PACKING.lsig_packer_full\,
      I3 => full,
      O => \INCLUDE_PACKING.lsig_packer_full_reg\
    );
ld_btt_cntr_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AE00AE00AE"
    )
        port map (
      I0 => ld_btt_cntr_reg1,
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => \^sig_btt_cntr0\,
      I4 => sig_valid_fifo_ld12_out,
      I5 => CO(0),
      O => ld_btt_cntr_reg1_reg
    );
ld_btt_cntr_reg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040505055505050"
    )
        port map (
      I0 => \^sig_btt_cntr0\,
      I1 => sig_btt_eq_0,
      I2 => ld_btt_cntr_reg3,
      I3 => ld_btt_cntr_reg2,
      I4 => sig_tstrb_fifo_rdy,
      I5 => CO(0),
      O => sig_btt_eq_0_reg
    );
\sig_btt_cntr[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      I1 => sig_m_valid_out,
      I2 => \^sig_strm_tlast\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\(0),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]_0\,
      I5 => sig_mmap_rst_reg_n,
      O => \^sig_btt_cntr0\
    );
\sig_burst_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7555FFFF"
    )
        port map (
      I0 => \^sig_last_reg_out_reg_0\,
      I1 => \sig_burst_dbeat_cntr_reg[3]_0\,
      I2 => Q(0),
      I3 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      I4 => sig_mmap_rst_reg_n,
      O => \sig_burst_dbeat_cntr_reg[3]\(0)
    );
\sig_burst_dbeat_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830880000000000"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg[3]_1\(1),
      I1 => \sig_burst_dbeat_cntr_reg[3]_2\,
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr\(1),
      I3 => \sig_burst_dbeat_cntr_reg[3]_1\(0),
      I4 => \INCLUDE_PACKING.lsig_0ffset_cntr\(0),
      I5 => \^sig_m_valid_out_reg_1\,
      O => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\
    );
\sig_byte_cntr[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sig_strb_reg_out_reg[0]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(0),
      O => \sig_strb_reg_out_reg[0]_1\
    );
\sig_byte_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_1\,
      I1 => sig_clr_dbc_reg,
      I2 => sig_mmap_rst_reg_n,
      O => sig_clr_dbc_reg_reg(0)
    );
\sig_byte_cntr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      O => \^sig_m_valid_out_reg_1\
    );
sig_clr_dbc_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF57FF"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_1\,
      I1 => \^sig_strm_tlast\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(1),
      I3 => sig_m_valid_out,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]_0\,
      O => \^sig_last_reg_out_reg_0\
    );
sig_cmd_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFFFFFF"
    )
        port map (
      I0 => sig_scatter2drc_cmd_ready,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_mmap_rst_reg_n,
      I4 => \^sig_last_reg_out_reg_0\,
      O => sig_cmd_empty_reg
    );
sig_cmd_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => sig_cmd_full,
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_mmap_rst_reg_n,
      I3 => \^sig_last_reg_out_reg_0\,
      O => sig_cmd_full_reg
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[0]\,
      I1 => D(0),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[0]_i_1_n_0\
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[1]\,
      I1 => D(1),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[1]_i_1_n_0\
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[2]\,
      I1 => D(2),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[2]_i_1_n_0\
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[3]\,
      I1 => D(3),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[3]_i_1_n_0\
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[4]\,
      I1 => D(4),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[4]_i_1_n_0\
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[5]\,
      I1 => D(5),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[5]_i_1_n_0\
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[6]\,
      I1 => D(6),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[6]_i_1_n_0\
    );
\sig_data_reg_out[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[7]\,
      I1 => D(7),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[7]_i_2_n_0\
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[0]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[0]\,
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[1]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[1]\,
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[2]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[2]\,
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[3]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[3]\,
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[4]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[4]\,
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[5]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[5]\,
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[6]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[6]\,
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[7]_i_2_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[7]\,
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => \sig_data_skid_reg_reg_n_0_[0]\,
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => \sig_data_skid_reg_reg_n_0_[1]\,
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => \sig_data_skid_reg_reg_n_0_[2]\,
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => \sig_data_skid_reg_reg_n_0_[3]\,
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => \sig_data_skid_reg_reg_n_0_[4]\,
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => \sig_data_skid_reg_reg_n_0_[5]\,
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => \sig_data_skid_reg_reg_n_0_[6]\,
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => \sig_data_skid_reg_reg_n_0_[7]\,
      R => '0'
    );
sig_dre2ibtt_eop_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \^sig_strm_tlast\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\(0),
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]_0\,
      O => \^sig_dre2ibtt_eop\
    );
sig_eop_sent_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\(0),
      I2 => \^sig_strm_tlast\,
      I3 => sig_m_valid_out,
      I4 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      O => sig_eop_sent1_out
    );
\sig_last_reg_out_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88870777000"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      I2 => skid2dre_wlast,
      I3 => sig_s_ready_dup4,
      I4 => sig_last_skid_reg,
      I5 => \^sig_strm_tlast\,
      O => \sig_last_reg_out_i_1__2_n_0\
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_last_reg_out_i_1__2_n_0\,
      Q => \^sig_strm_tlast\,
      R => SR(0)
    );
\sig_last_skid_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sig_last_skid_reg,
      I1 => sig_s_ready_dup,
      I2 => skid2dre_wlast,
      I3 => sig_mmap_rst_reg_n,
      O => \sig_last_skid_reg_i_1__1_n_0\
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_last_skid_reg_i_1__1_n_0\,
      Q => sig_last_skid_reg,
      R => '0'
    );
\sig_m_valid_dup_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB00000"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => sig_m_valid_out_reg_2,
      I4 => sig_mmap_rst_reg_n,
      I5 => sig_init_reg,
      O => \sig_m_valid_dup_i_1__1_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_s_ready_dup2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup2,
      R => '0'
    );
sig_s_ready_dup3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup3,
      R => '0'
    );
sig_s_ready_dup4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup4,
      R => '0'
    );
\sig_s_ready_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFF00000000"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_out_reg_2,
      I3 => sig_m_valid_dup,
      I4 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      I5 => sig_mmap_rst_reg_n,
      O => \sig_s_ready_dup_i_1__0_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88870777000"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      I2 => skid2dre_wstrb,
      I3 => sig_s_ready_dup3,
      I4 => sig_strb_skid_reg,
      I5 => \^sig_strb_reg_out_reg[0]_0\,
      O => \sig_strb_reg_out[0]_i_1__3_n_0\
    );
\sig_strb_reg_out[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => \sig_strb_reg_out_reg[0]_2\,
      O => E(0)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_strb_reg_out[0]_i_1__3_n_0\,
      Q => \^sig_strb_reg_out_reg[0]_0\,
      R => SR(0)
    );
\sig_strb_skid_reg[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sig_strb_skid_reg,
      I1 => sig_s_ready_dup,
      I2 => skid2dre_wstrb,
      I3 => sig_mmap_rst_reg_n,
      O => \sig_strb_skid_reg[0]_i_1__2_n_0\
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_strb_skid_reg[0]_i_1__2_n_0\,
      Q => sig_strb_skid_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_reg_full_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_interr_reg_reg : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : in STD_LOGIC;
    sig_push_rd_sts_reg : in STD_LOGIC;
    sig_coelsc_tag_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    sig_rd_sts_okay_reg0 : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_data2rsc_calc_err : in STD_LOGIC;
    sig_data2rsc_slverr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_1 : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of sig_rd_sts_okay_reg_i_2 : label is "soft_lutpair342";
begin
  D(4 downto 0) <= \^d\(4 downto 0);
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      O => sig_rd_sts_reg_full_reg_0(0)
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^d\(2),
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(1),
      I1 => sig_data2rsc_calc_err,
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^d\(1),
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_okay_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^d\(3),
      I2 => \^d\(2),
      I3 => \^d\(1),
      O => sig_coelsc_interr_reg_reg
    );
sig_rd_sts_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_okay_reg0,
      Q => \^d\(4),
      S => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => sig_rsc2data_ready,
      S => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '1',
      Q => \^sig_rsc2stat_status_valid\,
      R => sig_rd_sts_tag_reg0
    );
\sig_rd_sts_slverr_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(3),
      I1 => sig_data2rsc_slverr,
      O => sig_rd_sts_slverr_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^d\(3),
      R => sig_rd_sts_tag_reg0
    );
\sig_rd_sts_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_coelsc_tag_reg(0),
      Q => \^d\(0),
      R => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_int_reg_n : out STD_LOGIC;
    sig_mmap_rst_reg_n : out STD_LOGIC;
    sig_stream_rst_reg_n : out STD_LOGIC;
    sig_s_h_halt_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst_reg_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt_cmplt : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    sig_halt_cmplt_reg_0 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_halt_cmplt_reg_1 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s2mm_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_int_reg_n\ : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_cmd_stat_rst_user_reg_n_cdc_from : signal is "true";
  signal \sig_halt_cmplt_i_2__0_n_0\ : STD_LOGIC;
  signal \^sig_mmap_rst_reg_n\ : STD_LOGIC;
  signal \^sig_stream_rst_reg_n\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_cmd_stat_rst_int_reg_n_reg : label is "no";
  attribute KEEP : string;
  attribute KEEP of sig_cmd_stat_rst_user_reg_n_cdc_from_reg : label is "yes";
  attribute equivalent_register_removal of sig_cmd_stat_rst_user_reg_n_cdc_from_reg : label is "no";
  attribute equivalent_register_removal of sig_mmap_rst_reg_n_reg : label is "no";
  attribute equivalent_register_removal of sig_stream_rst_reg_n_reg : label is "no";
begin
  SR(0) <= \^sr\(0);
  s2mm_halt_cmplt <= \^s2mm_halt_cmplt\;
  sig_cmd_stat_rst_int_reg_n <= \^sig_cmd_stat_rst_int_reg_n\;
  sig_mmap_rst_reg_n <= \^sig_mmap_rst_reg_n\;
  sig_stream_rst_reg_n <= \^sig_stream_rst_reg_n\;
\FSM_sequential_sig_cmdcntl_sm_state[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_mmap_rst_reg_n\,
      O => sig_mmap_rst_reg_n_reg_0(0)
    );
sig_cmd_stat_rst_int_reg_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_mmap_rst_reg_n_reg_1,
      Q => \^sig_cmd_stat_rst_int_reg_n\,
      R => '0'
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_mmap_rst_reg_n_reg_1,
      Q => sig_cmd_stat_rst_user_reg_n_cdc_from,
      R => '0'
    );
\sig_halt_cmplt_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_int_reg_n\,
      O => \^sr\(0)
    );
\sig_halt_cmplt_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80880000"
    )
        port map (
      I0 => sig_halt_cmplt_reg_0,
      I1 => sig_halt_reg_dly3,
      I2 => sig_next_calc_error_reg,
      I3 => sig_halt_cmplt_reg_1,
      I4 => sig_data2addr_stop_req,
      I5 => \^s2mm_halt_cmplt\,
      O => \sig_halt_cmplt_i_2__0_n_0\
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_halt_cmplt_i_2__0_n_0\,
      Q => \^s2mm_halt_cmplt\,
      R => \^sr\(0)
    );
sig_mmap_rst_reg_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_mmap_rst_reg_n_reg_1,
      Q => \^sig_mmap_rst_reg_n\,
      R => '0'
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_0,
      Q => sig_s_h_halt_reg,
      R => \^sr\(0)
    );
\sig_strb_reg_out[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_stream_rst_reg_n\,
      O => sig_stream_rst_reg_n_reg_0(0)
    );
sig_stream_rst_reg_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_mmap_rst_reg_n_reg_1,
      Q => \^sig_stream_rst_reg_n\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_21 is
  port (
    sig_cmd_stat_rst_int_reg_n : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_rst_reg_n : out STD_LOGIC;
    sig_stream_rst_reg_n : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_1 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst_reg_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_halt_cmplt : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_halt_cmplt_reg_0 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_21 : entity is "axi_datamover_reset";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_21 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_int_reg_n\ : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_cmd_stat_rst_user_reg_n_cdc_from : signal is "true";
  signal sig_halt_cmplt_i_2_n_0 : STD_LOGIC;
  signal \^sig_mmap_rst_reg_n\ : STD_LOGIC;
  signal \^sig_stream_rst_reg_n\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_cmd_stat_rst_int_reg_n_reg : label is "no";
  attribute KEEP : string;
  attribute KEEP of sig_cmd_stat_rst_user_reg_n_cdc_from_reg : label is "yes";
  attribute equivalent_register_removal of sig_cmd_stat_rst_user_reg_n_cdc_from_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__5\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__6\ : label is "soft_lutpair343";
  attribute equivalent_register_removal of sig_mmap_rst_reg_n_reg : label is "no";
  attribute equivalent_register_removal of sig_stream_rst_reg_n_reg : label is "no";
begin
  SR(0) <= \^sr\(0);
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
  sig_cmd_stat_rst_int_reg_n <= \^sig_cmd_stat_rst_int_reg_n\;
  sig_mmap_rst_reg_n <= \^sig_mmap_rst_reg_n\;
  sig_stream_rst_reg_n <= \^sig_stream_rst_reg_n\;
sig_cmd_stat_rst_int_reg_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sig_cmd_stat_rst_int_reg_n\,
      R => '0'
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => sig_cmd_stat_rst_user_reg_n_cdc_from,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_int_reg_n\,
      O => \^sr\(0)
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80808000"
    )
        port map (
      I0 => sig_halt_cmplt_reg_0,
      I1 => sig_halt_reg_dly3,
      I2 => sig_data2addr_stop_req,
      I3 => sig_addr_reg_empty,
      I4 => sig_addr2rsc_calc_error,
      I5 => \^mm2s_halt_cmplt\,
      O => sig_halt_cmplt_i_2_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_2_n_0,
      Q => \^mm2s_halt_cmplt\,
      R => \^sr\(0)
    );
\sig_init_done_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^sig_mmap_rst_reg_n\,
      I1 => sig_init_done,
      I2 => sig_init_reg,
      I3 => sig_init_reg2,
      O => sig_mmap_rst_reg_n_reg_0
    );
\sig_init_done_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^sig_mmap_rst_reg_n\,
      I1 => sig_init_done_0,
      I2 => sig_init_reg,
      I3 => sig_init_reg2,
      O => sig_mmap_rst_reg_n_reg_1
    );
sig_mmap_rst_reg_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sig_mmap_rst_reg_n\,
      R => '0'
    );
sig_reset_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_stream_rst_reg_n\,
      O => sig_stream_rst_reg_n_reg_0(0)
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_0,
      Q => sig_rst2all_stop_request,
      R => \^sr\(0)
    );
sig_stream_rst_reg_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sig_stream_rst_reg_n\,
      R => '0'
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_mmap_rst_reg_n\,
      O => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_stream_rst_reg_n : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_data2addr_stop_req : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]_0\ : in STD_LOGIC;
    sig_next_strt_strb_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_strb_skid_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf is
  signal \sig_data_reg_out[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[9]_i_1__1_n_0\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__3_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_s2mm_wvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_dup;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
\sig_data_reg_out[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[0]\,
      O => \sig_data_reg_out[0]_i_1__2_n_0\
    );
\sig_data_reg_out[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(10),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[10]\,
      O => \sig_data_reg_out[10]_i_1__1_n_0\
    );
\sig_data_reg_out[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(11),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[11]\,
      O => \sig_data_reg_out[11]_i_1__1_n_0\
    );
\sig_data_reg_out[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(12),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[12]\,
      O => \sig_data_reg_out[12]_i_1__1_n_0\
    );
\sig_data_reg_out[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(13),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[13]\,
      O => \sig_data_reg_out[13]_i_1__1_n_0\
    );
\sig_data_reg_out[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(14),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[14]\,
      O => \sig_data_reg_out[14]_i_1__1_n_0\
    );
\sig_data_reg_out[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(15),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[15]\,
      O => \sig_data_reg_out[15]_i_1__1_n_0\
    );
\sig_data_reg_out[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(16),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[16]\,
      O => \sig_data_reg_out[16]_i_1__1_n_0\
    );
\sig_data_reg_out[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(17),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[17]\,
      O => \sig_data_reg_out[17]_i_1__1_n_0\
    );
\sig_data_reg_out[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(18),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[18]\,
      O => \sig_data_reg_out[18]_i_1__1_n_0\
    );
\sig_data_reg_out[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(19),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[19]\,
      O => \sig_data_reg_out[19]_i_1__1_n_0\
    );
\sig_data_reg_out[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[1]\,
      O => \sig_data_reg_out[1]_i_1__2_n_0\
    );
\sig_data_reg_out[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(20),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[20]\,
      O => \sig_data_reg_out[20]_i_1__1_n_0\
    );
\sig_data_reg_out[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(21),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[21]\,
      O => \sig_data_reg_out[21]_i_1__1_n_0\
    );
\sig_data_reg_out[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(22),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[22]\,
      O => \sig_data_reg_out[22]_i_1__1_n_0\
    );
\sig_data_reg_out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(23),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[23]\,
      O => \sig_data_reg_out[23]_i_1__1_n_0\
    );
\sig_data_reg_out[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(24),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[24]\,
      O => \sig_data_reg_out[24]_i_1__1_n_0\
    );
\sig_data_reg_out[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(25),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[25]\,
      O => \sig_data_reg_out[25]_i_1__1_n_0\
    );
\sig_data_reg_out[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(26),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[26]\,
      O => \sig_data_reg_out[26]_i_1__1_n_0\
    );
\sig_data_reg_out[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(27),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[27]\,
      O => \sig_data_reg_out[27]_i_1__1_n_0\
    );
\sig_data_reg_out[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(28),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[28]\,
      O => \sig_data_reg_out[28]_i_1__1_n_0\
    );
\sig_data_reg_out[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(29),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[29]\,
      O => \sig_data_reg_out[29]_i_1__1_n_0\
    );
\sig_data_reg_out[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[2]\,
      O => \sig_data_reg_out[2]_i_1__2_n_0\
    );
\sig_data_reg_out[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(30),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[30]\,
      O => \sig_data_reg_out[30]_i_1__1_n_0\
    );
\sig_data_reg_out[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(31),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[31]\,
      O => \sig_data_reg_out[31]_i_2__0_n_0\
    );
\sig_data_reg_out[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[3]\,
      O => \sig_data_reg_out[3]_i_1__2_n_0\
    );
\sig_data_reg_out[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(4),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[4]\,
      O => \sig_data_reg_out[4]_i_1__2_n_0\
    );
\sig_data_reg_out[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(5),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[5]\,
      O => \sig_data_reg_out[5]_i_1__2_n_0\
    );
\sig_data_reg_out[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(6),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[6]\,
      O => \sig_data_reg_out[6]_i_1__2_n_0\
    );
\sig_data_reg_out[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(7),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[7]\,
      O => \sig_data_reg_out[7]_i_1__3_n_0\
    );
\sig_data_reg_out[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(8),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[8]\,
      O => \sig_data_reg_out[8]_i_1__1_n_0\
    );
\sig_data_reg_out[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(9),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[9]\,
      O => \sig_data_reg_out[9]_i_1__1_n_0\
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[0]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[10]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[11]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[12]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[13]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[14]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[15]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[16]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[17]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[18]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[19]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[1]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[20]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[21]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[22]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[23]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[24]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[25]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[26]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[27]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[28]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[29]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[2]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[30]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[31]_i_2__0_n_0\,
      Q => m_axi_s2mm_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[3]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[4]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[5]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[6]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[7]_i_1__3_n_0\,
      Q => m_axi_s2mm_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[8]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[9]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => \sig_data_skid_reg_reg_n_0_[0]\,
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => \sig_data_skid_reg_reg_n_0_[10]\,
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => \sig_data_skid_reg_reg_n_0_[11]\,
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => \sig_data_skid_reg_reg_n_0_[12]\,
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => \sig_data_skid_reg_reg_n_0_[13]\,
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => \sig_data_skid_reg_reg_n_0_[14]\,
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => \sig_data_skid_reg_reg_n_0_[15]\,
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => \sig_data_skid_reg_reg_n_0_[16]\,
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => \sig_data_skid_reg_reg_n_0_[17]\,
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => \sig_data_skid_reg_reg_n_0_[18]\,
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => \sig_data_skid_reg_reg_n_0_[19]\,
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => \sig_data_skid_reg_reg_n_0_[1]\,
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => \sig_data_skid_reg_reg_n_0_[20]\,
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => \sig_data_skid_reg_reg_n_0_[21]\,
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => \sig_data_skid_reg_reg_n_0_[22]\,
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => \sig_data_skid_reg_reg_n_0_[23]\,
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => \sig_data_skid_reg_reg_n_0_[24]\,
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => \sig_data_skid_reg_reg_n_0_[25]\,
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => \sig_data_skid_reg_reg_n_0_[26]\,
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => \sig_data_skid_reg_reg_n_0_[27]\,
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => \sig_data_skid_reg_reg_n_0_[28]\,
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => \sig_data_skid_reg_reg_n_0_[29]\,
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => \sig_data_skid_reg_reg_n_0_[2]\,
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => \sig_data_skid_reg_reg_n_0_[30]\,
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => \sig_data_skid_reg_reg_n_0_[31]\,
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => \sig_data_skid_reg_reg_n_0_[3]\,
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => \sig_data_skid_reg_reg_n_0_[4]\,
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => \sig_data_skid_reg_reg_n_0_[5]\,
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => \sig_data_skid_reg_reg_n_0_[6]\,
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => \sig_data_skid_reg_reg_n_0_[7]\,
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => \sig_data_skid_reg_reg_n_0_[8]\,
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => \sig_data_skid_reg_reg_n_0_[9]\,
      R => '0'
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_s2mm_wlast,
      R => SR(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
\sig_m_valid_dup_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444404040404"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_stream_rst_reg_n,
      I2 => sig_m_valid_out_reg_0,
      I3 => sig_s_ready_dup,
      I4 => m_axi_s2mm_wready,
      I5 => sig_m_valid_dup,
      O => \sig_m_valid_dup_i_1__3_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__3_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__3_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SR(0),
      Q => sig_reset_reg,
      R => '0'
    );
\sig_s_ready_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF0000EEEE0000"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_reset_reg,
      I2 => sig_m_valid_out_reg_0,
      I3 => sig_m_valid_dup,
      I4 => sig_stream_rst_reg_n,
      I5 => sig_s_ready_dup,
      O => \sig_s_ready_dup_i_1__2_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACAFACAFACA0ACA"
    )
        port map (
      I0 => sig_strb_skid_reg(0),
      I1 => \sig_strb_reg_out_reg[3]_0\(0),
      I2 => sig_s_ready_dup,
      I3 => sig_data2addr_stop_req,
      I4 => \sig_strb_reg_out_reg[0]_0\,
      I5 => sig_next_strt_strb_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACAFACAFACA0ACA"
    )
        port map (
      I0 => sig_strb_skid_reg(1),
      I1 => \sig_strb_reg_out_reg[3]_0\(1),
      I2 => sig_s_ready_dup,
      I3 => sig_data2addr_stop_req,
      I4 => \sig_strb_reg_out_reg[0]_0\,
      I5 => sig_next_strt_strb_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACAFACAFACA0ACA"
    )
        port map (
      I0 => sig_strb_skid_reg(2),
      I1 => \sig_strb_reg_out_reg[3]_0\(2),
      I2 => sig_s_ready_dup,
      I3 => sig_data2addr_stop_req,
      I4 => \sig_strb_reg_out_reg[0]_0\,
      I5 => sig_next_strt_strb_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACAFACAFACA0ACA"
    )
        port map (
      I0 => sig_strb_skid_reg(3),
      I1 => \sig_strb_reg_out_reg[3]_0\(3),
      I2 => sig_s_ready_dup,
      I3 => sig_data2addr_stop_req,
      I4 => \sig_strb_reg_out_reg[0]_0\,
      I5 => sig_next_strt_strb_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => m_axi_s2mm_wstrb(0),
      R => SR(0)
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => m_axi_s2mm_wstrb(1),
      R => SR(0)
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => m_axi_s2mm_wstrb(2),
      R => SR(0)
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => m_axi_s2mm_wstrb(3),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[3]_0\(0),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[3]_0\(1),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[3]_0\(2),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[3]_0\(3),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    mm2s_strm_wlast : out STD_LOGIC;
    sig_sstrb_stop_mask : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en_hold0 : out STD_LOGIC;
    m_axis_mm2s_tlast_i_user : out STD_LOGIC;
    sig_s_ready_dup_reg_0 : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_s_ready_dup_reg_1 : in STD_LOGIC;
    sig_slast_with_stop : in STD_LOGIC;
    \sig_sstrb_stop_mask_reg[3]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    empty : in STD_LOGIC;
    sig_mvalid_stop_set : in STD_LOGIC;
    sig_stream_rst_reg_n : in STD_LOGIC;
    \OMIT_UNPACKING.lsig_cmd_loaded\ : in STD_LOGIC;
    sig_last_reg_out_reg_0 : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 36 downto 0 );
    sig_mvalid_stop_reg_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf is
  signal \^mm2s_strm_wlast\ : STD_LOGIC;
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_dup_i_3_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_mvalid_stop : STD_LOGIC;
  signal sig_mvalid_stop_reg_i_1_n_0 : STD_LOGIC;
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal \^sig_sstrb_stop_mask\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SWALLOW_TLAST_GEN.counter_tlast[0]_i_4\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \TDEST_FIFO.rd_en_hold_int_i_2\ : label is "soft_lutpair262";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axis_mm2s_tvalid <= sig_m_valid_out;
  mm2s_strm_wlast <= \^mm2s_strm_wlast\;
  \out\ <= sig_m_valid_dup;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
  sig_sstrb_stop_mask(0) <= \^sig_sstrb_stop_mask\(0);
\SWALLOW_TLAST_GEN.counter_tlast[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mm2s_strm_wlast\,
      I1 => CO(0),
      O => m_axis_mm2s_tlast_i_user
    );
\TDEST_FIFO.rd_en_hold_int_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^mm2s_strm_wlast\,
      I1 => CO(0),
      I2 => m_axis_mm2s_tready,
      I3 => empty,
      O => rd_en_hold0
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_mvalid_stop,
      I1 => sig_stream_rst_reg_n,
      O => sig_data_reg_out0
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axis_mm2s_tdata(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axis_mm2s_tdata(10),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axis_mm2s_tdata(11),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axis_mm2s_tdata(12),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axis_mm2s_tdata(13),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axis_mm2s_tdata(14),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axis_mm2s_tdata(15),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axis_mm2s_tdata(16),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axis_mm2s_tdata(17),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axis_mm2s_tdata(18),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axis_mm2s_tdata(19),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axis_mm2s_tdata(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axis_mm2s_tdata(20),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axis_mm2s_tdata(21),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axis_mm2s_tdata(22),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axis_mm2s_tdata(23),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axis_mm2s_tdata(24),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axis_mm2s_tdata(25),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axis_mm2s_tdata(26),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axis_mm2s_tdata(27),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axis_mm2s_tdata(28),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axis_mm2s_tdata(29),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axis_mm2s_tdata(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axis_mm2s_tdata(30),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axis_mm2s_tdata(31),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axis_mm2s_tdata(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axis_mm2s_tdata(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axis_mm2s_tdata(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axis_mm2s_tdata(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axis_mm2s_tdata(7),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axis_mm2s_tdata(8),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axis_mm2s_tdata(9),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => sig_data_skid_reg(0),
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => sig_data_skid_reg(10),
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => sig_data_skid_reg(11),
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => sig_data_skid_reg(12),
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => sig_data_skid_reg(13),
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => sig_data_skid_reg(14),
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => sig_data_skid_reg(15),
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => sig_data_skid_reg(16),
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => sig_data_skid_reg(17),
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => sig_data_skid_reg(18),
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => sig_data_skid_reg(19),
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => sig_data_skid_reg(1),
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => sig_data_skid_reg(20),
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => sig_data_skid_reg(21),
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => sig_data_skid_reg(22),
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => sig_data_skid_reg(23),
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => sig_data_skid_reg(24),
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => sig_data_skid_reg(25),
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => sig_data_skid_reg(26),
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => sig_data_skid_reg(27),
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => sig_data_skid_reg(28),
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => sig_data_skid_reg(29),
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => sig_data_skid_reg(2),
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => sig_data_skid_reg(30),
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => sig_data_skid_reg(31),
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => sig_data_skid_reg(3),
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => sig_data_skid_reg(4),
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => sig_data_skid_reg(5),
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => sig_data_skid_reg(6),
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => sig_data_skid_reg(7),
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => sig_data_skid_reg(8),
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => sig_data_skid_reg(9),
      R => SR(0)
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAACCCCAAAACCCC"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_last_skid_reg,
      I2 => sig_last_reg_out_reg_0,
      I3 => \OMIT_UNPACKING.lsig_cmd_loaded\,
      I4 => sig_s_ready_dup,
      I5 => dout(36),
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => \^mm2s_strm_wlast\,
      R => sig_data_reg_out0
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => sig_mvalid_stop_set,
      I1 => sig_reset_reg,
      I2 => sig_mvalid_stop,
      I3 => sig_stream_rst_reg_n,
      I4 => sig_m_valid_dup_i_3_n_0,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2AFF2A"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_s_ready_dup,
      I2 => m_axis_mm2s_tready,
      I3 => \OMIT_UNPACKING.lsig_cmd_loaded\,
      I4 => sig_last_reg_out_reg_0,
      O => sig_m_valid_dup_i_3_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_mvalid_stop_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFAFA00000000"
    )
        port map (
      I0 => sig_mvalid_stop,
      I1 => sig_mvalid_stop_reg_reg_0,
      I2 => \^sig_sstrb_stop_mask\(0),
      I3 => m_axis_mm2s_tready,
      I4 => sig_m_valid_dup,
      I5 => sig_stream_rst_reg_n,
      O => sig_mvalid_stop_reg_i_1_n_0
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_mvalid_stop_reg_i_1_n_0,
      Q => sig_mvalid_stop,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => sig_reset_reg,
      R => '0'
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA2AA"
    )
        port map (
      I0 => sig_s_ready_dup,
      I1 => \OMIT_UNPACKING.lsig_cmd_loaded\,
      I2 => sig_last_reg_out_reg_0,
      I3 => sig_m_valid_dup,
      I4 => m_axis_mm2s_tready,
      I5 => sig_reset_reg,
      O => sig_s_ready_dup_reg_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_reg_1,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_reg_1,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_sstrb_stop_mask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_sstrb_stop_mask_reg[3]_0\,
      Q => \^sig_sstrb_stop_mask\(0),
      R => '0'
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAC"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_strb_skid_reg(0),
      I2 => sig_s_ready_dup,
      I3 => dout(32),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAC"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_strb_skid_reg(1),
      I2 => sig_s_ready_dup,
      I3 => dout(33),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAC"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_strb_skid_reg(2),
      I2 => sig_s_ready_dup,
      I3 => dout(34),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAC"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_strb_skid_reg(3),
      I2 => sig_s_ready_dup,
      I3 => dout(35),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => m_axis_mm2s_tkeep(0),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => m_axis_mm2s_tkeep(1),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => m_axis_mm2s_tkeep(2),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => m_axis_mm2s_tkeep(3),
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    skid2dre_wstrb : out STD_LOGIC;
    skid2dre_wlast : out STD_LOGIC;
    sig_sstrb_stop_mask : out STD_LOGIC;
    s_axis_s2mm_tvalid_0 : out STD_LOGIC;
    s_axis_s2mm_tvalid_1 : out STD_LOGIC;
    sig_mvalid_stop : out STD_LOGIC;
    sig_m_valid_dup_reg_0 : out STD_LOGIC;
    sig_s_ready_dup_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_s_ready_dup_reg_1 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_m_valid_dup_reg_1 : in STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sready_stop_reg_reg_0 : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    first_data : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tlast : in STD_LOGIC;
    sig_mvalid_stop_reg_reg_0 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_halt_reg_dly2 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized0\ : entity is "axi_datamover_skid_buf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized0\ is
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal \^sig_mvalid_stop\ : STD_LOGIC;
  signal sig_mvalid_stop_reg_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_slast_with_stop : STD_LOGIC;
  signal \^sig_sstrb_stop_mask\ : STD_LOGIC;
  signal sig_sstrb_with_stop : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC;
  signal sig_strb_skid_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_last_skid_reg_i_1__0\ : label is "soft_lutpair344";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[0]_i_1__0\ : label is "soft_lutpair344";
begin
  \out\ <= sig_m_valid_dup;
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
  sig_mvalid_stop <= \^sig_mvalid_stop\;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
  sig_sstrb_stop_mask <= \^sig_sstrb_stop_mask\;
first_data_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => s_axis_s2mm_tvalid,
      I1 => sig_s_ready_out,
      I2 => first_data,
      O => s_axis_s2mm_tvalid_0
    );
first_received_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_s2mm_tvalid,
      I1 => sig_s_ready_out,
      O => s_axis_s2mm_tvalid_1
    );
\sig_data_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => Q(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => Q(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => Q(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => Q(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => Q(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => Q(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => Q(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => Q(7),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(0),
      Q => sig_data_skid_reg(0),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(1),
      Q => sig_data_skid_reg(1),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(2),
      Q => sig_data_skid_reg(2),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(3),
      Q => sig_data_skid_reg(3),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(4),
      Q => sig_data_skid_reg(4),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(5),
      Q => sig_data_skid_reg(5),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(6),
      Q => sig_data_skid_reg(6),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(7),
      Q => sig_data_skid_reg(7),
      R => sig_mmap_rst
    );
\sig_last_reg_out_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => s_axis_s2mm_tlast,
      I1 => \^sig_sstrb_stop_mask\,
      I2 => sig_s_ready_dup,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => skid2dre_wlast,
      R => sig_data_reg_out0
    );
\sig_last_skid_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axis_s2mm_tlast,
      I1 => \^sig_sstrb_stop_mask\,
      O => sig_slast_with_stop
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => sig_mmap_rst
    );
\sig_m_valid_dup_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_s_ready_dup,
      I2 => sig_mvalid_stop_reg_reg_0,
      I3 => s_axis_s2mm_tvalid,
      O => sig_m_valid_dup_reg_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_dup_reg_1,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_dup_reg_1,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_mvalid_stop_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0D8D0"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_mvalid_stop_reg_reg_0,
      I2 => \^sig_sstrb_stop_mask\,
      I3 => sig_halt_reg_dly2,
      I4 => sig_halt_reg_dly3,
      I5 => \^sig_mvalid_stop\,
      O => sig_mvalid_stop_reg_i_1_n_0
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_mvalid_stop_reg_i_1_n_0,
      Q => \^sig_mvalid_stop\,
      R => sig_mmap_rst
    );
\sig_s_ready_dup_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF2A"
    )
        port map (
      I0 => sig_s_ready_dup,
      I1 => s_axis_s2mm_tvalid,
      I2 => sig_m_valid_dup,
      I3 => sig_init_reg,
      I4 => sig_mvalid_stop_reg_reg_0,
      O => sig_s_ready_dup_reg_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_reg_1,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_reg_1,
      Q => sig_s_ready_out,
      R => '0'
    );
sig_sready_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sready_stop_reg_reg_0,
      Q => \^sig_sstrb_stop_mask\,
      R => sig_mmap_rst
    );
\sig_strb_reg_out[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_mvalid_stop\,
      I1 => sig_mmap_rst_reg_n,
      O => sig_data_reg_out0
    );
\sig_strb_reg_out[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\,
      I1 => s_axis_s2mm_tkeep(0),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg,
      O => sig_strb_skid_mux_out
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out,
      Q => skid2dre_wstrb,
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\,
      I1 => s_axis_s2mm_tkeep(0),
      O => sig_sstrb_with_stop
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop,
      Q => sig_strb_skid_reg,
      R => sig_mmap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    sig_m_valid_out_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_reg_out_reg[34]_0\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \sig_strb_reg_out_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 37 downto 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg\ : in STD_LOGIC;
    empty : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_eop_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_reg_out_reg[34]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized1\ : entity is "axi_datamover_skid_buf";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized1\ is
  signal s2mm_strm_eop : STD_LOGIC;
  signal \sig_data_reg_out[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[9]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \out\ <= sig_s_ready_dup;
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
\GEN_INDET_BTT.lsig_byte_cntr[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \GEN_INDET_BTT.lsig_eop_reg_reg\,
      O => E(0)
    );
\GEN_INDET_BTT.lsig_eop_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \GEN_INDET_BTT.lsig_eop_reg_reg\,
      I2 => s2mm_strm_eop,
      I3 => \GEN_INDET_BTT.lsig_eop_reg\,
      O => sig_m_valid_out_reg_1
    );
\sig_data_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[0]\,
      O => \sig_data_reg_out[0]_i_1__0_n_0\
    );
\sig_data_reg_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(10),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[10]\,
      O => \sig_data_reg_out[10]_i_1__0_n_0\
    );
\sig_data_reg_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(11),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[11]\,
      O => \sig_data_reg_out[11]_i_1__0_n_0\
    );
\sig_data_reg_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(12),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[12]\,
      O => \sig_data_reg_out[12]_i_1__0_n_0\
    );
\sig_data_reg_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(13),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[13]\,
      O => \sig_data_reg_out[13]_i_1__0_n_0\
    );
\sig_data_reg_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(14),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[14]\,
      O => \sig_data_reg_out[14]_i_1__0_n_0\
    );
\sig_data_reg_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(15),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[15]\,
      O => \sig_data_reg_out[15]_i_1__0_n_0\
    );
\sig_data_reg_out[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(16),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[16]\,
      O => \sig_data_reg_out[16]_i_1__0_n_0\
    );
\sig_data_reg_out[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(17),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[17]\,
      O => \sig_data_reg_out[17]_i_1__0_n_0\
    );
\sig_data_reg_out[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(18),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[18]\,
      O => \sig_data_reg_out[18]_i_1__0_n_0\
    );
\sig_data_reg_out[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(19),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[19]\,
      O => \sig_data_reg_out[19]_i_1__0_n_0\
    );
\sig_data_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(1),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[1]\,
      O => \sig_data_reg_out[1]_i_1__0_n_0\
    );
\sig_data_reg_out[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(20),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[20]\,
      O => \sig_data_reg_out[20]_i_1__0_n_0\
    );
\sig_data_reg_out[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(21),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[21]\,
      O => \sig_data_reg_out[21]_i_1__0_n_0\
    );
\sig_data_reg_out[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(22),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[22]\,
      O => \sig_data_reg_out[22]_i_1__0_n_0\
    );
\sig_data_reg_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(23),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[23]\,
      O => \sig_data_reg_out[23]_i_1__0_n_0\
    );
\sig_data_reg_out[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(24),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[24]\,
      O => \sig_data_reg_out[24]_i_1__0_n_0\
    );
\sig_data_reg_out[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(25),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[25]\,
      O => \sig_data_reg_out[25]_i_1__0_n_0\
    );
\sig_data_reg_out[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(26),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[26]\,
      O => \sig_data_reg_out[26]_i_1__0_n_0\
    );
\sig_data_reg_out[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(27),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[27]\,
      O => \sig_data_reg_out[27]_i_1__0_n_0\
    );
\sig_data_reg_out[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(28),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[28]\,
      O => \sig_data_reg_out[28]_i_1__0_n_0\
    );
\sig_data_reg_out[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(29),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[29]\,
      O => \sig_data_reg_out[29]_i_1__0_n_0\
    );
\sig_data_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(2),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[2]\,
      O => \sig_data_reg_out[2]_i_1__0_n_0\
    );
\sig_data_reg_out[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(30),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[30]\,
      O => \sig_data_reg_out[30]_i_1__0_n_0\
    );
\sig_data_reg_out[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(31),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[31]\,
      O => \sig_data_reg_out[31]_i_1__1_n_0\
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => \GEN_INDET_BTT.lsig_eop_reg_reg\,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(3),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[3]\,
      O => \sig_data_reg_out[3]_i_1__0_n_0\
    );
\sig_data_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(4),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[4]\,
      O => \sig_data_reg_out[4]_i_1__0_n_0\
    );
\sig_data_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(5),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[5]\,
      O => \sig_data_reg_out[5]_i_1__0_n_0\
    );
\sig_data_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(6),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[6]\,
      O => \sig_data_reg_out[6]_i_1__0_n_0\
    );
\sig_data_reg_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(7),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[7]\,
      O => \sig_data_reg_out[7]_i_1__1_n_0\
    );
\sig_data_reg_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(8),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[8]\,
      O => \sig_data_reg_out[8]_i_1__0_n_0\
    );
\sig_data_reg_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(9),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[9]\,
      O => \sig_data_reg_out[9]_i_1__0_n_0\
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[0]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(0),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[10]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(10),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[11]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(11),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[12]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(12),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[13]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(13),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[14]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(14),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[15]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(15),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[16]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(16),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[17]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(17),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[18]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(18),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[19]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(19),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[1]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(1),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[20]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(20),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[21]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(21),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[22]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(22),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[23]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(23),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[24]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(24),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[25]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(25),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[26]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(26),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[27]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(27),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[28]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(28),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[29]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(29),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[2]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(2),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[30]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(30),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[31]_i_1__1_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(31),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out_reg[34]_1\(0),
      Q => \sig_data_reg_out_reg[34]_0\(32),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out_reg[34]_1\(1),
      Q => \sig_data_reg_out_reg[34]_0\(33),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out_reg[34]_1\(2),
      Q => \sig_data_reg_out_reg[34]_0\(34),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[3]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(3),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[4]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(4),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[5]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(5),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[6]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(6),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[7]_i_1__1_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(7),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[8]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(8),
      R => sig_mmap_rst
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[9]_i_1__0_n_0\,
      Q => \sig_data_reg_out_reg[34]_0\(9),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => \sig_data_skid_reg_reg_n_0_[0]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => \sig_data_skid_reg_reg_n_0_[10]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => \sig_data_skid_reg_reg_n_0_[11]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => \sig_data_skid_reg_reg_n_0_[12]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => \sig_data_skid_reg_reg_n_0_[13]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => \sig_data_skid_reg_reg_n_0_[14]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => \sig_data_skid_reg_reg_n_0_[15]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => \sig_data_skid_reg_reg_n_0_[16]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => \sig_data_skid_reg_reg_n_0_[17]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => \sig_data_skid_reg_reg_n_0_[18]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => \sig_data_skid_reg_reg_n_0_[19]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => \sig_data_skid_reg_reg_n_0_[1]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => \sig_data_skid_reg_reg_n_0_[20]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => \sig_data_skid_reg_reg_n_0_[21]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => \sig_data_skid_reg_reg_n_0_[22]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => \sig_data_skid_reg_reg_n_0_[23]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => \sig_data_skid_reg_reg_n_0_[24]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => \sig_data_skid_reg_reg_n_0_[25]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => \sig_data_skid_reg_reg_n_0_[26]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => \sig_data_skid_reg_reg_n_0_[27]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => \sig_data_skid_reg_reg_n_0_[28]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => \sig_data_skid_reg_reg_n_0_[29]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => \sig_data_skid_reg_reg_n_0_[2]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => \sig_data_skid_reg_reg_n_0_[30]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => \sig_data_skid_reg_reg_n_0_[31]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => Q(0),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => Q(1),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => Q(2),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => \sig_data_skid_reg_reg_n_0_[3]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => \sig_data_skid_reg_reg_n_0_[4]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => \sig_data_skid_reg_reg_n_0_[5]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => \sig_data_skid_reg_reg_n_0_[6]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => \sig_data_skid_reg_reg_n_0_[7]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => \sig_data_skid_reg_reg_n_0_[8]\,
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => \sig_data_skid_reg_reg_n_0_[9]\,
      R => sig_mmap_rst
    );
\sig_last_reg_out_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(36),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => sig_ibtt2wdc_tlast,
      R => sig_mmap_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(36),
      Q => sig_last_skid_reg,
      R => sig_mmap_rst
    );
\sig_m_valid_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0FF0000"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_eop_reg_reg\,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => empty,
      I4 => sig_mmap_rst_reg_n,
      I5 => sig_init_reg,
      O => \sig_m_valid_dup_i_1__2_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_s_ready_dup_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEFFFF00000000"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => empty,
      I4 => \GEN_INDET_BTT.lsig_eop_reg_reg\,
      I5 => sig_mmap_rst_reg_n,
      O => \sig_s_ready_dup_i_1__1_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(32),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(33),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(34),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(35),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(37),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(4),
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => \sig_strb_reg_out_reg[3]_0\(0),
      R => sig_mmap_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => \sig_strb_reg_out_reg[3]_0\(1),
      R => sig_mmap_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => \sig_strb_reg_out_reg[3]_0\(2),
      R => sig_mmap_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => \sig_strb_reg_out_reg[3]_0\(3),
      R => sig_mmap_rst
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(4),
      Q => s2mm_strm_eop,
      R => sig_mmap_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(32),
      Q => sig_strb_skid_reg(0),
      R => sig_mmap_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(33),
      Q => sig_strb_skid_reg(1),
      R => sig_mmap_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(34),
      Q => sig_strb_skid_reg(2),
      R => sig_mmap_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(35),
      Q => sig_strb_skid_reg(3),
      R => sig_mmap_rst
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(37),
      Q => sig_strb_skid_reg(4),
      R => sig_mmap_rst
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice is
  port (
    slice_insert_valid : out STD_LOGIC;
    sig_btt_eq_0_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tstrb_fifo_rdy : out STD_LOGIC;
    sig_valid_fifo_ld12_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ld_btt_cntr_reg2_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_btt_cntr0 : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    sig_btt_eq_0_reg_0 : in STD_LOGIC;
    sig_btt_eq_0_reg_1 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_btt_eq_0_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_btt_eq_0_reg_3 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_btt_eq_0_i_4_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_cmd : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ld_btt_cntr_reg1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \areset_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal sig_btt_eq_0_i_11_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_4_n_0 : STD_LOGIC;
  signal \^sig_tstrb_fifo_rdy\ : STD_LOGIC;
  signal sig_tstrb_fifo_valid : STD_LOGIC;
  signal \^sig_valid_fifo_ld12_out\ : STD_LOGIC;
  signal \^slice_insert_valid\ : STD_LOGIC;
  signal \storage_data[4]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_valid_i_i_2 : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \storage_data[4]_i_2\ : label is "soft_lutpair404";
begin
  E(0) <= \^e\(0);
  \in\(0) <= \^in\(0);
  sig_tstrb_fifo_rdy <= \^sig_tstrb_fifo_rdy\;
  sig_valid_fifo_ld12_out <= \^sig_valid_fifo_ld12_out\;
  slice_insert_valid <= \^slice_insert_valid\;
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SR(0),
      Q => \areset_d_reg_n_0_[0]\,
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \areset_d_reg_n_0_[0]\,
      Q => p_1_in,
      R => '0'
    );
ld_btt_cntr_reg2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200E200E2"
    )
        port map (
      I0 => ld_btt_cntr_reg2,
      I1 => \^sig_tstrb_fifo_rdy\,
      I2 => ld_btt_cntr_reg1,
      I3 => sig_btt_cntr0,
      I4 => \^sig_valid_fifo_ld12_out\,
      I5 => CO(0),
      O => ld_btt_cntr_reg2_reg
    );
m_valid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF8A"
    )
        port map (
      I0 => \^slice_insert_valid\,
      I1 => m_valid_i_reg_0,
      I2 => sig_inhibit_rdy_n,
      I3 => sig_tstrb_fifo_valid,
      I4 => p_1_in,
      O => m_valid_i_i_1_n_0
    );
m_valid_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => sig_btt_eq_0,
      I1 => ld_btt_cntr_reg3,
      I2 => ld_btt_cntr_reg2,
      O => sig_tstrb_fifo_valid
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => m_valid_i_i_1_n_0,
      Q => \^slice_insert_valid\,
      R => '0'
    );
\sig_btt_cntr[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440FFFF44404440"
    )
        port map (
      I0 => sig_btt_eq_0,
      I1 => \^sig_tstrb_fifo_rdy\,
      I2 => ld_btt_cntr_reg2,
      I3 => ld_btt_cntr_reg3,
      I4 => sig_cmd_full,
      I5 => sig_sm_ld_dre_cmd,
      O => \^e\(0)
    );
\sig_btt_cntr[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01110101"
    )
        port map (
      I0 => p_1_in,
      I1 => \areset_d_reg_n_0_[0]\,
      I2 => \^slice_insert_valid\,
      I3 => m_valid_i_reg_0,
      I4 => sig_inhibit_rdy_n,
      O => \^sig_tstrb_fifo_rdy\
    );
sig_btt_eq_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => sig_btt_cntr0,
      I1 => sig_btt_eq_0,
      I2 => \^e\(0),
      I3 => sig_btt_eq_0_reg_0,
      I4 => sig_btt_eq_0_reg_1,
      I5 => sig_btt_eq_0_i_4_n_0,
      O => sig_btt_eq_0_reg
    );
sig_btt_eq_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF02000200"
    )
        port map (
      I0 => \^sig_tstrb_fifo_rdy\,
      I1 => O(0),
      I2 => sig_btt_eq_0,
      I3 => sig_tstrb_fifo_valid,
      I4 => sig_btt_eq_0_i_4_0(0),
      I5 => sig_ld_cmd,
      O => sig_btt_eq_0_i_11_n_0
    );
sig_btt_eq_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => sig_btt_eq_0_reg_2,
      I1 => D(0),
      I2 => D(2),
      I3 => D(1),
      I4 => sig_btt_eq_0_reg_3,
      I5 => sig_btt_eq_0_i_11_n_0,
      O => sig_btt_eq_0_i_4_n_0
    );
\sig_btt_lteq_max_first_incr0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(6),
      O => S(3)
    );
\sig_btt_lteq_max_first_incr0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(4),
      O => S(2)
    );
\sig_btt_lteq_max_first_incr0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      O => S(1)
    );
\sig_btt_lteq_max_first_incr0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      O => S(0)
    );
\storage_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => \^sig_valid_fifo_ld12_out\,
      I2 => \^in\(0),
      O => \storage_data[4]_i_1_n_0\
    );
\storage_data[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88A8"
    )
        port map (
      I0 => \^sig_tstrb_fifo_rdy\,
      I1 => ld_btt_cntr_reg2,
      I2 => ld_btt_cntr_reg3,
      I3 => sig_btt_eq_0,
      O => \^sig_valid_fifo_ld12_out\
    );
\storage_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \storage_data[4]_i_1_n_0\,
      Q => \^in\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_xfer_strt_strb_ireg3_reg[3]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[3]_0\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[3]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_4BIT_CASE.lsig_end_vect\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \GEN_4BIT_CASE.lsig_start_vect\ : label is "soft_lutpair282";
begin
\GEN_4BIT_CASE.lsig_end_vect\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFAF8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \sig_xfer_strt_strb_ireg3_reg[3]\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[3]_0\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[3]_1\,
      I4 => Q(1),
      O => D(1)
    );
\GEN_4BIT_CASE.lsig_start_vect\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_cmd_split__parameterized0\ is
  port (
    s_axis_cmd_tvalid_s : out STD_LOGIC;
    s_axis_cmd_tready_reg_0 : out STD_LOGIC;
    m_axis_s2mm_sts_tvalid : out STD_LOGIC;
    tvalid_unsplit_reg_0 : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    tvalid_unsplit_reg_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    command_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \cache_info_reg[31]_0\ : in STD_LOGIC_VECTOR ( 84 downto 0 );
    tvalid_unsplit_reg_2 : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC;
    \status_out_int_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \status_out_int_reg[30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_cmd_split__parameterized0\ : entity is "axi_dma_cmd_split";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_cmd_split__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_cmd_split__parameterized0\ is
  signal \FSM_sequential_mm2s_cs[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs_reg[1]_i_2__0_n_1\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs_reg[1]_i_2__0_n_2\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs_reg[1]_i_2__0_n_3\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs_reg[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs_reg[1]_i_3__0_n_1\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs_reg[1]_i_3__0_n_2\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs_reg[1]_i_3__0_n_3\ : STD_LOGIC;
  signal cache_info : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal cmd_proc_cdc_from : STD_LOGIC;
  signal cmd_proc_ns : STD_LOGIC;
  signal command_ns : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal counter0 : STD_LOGIC;
  signal \counter[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_15_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_22__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_23__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_24__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_25__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_32_n_0\ : STD_LOGIC;
  signal \counter[0]_i_33_n_0\ : STD_LOGIC;
  signal \counter[0]_i_34_n_0\ : STD_LOGIC;
  signal \counter[0]_i_35_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9__0_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \counter_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal ltOp5_in : STD_LOGIC;
  signal m_axis_s2mm_sts_tdata : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \^m_axis_s2mm_sts_tvalid\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mm2s_cmd : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mm2s_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mm2s_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal \ready_for_next_cmd_i_1__0_n_0\ : STD_LOGIC;
  signal ready_for_next_cmd_reg_n_0 : STD_LOGIC;
  signal reset_lock : STD_LOGIC;
  signal \reset_lock_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_axis_cmd_tready_reg_0\ : STD_LOGIC;
  signal \^s_axis_cmd_tvalid_s\ : STD_LOGIC;
  signal split_cmd1 : STD_LOGIC;
  signal \split_cmd[0]_i_10_n_0\ : STD_LOGIC;
  signal \split_cmd[0]_i_1_n_0\ : STD_LOGIC;
  signal \split_cmd[0]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[0]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[0]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[0]_i_6_n_0\ : STD_LOGIC;
  signal \split_cmd[0]_i_7_n_0\ : STD_LOGIC;
  signal \split_cmd[0]_i_8_n_0\ : STD_LOGIC;
  signal \split_cmd[0]_i_9_n_0\ : STD_LOGIC;
  signal \split_cmd[12]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd[12]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[12]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[12]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[12]_i_6_n_0\ : STD_LOGIC;
  signal \split_cmd[12]_i_7_n_0\ : STD_LOGIC;
  signal \split_cmd[12]_i_8_n_0\ : STD_LOGIC;
  signal \split_cmd[12]_i_9_n_0\ : STD_LOGIC;
  signal \split_cmd[16]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd[16]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[16]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[16]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[20]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd[20]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[20]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[20]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[24]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd[24]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[24]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[24]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[28]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd[28]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[28]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[28]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[4]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd[4]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[4]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[4]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[4]_i_6_n_0\ : STD_LOGIC;
  signal \split_cmd[4]_i_7_n_0\ : STD_LOGIC;
  signal \split_cmd[4]_i_8_n_0\ : STD_LOGIC;
  signal \split_cmd[4]_i_9_n_0\ : STD_LOGIC;
  signal \split_cmd[8]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd[8]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[8]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[8]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[8]_i_6_n_0\ : STD_LOGIC;
  signal \split_cmd[8]_i_7_n_0\ : STD_LOGIC;
  signal \split_cmd[8]_i_8_n_0\ : STD_LOGIC;
  signal \split_cmd[8]_i_9_n_0\ : STD_LOGIC;
  signal split_cmd_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \split_cmd_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \split_cmd_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \split_cmd_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \split_cmd_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \split_cmd_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \split_cmd_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \split_cmd_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \split_cmd_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \split_cmd_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \split_cmd_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \split_cmd_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \split_cmd_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \split_cmd_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \split_cmd_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \split_cmd_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \split_cmd_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \split_cmd_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \split_cmd_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \split_cmd_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \split_cmd_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \split_cmd_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \split_cmd_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \split_cmd_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \split_cmd_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \split_cmd_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \split_cmd_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \split_cmd_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \split_cmd_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \split_cmd_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \split_cmd_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \split_cmd_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \split_cmd_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal split_out : STD_LOGIC;
  signal split_out_ns : STD_LOGIC;
  signal \status_out_int[31]_i_10_n_0\ : STD_LOGIC;
  signal \status_out_int[31]_i_11_n_0\ : STD_LOGIC;
  signal \status_out_int[31]_i_1_n_0\ : STD_LOGIC;
  signal \status_out_int[31]_i_4_n_0\ : STD_LOGIC;
  signal \status_out_int[31]_i_5_n_0\ : STD_LOGIC;
  signal \status_out_int[31]_i_6_n_0\ : STD_LOGIC;
  signal \status_out_int[31]_i_7_n_0\ : STD_LOGIC;
  signal \status_out_int[31]_i_8_n_0\ : STD_LOGIC;
  signal \status_out_int[31]_i_9_n_0\ : STD_LOGIC;
  signal \status_out_int_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \status_out_int_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \status_out_int_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \status_out_int_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \status_out_int_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \status_out_int_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \status_out_int_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \status_out_int_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal stride_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tvalid_unsplit_i_1__0_n_0\ : STD_LOGIC;
  signal vsize0 : STD_LOGIC;
  signal \vsize[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_18__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_19__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_1_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_20__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_21__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_22__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_23__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_24__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_25__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_26__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_27__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_28__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_29__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_30__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_31__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_9__0_n_0\ : STD_LOGIC;
  signal vsize_data_int : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \vsize_data_int[12]_i_2_n_0\ : STD_LOGIC;
  signal \vsize_data_int[12]_i_3_n_0\ : STD_LOGIC;
  signal \vsize_data_int[12]_i_4_n_0\ : STD_LOGIC;
  signal \vsize_data_int[12]_i_5_n_0\ : STD_LOGIC;
  signal \vsize_data_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \vsize_data_int[4]_i_3_n_0\ : STD_LOGIC;
  signal \vsize_data_int[4]_i_4_n_0\ : STD_LOGIC;
  signal \vsize_data_int[4]_i_5_n_0\ : STD_LOGIC;
  signal \vsize_data_int[8]_i_2_n_0\ : STD_LOGIC;
  signal \vsize_data_int[8]_i_3_n_0\ : STD_LOGIC;
  signal \vsize_data_int[8]_i_4_n_0\ : STD_LOGIC;
  signal \vsize_data_int[8]_i_5_n_0\ : STD_LOGIC;
  signal \vsize_data_int_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \vsize_data_int_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \vsize_data_int_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \vsize_data_int_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \vsize_data_int_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \vsize_data_int_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \vsize_data_int_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \vsize_data_int_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \vsize_data_int_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \vsize_data_int_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \vsize_data_int_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \vsize_data_int_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal vsize_reg : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \vsize_reg[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \vsize_reg[0]_i_15__0_n_1\ : STD_LOGIC;
  signal \vsize_reg[0]_i_15__0_n_2\ : STD_LOGIC;
  signal \vsize_reg[0]_i_15__0_n_3\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \vsize_reg[0]_i_4__0_n_1\ : STD_LOGIC;
  signal \vsize_reg[0]_i_4__0_n_2\ : STD_LOGIC;
  signal \vsize_reg[0]_i_4__0_n_3\ : STD_LOGIC;
  signal \vsize_reg[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \vsize_reg[0]_i_6__0_n_1\ : STD_LOGIC;
  signal \vsize_reg[0]_i_6__0_n_2\ : STD_LOGIC;
  signal \vsize_reg[0]_i_6__0_n_3\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \vsize_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \vsize_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \vsize_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \vsize_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \vsize_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_FSM_sequential_mm2s_cs_reg[1]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_mm2s_cs_reg[1]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[20]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_split_cmd_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_status_out_int_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_status_out_int_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vsize_data_int_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vsize_data_int_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vsize_reg[0]_i_15__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vsize_reg[0]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vsize_reg[0]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vsize_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_vsize_reg[20]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_mm2s_cs[0]_i_1__0\ : label is "soft_lutpair440";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_mm2s_cs_reg[0]\ : label is "idle:00,split:10,send:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mm2s_cs_reg[1]\ : label is "idle:00,split:10,send:01";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[20]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[21]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[22]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_done_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \counter[0]_i_4\ : label is "soft_lutpair442";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \counter_reg[0]_i_19\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_3__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter_reg[0]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter_reg[0]_i_8\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM of \ready_for_next_cmd_i_2__0\ : label is "soft_lutpair442";
  attribute ADDER_THRESHOLD of \split_cmd_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \split_cmd_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \split_cmd_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \split_cmd_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \split_cmd_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \split_cmd_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \split_cmd_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \split_cmd_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \split_out_i_1__0\ : label is "soft_lutpair440";
  attribute COMPARATOR_THRESHOLD of \vsize_reg[0]_i_15__0\ : label is 11;
  attribute ADDER_THRESHOLD of \vsize_reg[0]_i_3__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \vsize_reg[0]_i_4__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \vsize_reg[0]_i_6__0\ : label is 11;
  attribute ADDER_THRESHOLD of \vsize_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \vsize_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \vsize_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \vsize_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \vsize_reg[8]_i_1__0\ : label is 11;
begin
  m_axis_s2mm_sts_tvalid <= \^m_axis_s2mm_sts_tvalid\;
  s_axis_cmd_tready_reg_0 <= \^s_axis_cmd_tready_reg_0\;
  s_axis_cmd_tvalid_s <= \^s_axis_cmd_tvalid_s\;
\FSM_sequential_mm2s_cs[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33334744"
    )
        port map (
      I0 => s_axis_s2mm_cmd_tready,
      I1 => mm2s_cs(0),
      I2 => cmd_proc_cdc_from,
      I3 => \^s_axis_cmd_tready_reg_0\,
      I4 => mm2s_cs(1),
      O => mm2s_ns(0)
    );
\FSM_sequential_mm2s_cs[1]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_reg(5),
      I1 => vsize_data_int(5),
      I2 => vsize_reg(4),
      I3 => vsize_data_int(4),
      I4 => vsize_data_int(3),
      I5 => vsize_reg(3),
      O => \FSM_sequential_mm2s_cs[1]_i_10__0_n_0\
    );
\FSM_sequential_mm2s_cs[1]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_reg(2),
      I1 => vsize_data_int(2),
      I2 => vsize_reg(1),
      I3 => vsize_data_int(1),
      I4 => vsize_data_int(0),
      I5 => vsize_reg(0),
      O => \FSM_sequential_mm2s_cs[1]_i_11__0_n_0\
    );
\FSM_sequential_mm2s_cs[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => mm2s_cs(0),
      I1 => mm2s_cs(1),
      I2 => eqOp0_out,
      I3 => s_axis_s2mm_cmd_tready,
      O => mm2s_ns(1)
    );
\FSM_sequential_mm2s_cs[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => vsize_reg(21),
      I1 => vsize_data_int(22),
      I2 => vsize_reg(22),
      O => \FSM_sequential_mm2s_cs[1]_i_4__0_n_0\
    );
\FSM_sequential_mm2s_cs[1]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => vsize_reg(20),
      I1 => vsize_reg(19),
      I2 => vsize_data_int(22),
      I3 => vsize_reg(18),
      O => \FSM_sequential_mm2s_cs[1]_i_5__0_n_0\
    );
\FSM_sequential_mm2s_cs[1]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => vsize_reg(17),
      I1 => vsize_reg(16),
      I2 => vsize_data_int(22),
      I3 => vsize_reg(15),
      O => \FSM_sequential_mm2s_cs[1]_i_6__0_n_0\
    );
\FSM_sequential_mm2s_cs[1]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81000081"
    )
        port map (
      I0 => vsize_reg(14),
      I1 => vsize_data_int(22),
      I2 => vsize_reg(13),
      I3 => vsize_data_int(12),
      I4 => vsize_reg(12),
      O => \FSM_sequential_mm2s_cs[1]_i_7__0_n_0\
    );
\FSM_sequential_mm2s_cs[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_reg(11),
      I1 => vsize_data_int(11),
      I2 => vsize_reg(10),
      I3 => vsize_data_int(10),
      I4 => vsize_data_int(9),
      I5 => vsize_reg(9),
      O => \FSM_sequential_mm2s_cs[1]_i_8__0_n_0\
    );
\FSM_sequential_mm2s_cs[1]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_reg(8),
      I1 => vsize_data_int(8),
      I2 => vsize_reg(7),
      I3 => vsize_data_int(7),
      I4 => vsize_data_int(6),
      I5 => vsize_reg(6),
      O => \FSM_sequential_mm2s_cs[1]_i_9__0_n_0\
    );
\FSM_sequential_mm2s_cs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mm2s_ns(0),
      Q => mm2s_cs(0),
      R => SR(0)
    );
\FSM_sequential_mm2s_cs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mm2s_ns(1),
      Q => mm2s_cs(1),
      R => SR(0)
    );
\FSM_sequential_mm2s_cs_reg[1]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_mm2s_cs_reg[1]_i_3__0_n_0\,
      CO(3) => eqOp0_out,
      CO(2) => \FSM_sequential_mm2s_cs_reg[1]_i_2__0_n_1\,
      CO(1) => \FSM_sequential_mm2s_cs_reg[1]_i_2__0_n_2\,
      CO(0) => \FSM_sequential_mm2s_cs_reg[1]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_mm2s_cs_reg[1]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_mm2s_cs[1]_i_4__0_n_0\,
      S(2) => \FSM_sequential_mm2s_cs[1]_i_5__0_n_0\,
      S(1) => \FSM_sequential_mm2s_cs[1]_i_6__0_n_0\,
      S(0) => \FSM_sequential_mm2s_cs[1]_i_7__0_n_0\
    );
\FSM_sequential_mm2s_cs_reg[1]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_mm2s_cs_reg[1]_i_3__0_n_0\,
      CO(2) => \FSM_sequential_mm2s_cs_reg[1]_i_3__0_n_1\,
      CO(1) => \FSM_sequential_mm2s_cs_reg[1]_i_3__0_n_2\,
      CO(0) => \FSM_sequential_mm2s_cs_reg[1]_i_3__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_mm2s_cs_reg[1]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_mm2s_cs[1]_i_8__0_n_0\,
      S(2) => \FSM_sequential_mm2s_cs[1]_i_9__0_n_0\,
      S(1) => \FSM_sequential_mm2s_cs[1]_i_10__0_n_0\,
      S(0) => \FSM_sequential_mm2s_cs[1]_i_11__0_n_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_s2mm_sts_tvalid\,
      I1 => m_axis_s2mm_sts_tdata(28),
      O => tvalid_unsplit_reg_1(0)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_s2mm_sts_tvalid\,
      I1 => m_axis_s2mm_sts_tdata(29),
      O => tvalid_unsplit_reg_1(1)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_s2mm_sts_tvalid\,
      I1 => m_axis_s2mm_sts_tdata(30),
      O => tvalid_unsplit_reg_1(2)
    );
\INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_s2mm_sts_tvalid\,
      I1 => m_axis_s2mm_sts_tdata(5),
      O => s2mm_decerr_i
    );
\INDETERMINATE_BTT_MODE.s2mm_done_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_s2mm_sts_tvalid\,
      I1 => m_axis_s2mm_sts_tdata(7),
      O => tvalid_unsplit_reg_0
    );
\INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_s2mm_sts_tvalid\,
      I1 => m_axis_s2mm_sts_tdata(4),
      O => s2mm_interr_i
    );
\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => tvalid_unsplit_reg_2,
      I1 => \^m_axis_s2mm_sts_tvalid\,
      I2 => m_axis_s2mm_sts_tdata(4),
      I3 => m_axis_s2mm_sts_tdata(31),
      O => \GEN_ASYNC_RESET.scndry_resetn_reg\
    );
\INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_s2mm_sts_tvalid\,
      I1 => m_axis_s2mm_sts_tdata(6),
      O => s2mm_slverr_i
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_s\,
      I1 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\,
      O => command_valid_reg_0(0)
    );
\cache_info_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(77),
      Q => cache_info(24),
      R => SR(0)
    );
\cache_info_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(78),
      Q => cache_info(25),
      R => SR(0)
    );
\cache_info_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(79),
      Q => cache_info(26),
      R => SR(0)
    );
\cache_info_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(80),
      Q => cache_info(27),
      R => SR(0)
    );
\cache_info_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(81),
      Q => cache_info(28),
      R => SR(0)
    );
\cache_info_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(82),
      Q => cache_info(29),
      R => SR(0)
    );
\cache_info_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(83),
      Q => cache_info(30),
      R => SR(0)
    );
\cache_info_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(84),
      Q => cache_info(31),
      R => SR(0)
    );
\cmd_proc_cdc_from_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF2"
    )
        port map (
      I0 => \^s_axis_cmd_tready_reg_0\,
      I1 => cmd_proc_cdc_from,
      I2 => mm2s_cs(1),
      I3 => mm2s_cs(0),
      O => cmd_proc_ns
    );
cmd_proc_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => cmd_proc_ns,
      Q => cmd_proc_cdc_from,
      R => SR(0)
    );
\command[103]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mm2s_cs(0),
      O => command_ns
    );
\command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(0),
      Q => Q(0),
      R => SR(0)
    );
\command_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => cache_info(28),
      Q => Q(53),
      R => SR(0)
    );
\command_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => cache_info(29),
      Q => Q(54),
      R => SR(0)
    );
\command_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => cache_info(30),
      Q => Q(55),
      R => SR(0)
    );
\command_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => cache_info(31),
      Q => Q(56),
      R => SR(0)
    );
\command_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(10),
      Q => Q(10),
      R => SR(0)
    );
\command_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(11),
      Q => Q(11),
      R => SR(0)
    );
\command_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(12),
      Q => Q(12),
      R => SR(0)
    );
\command_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(13),
      Q => Q(13),
      R => SR(0)
    );
\command_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(14),
      Q => Q(14),
      R => SR(0)
    );
\command_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(15),
      Q => Q(15),
      R => SR(0)
    );
\command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(1),
      Q => Q(1),
      R => SR(0)
    );
\command_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(23),
      Q => Q(16),
      R => SR(0)
    );
\command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(2),
      Q => Q(2),
      R => SR(0)
    );
\command_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(0),
      Q => Q(17),
      R => SR(0)
    );
\command_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(1),
      Q => Q(18),
      R => SR(0)
    );
\command_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(2),
      Q => Q(19),
      R => SR(0)
    );
\command_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(3),
      Q => Q(20),
      R => SR(0)
    );
\command_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(4),
      Q => Q(21),
      R => SR(0)
    );
\command_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(5),
      Q => Q(22),
      R => SR(0)
    );
\command_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(6),
      Q => Q(23),
      R => SR(0)
    );
\command_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(7),
      Q => Q(24),
      R => SR(0)
    );
\command_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(3),
      Q => Q(3),
      R => SR(0)
    );
\command_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(8),
      Q => Q(25),
      R => SR(0)
    );
\command_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(9),
      Q => Q(26),
      R => SR(0)
    );
\command_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(10),
      Q => Q(27),
      R => SR(0)
    );
\command_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(11),
      Q => Q(28),
      R => SR(0)
    );
\command_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(12),
      Q => Q(29),
      R => SR(0)
    );
\command_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(13),
      Q => Q(30),
      R => SR(0)
    );
\command_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(14),
      Q => Q(31),
      R => SR(0)
    );
\command_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(15),
      Q => Q(32),
      R => SR(0)
    );
\command_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(16),
      Q => Q(33),
      R => SR(0)
    );
\command_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(17),
      Q => Q(34),
      R => SR(0)
    );
\command_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(4),
      Q => Q(4),
      R => SR(0)
    );
\command_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(18),
      Q => Q(35),
      R => SR(0)
    );
\command_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(19),
      Q => Q(36),
      R => SR(0)
    );
\command_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(20),
      Q => Q(37),
      R => SR(0)
    );
\command_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(21),
      Q => Q(38),
      R => SR(0)
    );
\command_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(22),
      Q => Q(39),
      R => SR(0)
    );
\command_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(23),
      Q => Q(40),
      R => SR(0)
    );
\command_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(24),
      Q => Q(41),
      R => SR(0)
    );
\command_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(25),
      Q => Q(42),
      R => SR(0)
    );
\command_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(26),
      Q => Q(43),
      R => SR(0)
    );
\command_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(27),
      Q => Q(44),
      R => SR(0)
    );
\command_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(5),
      Q => Q(5),
      R => SR(0)
    );
\command_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(28),
      Q => Q(45),
      R => SR(0)
    );
\command_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(29),
      Q => Q(46),
      R => SR(0)
    );
\command_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(30),
      Q => Q(47),
      R => SR(0)
    );
\command_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => split_cmd_reg(31),
      Q => Q(48),
      R => SR(0)
    );
\command_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(6),
      Q => Q(6),
      R => SR(0)
    );
\command_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(7),
      Q => Q(7),
      R => SR(0)
    );
\command_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(8),
      Q => Q(8),
      R => SR(0)
    );
\command_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => cache_info(24),
      Q => Q(49),
      R => SR(0)
    );
\command_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => cache_info(25),
      Q => Q(50),
      R => SR(0)
    );
\command_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => cache_info(26),
      Q => Q(51),
      R => SR(0)
    );
\command_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => cache_info(27),
      Q => Q(52),
      R => SR(0)
    );
\command_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => command_ns,
      D => mm2s_cmd(9),
      Q => Q(9),
      R => SR(0)
    );
command_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mm2s_ns(0),
      Q => \^s_axis_cmd_tvalid_s\,
      R => SR(0)
    );
\counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004000400040FFFF"
    )
        port map (
      I0 => \counter[0]_i_4_n_0\,
      I1 => m_axis_s2mm_sts_tvalid_int,
      I2 => \status_out_int_reg[31]_i_2_n_0\,
      I3 => reset_lock,
      I4 => tvalid_unsplit_reg_2,
      I5 => \out\,
      O => \counter[0]_i_1_n_0\
    );
\counter[0]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => counter_reg(20),
      I1 => counter_reg(21),
      I2 => vsize_data_int(22),
      O => \counter[0]_i_10__0_n_0\
    );
\counter[0]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => counter_reg(18),
      I1 => counter_reg(19),
      I2 => vsize_data_int(22),
      O => \counter[0]_i_11__0_n_0\
    );
\counter[0]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => counter_reg(16),
      I1 => counter_reg(17),
      I2 => vsize_data_int(22),
      O => \counter[0]_i_12__0_n_0\
    );
\counter[0]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(22),
      I1 => vsize_data_int(22),
      O => \counter[0]_i_13__0_n_0\
    );
\counter[0]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => counter_reg(20),
      I1 => vsize_data_int(22),
      I2 => counter_reg(21),
      O => \counter[0]_i_14__0_n_0\
    );
\counter[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => counter_reg(18),
      I1 => vsize_data_int(22),
      I2 => counter_reg(19),
      O => \counter[0]_i_15_n_0\
    );
\counter[0]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => counter_reg(16),
      I1 => vsize_data_int(22),
      I2 => counter_reg(17),
      O => \counter[0]_i_16__0_n_0\
    );
\counter[0]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => vsize_data_int(7),
      I1 => vsize_data_int(6),
      I2 => vsize_data_int(5),
      I3 => vsize_data_int(4),
      O => \counter[0]_i_17__0_n_0\
    );
\counter[0]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vsize_data_int(8),
      I1 => vsize_data_int(9),
      I2 => vsize_data_int(10),
      I3 => vsize_data_int(11),
      I4 => vsize_data_int(22),
      I5 => vsize_data_int(12),
      O => \counter[0]_i_18__0_n_0\
    );
\counter[0]_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => counter_reg(14),
      I1 => counter_reg(15),
      I2 => vsize_data_int(22),
      O => \counter[0]_i_20__0_n_0\
    );
\counter[0]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vsize_data_int(12),
      I1 => counter_reg(12),
      I2 => counter_reg(13),
      I3 => vsize_data_int(22),
      O => \counter[0]_i_21__0_n_0\
    );
\counter[0]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vsize_data_int(10),
      I1 => counter_reg(10),
      I2 => counter_reg(11),
      I3 => vsize_data_int(11),
      O => \counter[0]_i_22__0_n_0\
    );
\counter[0]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vsize_data_int(8),
      I1 => counter_reg(8),
      I2 => counter_reg(9),
      I3 => vsize_data_int(9),
      O => \counter[0]_i_23__0_n_0\
    );
\counter[0]_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => counter_reg(14),
      I1 => vsize_data_int(22),
      I2 => counter_reg(15),
      O => \counter[0]_i_24__0_n_0\
    );
\counter[0]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_data_int(12),
      I1 => counter_reg(12),
      I2 => vsize_data_int(22),
      I3 => counter_reg(13),
      O => \counter[0]_i_25__0_n_0\
    );
\counter[0]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_data_int(10),
      I1 => counter_reg(10),
      I2 => vsize_data_int(11),
      I3 => counter_reg(11),
      O => \counter[0]_i_26__0_n_0\
    );
\counter[0]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_data_int(8),
      I1 => counter_reg(8),
      I2 => vsize_data_int(9),
      I3 => counter_reg(9),
      O => \counter[0]_i_27__0_n_0\
    );
\counter[0]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vsize_data_int(6),
      I1 => counter_reg(6),
      I2 => counter_reg(7),
      I3 => vsize_data_int(7),
      O => \counter[0]_i_28__0_n_0\
    );
\counter[0]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vsize_data_int(4),
      I1 => counter_reg(4),
      I2 => counter_reg(5),
      I3 => vsize_data_int(5),
      O => \counter[0]_i_29__0_n_0\
    );
\counter[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axis_s2mm_sts_tvalid_int,
      I1 => ltOp,
      I2 => eqOp,
      O => counter
    );
\counter[0]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vsize_data_int(2),
      I1 => counter_reg(2),
      I2 => counter_reg(3),
      I3 => vsize_data_int(3),
      O => \counter[0]_i_30__0_n_0\
    );
\counter[0]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vsize_data_int(0),
      I1 => counter_reg(0),
      I2 => counter_reg(1),
      I3 => vsize_data_int(1),
      O => \counter[0]_i_31__0_n_0\
    );
\counter[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_data_int(6),
      I1 => counter_reg(6),
      I2 => vsize_data_int(7),
      I3 => counter_reg(7),
      O => \counter[0]_i_32_n_0\
    );
\counter[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_data_int(4),
      I1 => counter_reg(4),
      I2 => vsize_data_int(5),
      I3 => counter_reg(5),
      O => \counter[0]_i_33_n_0\
    );
\counter[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_data_int(2),
      I1 => counter_reg(2),
      I2 => vsize_data_int(3),
      I3 => counter_reg(3),
      O => \counter[0]_i_34_n_0\
    );
\counter[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_data_int(0),
      I1 => counter_reg(0),
      I2 => vsize_data_int(1),
      I3 => counter_reg(1),
      O => \counter[0]_i_35_n_0\
    );
\counter[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => m_axis_s2mm_sts_tvalid_int,
      I1 => ltOp,
      I2 => eqOp,
      O => \counter[0]_i_4_n_0\
    );
\counter[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \counter[0]_i_17__0_n_0\,
      I1 => vsize_data_int(1),
      I2 => vsize_data_int(0),
      I3 => vsize_data_int(3),
      I4 => vsize_data_int(2),
      I5 => \counter[0]_i_18__0_n_0\,
      O => eqOp
    );
\counter[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_7__0_n_0\
    );
\counter[0]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => counter_reg(22),
      O => \counter[0]_i_9__0_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[0]_i_3__0_n_7\,
      Q => counter_reg(0),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_19_n_0\,
      CO(2) => \counter_reg[0]_i_19_n_1\,
      CO(1) => \counter_reg[0]_i_19_n_2\,
      CO(0) => \counter_reg[0]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_28__0_n_0\,
      DI(2) => \counter[0]_i_29__0_n_0\,
      DI(1) => \counter[0]_i_30__0_n_0\,
      DI(0) => \counter[0]_i_31__0_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_32_n_0\,
      S(2) => \counter[0]_i_33_n_0\,
      S(1) => \counter[0]_i_34_n_0\,
      S(0) => \counter[0]_i_35_n_0\
    );
\counter_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_3__0_n_0\,
      CO(2) => \counter_reg[0]_i_3__0_n_1\,
      CO(1) => \counter_reg[0]_i_3__0_n_2\,
      CO(0) => \counter_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_3__0_n_4\,
      O(2) => \counter_reg[0]_i_3__0_n_5\,
      O(1) => \counter_reg[0]_i_3__0_n_6\,
      O(0) => \counter_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_7__0_n_0\
    );
\counter_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_8_n_0\,
      CO(3) => ltOp,
      CO(2) => \counter_reg[0]_i_5_n_1\,
      CO(1) => \counter_reg[0]_i_5_n_2\,
      CO(0) => \counter_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_9__0_n_0\,
      DI(2) => \counter[0]_i_10__0_n_0\,
      DI(1) => \counter[0]_i_11__0_n_0\,
      DI(0) => \counter[0]_i_12__0_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_13__0_n_0\,
      S(2) => \counter[0]_i_14__0_n_0\,
      S(1) => \counter[0]_i_15_n_0\,
      S(0) => \counter[0]_i_16__0_n_0\
    );
\counter_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_19_n_0\,
      CO(3) => \counter_reg[0]_i_8_n_0\,
      CO(2) => \counter_reg[0]_i_8_n_1\,
      CO(1) => \counter_reg[0]_i_8_n_2\,
      CO(0) => \counter_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_20__0_n_0\,
      DI(2) => \counter[0]_i_21__0_n_0\,
      DI(1) => \counter[0]_i_22__0_n_0\,
      DI(0) => \counter[0]_i_23__0_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_24__0_n_0\,
      S(2) => \counter[0]_i_25__0_n_0\,
      S(1) => \counter[0]_i_26__0_n_0\,
      S(0) => \counter[0]_i_27__0_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[8]_i_1__0_n_5\,
      Q => counter_reg(10),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[8]_i_1__0_n_4\,
      Q => counter_reg(11),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[12]_i_1__0_n_7\,
      Q => counter_reg(12),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1__0_n_0\,
      CO(3) => \counter_reg[12]_i_1__0_n_0\,
      CO(2) => \counter_reg[12]_i_1__0_n_1\,
      CO(1) => \counter_reg[12]_i_1__0_n_2\,
      CO(0) => \counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1__0_n_4\,
      O(2) => \counter_reg[12]_i_1__0_n_5\,
      O(1) => \counter_reg[12]_i_1__0_n_6\,
      O(0) => \counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[12]_i_1__0_n_6\,
      Q => counter_reg(13),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[12]_i_1__0_n_5\,
      Q => counter_reg(14),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[12]_i_1__0_n_4\,
      Q => counter_reg(15),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[16]_i_1__0_n_7\,
      Q => counter_reg(16),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1__0_n_0\,
      CO(3) => \counter_reg[16]_i_1__0_n_0\,
      CO(2) => \counter_reg[16]_i_1__0_n_1\,
      CO(1) => \counter_reg[16]_i_1__0_n_2\,
      CO(0) => \counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1__0_n_4\,
      O(2) => \counter_reg[16]_i_1__0_n_5\,
      O(1) => \counter_reg[16]_i_1__0_n_6\,
      O(0) => \counter_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[16]_i_1__0_n_6\,
      Q => counter_reg(17),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[16]_i_1__0_n_5\,
      Q => counter_reg(18),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[16]_i_1__0_n_4\,
      Q => counter_reg(19),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[0]_i_3__0_n_6\,
      Q => counter_reg(1),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[20]_i_1__0_n_7\,
      Q => counter_reg(20),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[20]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[20]_i_1__0_n_2\,
      CO(0) => \counter_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_counter_reg[20]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \counter_reg[20]_i_1__0_n_5\,
      O(1) => \counter_reg[20]_i_1__0_n_6\,
      O(0) => \counter_reg[20]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => counter_reg(22 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[20]_i_1__0_n_6\,
      Q => counter_reg(21),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[20]_i_1__0_n_5\,
      Q => counter_reg(22),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[0]_i_3__0_n_5\,
      Q => counter_reg(2),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[0]_i_3__0_n_4\,
      Q => counter_reg(3),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[4]_i_1__0_n_7\,
      Q => counter_reg(4),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3__0_n_0\,
      CO(3) => \counter_reg[4]_i_1__0_n_0\,
      CO(2) => \counter_reg[4]_i_1__0_n_1\,
      CO(1) => \counter_reg[4]_i_1__0_n_2\,
      CO(0) => \counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1__0_n_4\,
      O(2) => \counter_reg[4]_i_1__0_n_5\,
      O(1) => \counter_reg[4]_i_1__0_n_6\,
      O(0) => \counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[4]_i_1__0_n_6\,
      Q => counter_reg(5),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[4]_i_1__0_n_5\,
      Q => counter_reg(6),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[4]_i_1__0_n_4\,
      Q => counter_reg(7),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[8]_i_1__0_n_7\,
      Q => counter_reg(8),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1__0_n_0\,
      CO(3) => \counter_reg[8]_i_1__0_n_0\,
      CO(2) => \counter_reg[8]_i_1__0_n_1\,
      CO(1) => \counter_reg[8]_i_1__0_n_2\,
      CO(0) => \counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1__0_n_4\,
      O(2) => \counter_reg[8]_i_1__0_n_5\,
      O(1) => \counter_reg[8]_i_1__0_n_6\,
      O(0) => \counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => counter,
      D => \counter_reg[8]_i_1__0_n_6\,
      Q => counter_reg(9),
      R => \counter[0]_i_1_n_0\
    );
\mm2s_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(0),
      Q => mm2s_cmd(0),
      R => SR(0)
    );
\mm2s_cmd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(10),
      Q => mm2s_cmd(10),
      R => SR(0)
    );
\mm2s_cmd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(11),
      Q => mm2s_cmd(11),
      R => SR(0)
    );
\mm2s_cmd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(12),
      Q => mm2s_cmd(12),
      R => SR(0)
    );
\mm2s_cmd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(13),
      Q => mm2s_cmd(13),
      R => SR(0)
    );
\mm2s_cmd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(14),
      Q => mm2s_cmd(14),
      R => SR(0)
    );
\mm2s_cmd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(15),
      Q => mm2s_cmd(15),
      R => SR(0)
    );
\mm2s_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(1),
      Q => mm2s_cmd(1),
      R => SR(0)
    );
\mm2s_cmd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => s_axis_s2mm_cmd_tvalid_split,
      Q => mm2s_cmd(23),
      R => SR(0)
    );
\mm2s_cmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(2),
      Q => mm2s_cmd(2),
      R => SR(0)
    );
\mm2s_cmd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(3),
      Q => mm2s_cmd(3),
      R => SR(0)
    );
\mm2s_cmd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(4),
      Q => mm2s_cmd(4),
      R => SR(0)
    );
\mm2s_cmd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(5),
      Q => mm2s_cmd(5),
      R => SR(0)
    );
\mm2s_cmd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(6),
      Q => mm2s_cmd(6),
      R => SR(0)
    );
\mm2s_cmd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(7),
      Q => mm2s_cmd(7),
      R => SR(0)
    );
\mm2s_cmd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(8),
      Q => mm2s_cmd(8),
      R => SR(0)
    );
\mm2s_cmd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(9),
      Q => mm2s_cmd(9),
      R => SR(0)
    );
\ready_for_next_cmd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FDFDFDF0FCFCFC"
    )
        port map (
      I0 => cmd_proc_cdc_from,
      I1 => counter0,
      I2 => eqOp,
      I3 => ltOp,
      I4 => m_axis_s2mm_sts_tvalid_int,
      I5 => ready_for_next_cmd_reg_n_0,
      O => \ready_for_next_cmd_i_1__0_n_0\
    );
\ready_for_next_cmd_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axis_s2mm_sts_tvalid_int,
      I1 => \status_out_int_reg[31]_i_2_n_0\,
      I2 => reset_lock,
      O => counter0
    );
ready_for_next_cmd_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \ready_for_next_cmd_i_1__0_n_0\,
      Q => ready_for_next_cmd_reg_n_0,
      R => SR(0)
    );
\reset_lock_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset_lock,
      I1 => \counter[0]_i_4_n_0\,
      O => \reset_lock_i_1__0_n_0\
    );
reset_lock_reg: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \reset_lock_i_1__0_n_0\,
      Q => reset_lock,
      S => SR(0)
    );
s_axis_cmd_tready_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => split_cmd1,
      Q => \^s_axis_cmd_tready_reg_0\,
      R => SR(0)
    );
\split_cmd[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => s_axis_s2mm_cmd_tvalid_split,
      I1 => ready_for_next_cmd_reg_n_0,
      I2 => cmd_proc_cdc_from,
      I3 => split_out,
      O => \split_cmd[0]_i_1_n_0\
    );
\split_cmd[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(0),
      I1 => split_cmd_reg(0),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(16),
      O => \split_cmd[0]_i_10_n_0\
    );
\split_cmd[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(3),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[0]_i_3_n_0\
    );
\split_cmd[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(2),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[0]_i_4_n_0\
    );
\split_cmd[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(1),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[0]_i_5_n_0\
    );
\split_cmd[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(0),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[0]_i_6_n_0\
    );
\split_cmd[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(3),
      I1 => split_cmd_reg(3),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(19),
      O => \split_cmd[0]_i_7_n_0\
    );
\split_cmd[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(2),
      I1 => split_cmd_reg(2),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(18),
      O => \split_cmd[0]_i_8_n_0\
    );
\split_cmd[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(1),
      I1 => split_cmd_reg(1),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(17),
      O => \split_cmd[0]_i_9_n_0\
    );
\split_cmd[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(15),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[12]_i_2_n_0\
    );
\split_cmd[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(14),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[12]_i_3_n_0\
    );
\split_cmd[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(13),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[12]_i_4_n_0\
    );
\split_cmd[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(12),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[12]_i_5_n_0\
    );
\split_cmd[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(15),
      I1 => split_cmd_reg(15),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(31),
      O => \split_cmd[12]_i_6_n_0\
    );
\split_cmd[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(14),
      I1 => split_cmd_reg(14),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(30),
      O => \split_cmd[12]_i_7_n_0\
    );
\split_cmd[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(13),
      I1 => split_cmd_reg(13),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(29),
      O => \split_cmd[12]_i_8_n_0\
    );
\split_cmd[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(12),
      I1 => split_cmd_reg(12),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(28),
      O => \split_cmd[12]_i_9_n_0\
    );
\split_cmd[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(35),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(19),
      O => \split_cmd[16]_i_2_n_0\
    );
\split_cmd[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(34),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(18),
      O => \split_cmd[16]_i_3_n_0\
    );
\split_cmd[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(33),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(17),
      O => \split_cmd[16]_i_4_n_0\
    );
\split_cmd[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(32),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(16),
      O => \split_cmd[16]_i_5_n_0\
    );
\split_cmd[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(39),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(23),
      O => \split_cmd[20]_i_2_n_0\
    );
\split_cmd[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(38),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(22),
      O => \split_cmd[20]_i_3_n_0\
    );
\split_cmd[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(37),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(21),
      O => \split_cmd[20]_i_4_n_0\
    );
\split_cmd[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(36),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(20),
      O => \split_cmd[20]_i_5_n_0\
    );
\split_cmd[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(43),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(27),
      O => \split_cmd[24]_i_2_n_0\
    );
\split_cmd[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(42),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(26),
      O => \split_cmd[24]_i_3_n_0\
    );
\split_cmd[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(41),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(25),
      O => \split_cmd[24]_i_4_n_0\
    );
\split_cmd[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(40),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(24),
      O => \split_cmd[24]_i_5_n_0\
    );
\split_cmd[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(47),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(31),
      O => \split_cmd[28]_i_2_n_0\
    );
\split_cmd[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(46),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(30),
      O => \split_cmd[28]_i_3_n_0\
    );
\split_cmd[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(45),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(29),
      O => \split_cmd[28]_i_4_n_0\
    );
\split_cmd[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(44),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      I4 => split_cmd_reg(28),
      O => \split_cmd[28]_i_5_n_0\
    );
\split_cmd[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(7),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[4]_i_2_n_0\
    );
\split_cmd[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(6),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[4]_i_3_n_0\
    );
\split_cmd[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(5),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[4]_i_4_n_0\
    );
\split_cmd[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(4),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[4]_i_5_n_0\
    );
\split_cmd[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(7),
      I1 => split_cmd_reg(7),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(23),
      O => \split_cmd[4]_i_6_n_0\
    );
\split_cmd[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(6),
      I1 => split_cmd_reg(6),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(22),
      O => \split_cmd[4]_i_7_n_0\
    );
\split_cmd[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(5),
      I1 => split_cmd_reg(5),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(21),
      O => \split_cmd[4]_i_8_n_0\
    );
\split_cmd[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(4),
      I1 => split_cmd_reg(4),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(20),
      O => \split_cmd[4]_i_9_n_0\
    );
\split_cmd[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(11),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[8]_i_2_n_0\
    );
\split_cmd[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(10),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[8]_i_3_n_0\
    );
\split_cmd[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(9),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[8]_i_4_n_0\
    );
\split_cmd[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => stride_data(8),
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => ready_for_next_cmd_reg_n_0,
      I3 => cmd_proc_cdc_from,
      O => \split_cmd[8]_i_5_n_0\
    );
\split_cmd[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(11),
      I1 => split_cmd_reg(11),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(27),
      O => \split_cmd[8]_i_6_n_0\
    );
\split_cmd[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(10),
      I1 => split_cmd_reg(10),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(26),
      O => \split_cmd[8]_i_7_n_0\
    );
\split_cmd[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(9),
      I1 => split_cmd_reg(9),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(25),
      O => \split_cmd[8]_i_8_n_0\
    );
\split_cmd[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666F66666660666"
    )
        port map (
      I0 => stride_data(8),
      I1 => split_cmd_reg(8),
      I2 => s_axis_s2mm_cmd_tvalid_split,
      I3 => ready_for_next_cmd_reg_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => \cache_info_reg[31]_0\(24),
      O => \split_cmd[8]_i_9_n_0\
    );
\split_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[0]_i_2_n_7\,
      Q => split_cmd_reg(0),
      R => SR(0)
    );
\split_cmd_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \split_cmd_reg[0]_i_2_n_0\,
      CO(2) => \split_cmd_reg[0]_i_2_n_1\,
      CO(1) => \split_cmd_reg[0]_i_2_n_2\,
      CO(0) => \split_cmd_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \split_cmd[0]_i_3_n_0\,
      DI(2) => \split_cmd[0]_i_4_n_0\,
      DI(1) => \split_cmd[0]_i_5_n_0\,
      DI(0) => \split_cmd[0]_i_6_n_0\,
      O(3) => \split_cmd_reg[0]_i_2_n_4\,
      O(2) => \split_cmd_reg[0]_i_2_n_5\,
      O(1) => \split_cmd_reg[0]_i_2_n_6\,
      O(0) => \split_cmd_reg[0]_i_2_n_7\,
      S(3) => \split_cmd[0]_i_7_n_0\,
      S(2) => \split_cmd[0]_i_8_n_0\,
      S(1) => \split_cmd[0]_i_9_n_0\,
      S(0) => \split_cmd[0]_i_10_n_0\
    );
\split_cmd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[8]_i_1_n_5\,
      Q => split_cmd_reg(10),
      R => SR(0)
    );
\split_cmd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[8]_i_1_n_4\,
      Q => split_cmd_reg(11),
      R => SR(0)
    );
\split_cmd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[12]_i_1_n_7\,
      Q => split_cmd_reg(12),
      R => SR(0)
    );
\split_cmd_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \split_cmd_reg[8]_i_1_n_0\,
      CO(3) => \split_cmd_reg[12]_i_1_n_0\,
      CO(2) => \split_cmd_reg[12]_i_1_n_1\,
      CO(1) => \split_cmd_reg[12]_i_1_n_2\,
      CO(0) => \split_cmd_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \split_cmd[12]_i_2_n_0\,
      DI(2) => \split_cmd[12]_i_3_n_0\,
      DI(1) => \split_cmd[12]_i_4_n_0\,
      DI(0) => \split_cmd[12]_i_5_n_0\,
      O(3) => \split_cmd_reg[12]_i_1_n_4\,
      O(2) => \split_cmd_reg[12]_i_1_n_5\,
      O(1) => \split_cmd_reg[12]_i_1_n_6\,
      O(0) => \split_cmd_reg[12]_i_1_n_7\,
      S(3) => \split_cmd[12]_i_6_n_0\,
      S(2) => \split_cmd[12]_i_7_n_0\,
      S(1) => \split_cmd[12]_i_8_n_0\,
      S(0) => \split_cmd[12]_i_9_n_0\
    );
\split_cmd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[12]_i_1_n_6\,
      Q => split_cmd_reg(13),
      R => SR(0)
    );
\split_cmd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[12]_i_1_n_5\,
      Q => split_cmd_reg(14),
      R => SR(0)
    );
\split_cmd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[12]_i_1_n_4\,
      Q => split_cmd_reg(15),
      R => SR(0)
    );
\split_cmd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[16]_i_1_n_7\,
      Q => split_cmd_reg(16),
      R => SR(0)
    );
\split_cmd_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \split_cmd_reg[12]_i_1_n_0\,
      CO(3) => \split_cmd_reg[16]_i_1_n_0\,
      CO(2) => \split_cmd_reg[16]_i_1_n_1\,
      CO(1) => \split_cmd_reg[16]_i_1_n_2\,
      CO(0) => \split_cmd_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \split_cmd_reg[16]_i_1_n_4\,
      O(2) => \split_cmd_reg[16]_i_1_n_5\,
      O(1) => \split_cmd_reg[16]_i_1_n_6\,
      O(0) => \split_cmd_reg[16]_i_1_n_7\,
      S(3) => \split_cmd[16]_i_2_n_0\,
      S(2) => \split_cmd[16]_i_3_n_0\,
      S(1) => \split_cmd[16]_i_4_n_0\,
      S(0) => \split_cmd[16]_i_5_n_0\
    );
\split_cmd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[16]_i_1_n_6\,
      Q => split_cmd_reg(17),
      R => SR(0)
    );
\split_cmd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[16]_i_1_n_5\,
      Q => split_cmd_reg(18),
      R => SR(0)
    );
\split_cmd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[16]_i_1_n_4\,
      Q => split_cmd_reg(19),
      R => SR(0)
    );
\split_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[0]_i_2_n_6\,
      Q => split_cmd_reg(1),
      R => SR(0)
    );
\split_cmd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[20]_i_1_n_7\,
      Q => split_cmd_reg(20),
      R => SR(0)
    );
\split_cmd_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \split_cmd_reg[16]_i_1_n_0\,
      CO(3) => \split_cmd_reg[20]_i_1_n_0\,
      CO(2) => \split_cmd_reg[20]_i_1_n_1\,
      CO(1) => \split_cmd_reg[20]_i_1_n_2\,
      CO(0) => \split_cmd_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \split_cmd_reg[20]_i_1_n_4\,
      O(2) => \split_cmd_reg[20]_i_1_n_5\,
      O(1) => \split_cmd_reg[20]_i_1_n_6\,
      O(0) => \split_cmd_reg[20]_i_1_n_7\,
      S(3) => \split_cmd[20]_i_2_n_0\,
      S(2) => \split_cmd[20]_i_3_n_0\,
      S(1) => \split_cmd[20]_i_4_n_0\,
      S(0) => \split_cmd[20]_i_5_n_0\
    );
\split_cmd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[20]_i_1_n_6\,
      Q => split_cmd_reg(21),
      R => SR(0)
    );
\split_cmd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[20]_i_1_n_5\,
      Q => split_cmd_reg(22),
      R => SR(0)
    );
\split_cmd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[20]_i_1_n_4\,
      Q => split_cmd_reg(23),
      R => SR(0)
    );
\split_cmd_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[24]_i_1_n_7\,
      Q => split_cmd_reg(24),
      R => SR(0)
    );
\split_cmd_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \split_cmd_reg[20]_i_1_n_0\,
      CO(3) => \split_cmd_reg[24]_i_1_n_0\,
      CO(2) => \split_cmd_reg[24]_i_1_n_1\,
      CO(1) => \split_cmd_reg[24]_i_1_n_2\,
      CO(0) => \split_cmd_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \split_cmd_reg[24]_i_1_n_4\,
      O(2) => \split_cmd_reg[24]_i_1_n_5\,
      O(1) => \split_cmd_reg[24]_i_1_n_6\,
      O(0) => \split_cmd_reg[24]_i_1_n_7\,
      S(3) => \split_cmd[24]_i_2_n_0\,
      S(2) => \split_cmd[24]_i_3_n_0\,
      S(1) => \split_cmd[24]_i_4_n_0\,
      S(0) => \split_cmd[24]_i_5_n_0\
    );
\split_cmd_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[24]_i_1_n_6\,
      Q => split_cmd_reg(25),
      R => SR(0)
    );
\split_cmd_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[24]_i_1_n_5\,
      Q => split_cmd_reg(26),
      R => SR(0)
    );
\split_cmd_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[24]_i_1_n_4\,
      Q => split_cmd_reg(27),
      R => SR(0)
    );
\split_cmd_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[28]_i_1_n_7\,
      Q => split_cmd_reg(28),
      R => SR(0)
    );
\split_cmd_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \split_cmd_reg[24]_i_1_n_0\,
      CO(3) => \NLW_split_cmd_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \split_cmd_reg[28]_i_1_n_1\,
      CO(1) => \split_cmd_reg[28]_i_1_n_2\,
      CO(0) => \split_cmd_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \split_cmd_reg[28]_i_1_n_4\,
      O(2) => \split_cmd_reg[28]_i_1_n_5\,
      O(1) => \split_cmd_reg[28]_i_1_n_6\,
      O(0) => \split_cmd_reg[28]_i_1_n_7\,
      S(3) => \split_cmd[28]_i_2_n_0\,
      S(2) => \split_cmd[28]_i_3_n_0\,
      S(1) => \split_cmd[28]_i_4_n_0\,
      S(0) => \split_cmd[28]_i_5_n_0\
    );
\split_cmd_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[28]_i_1_n_6\,
      Q => split_cmd_reg(29),
      R => SR(0)
    );
\split_cmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[0]_i_2_n_5\,
      Q => split_cmd_reg(2),
      R => SR(0)
    );
\split_cmd_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[28]_i_1_n_5\,
      Q => split_cmd_reg(30),
      R => SR(0)
    );
\split_cmd_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[28]_i_1_n_4\,
      Q => split_cmd_reg(31),
      R => SR(0)
    );
\split_cmd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[0]_i_2_n_4\,
      Q => split_cmd_reg(3),
      R => SR(0)
    );
\split_cmd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[4]_i_1_n_7\,
      Q => split_cmd_reg(4),
      R => SR(0)
    );
\split_cmd_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \split_cmd_reg[0]_i_2_n_0\,
      CO(3) => \split_cmd_reg[4]_i_1_n_0\,
      CO(2) => \split_cmd_reg[4]_i_1_n_1\,
      CO(1) => \split_cmd_reg[4]_i_1_n_2\,
      CO(0) => \split_cmd_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \split_cmd[4]_i_2_n_0\,
      DI(2) => \split_cmd[4]_i_3_n_0\,
      DI(1) => \split_cmd[4]_i_4_n_0\,
      DI(0) => \split_cmd[4]_i_5_n_0\,
      O(3) => \split_cmd_reg[4]_i_1_n_4\,
      O(2) => \split_cmd_reg[4]_i_1_n_5\,
      O(1) => \split_cmd_reg[4]_i_1_n_6\,
      O(0) => \split_cmd_reg[4]_i_1_n_7\,
      S(3) => \split_cmd[4]_i_6_n_0\,
      S(2) => \split_cmd[4]_i_7_n_0\,
      S(1) => \split_cmd[4]_i_8_n_0\,
      S(0) => \split_cmd[4]_i_9_n_0\
    );
\split_cmd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[4]_i_1_n_6\,
      Q => split_cmd_reg(5),
      R => SR(0)
    );
\split_cmd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[4]_i_1_n_5\,
      Q => split_cmd_reg(6),
      R => SR(0)
    );
\split_cmd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[4]_i_1_n_4\,
      Q => split_cmd_reg(7),
      R => SR(0)
    );
\split_cmd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[8]_i_1_n_7\,
      Q => split_cmd_reg(8),
      R => SR(0)
    );
\split_cmd_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \split_cmd_reg[4]_i_1_n_0\,
      CO(3) => \split_cmd_reg[8]_i_1_n_0\,
      CO(2) => \split_cmd_reg[8]_i_1_n_1\,
      CO(1) => \split_cmd_reg[8]_i_1_n_2\,
      CO(0) => \split_cmd_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \split_cmd[8]_i_2_n_0\,
      DI(2) => \split_cmd[8]_i_3_n_0\,
      DI(1) => \split_cmd[8]_i_4_n_0\,
      DI(0) => \split_cmd[8]_i_5_n_0\,
      O(3) => \split_cmd_reg[8]_i_1_n_4\,
      O(2) => \split_cmd_reg[8]_i_1_n_5\,
      O(1) => \split_cmd_reg[8]_i_1_n_6\,
      O(0) => \split_cmd_reg[8]_i_1_n_7\,
      S(3) => \split_cmd[8]_i_6_n_0\,
      S(2) => \split_cmd[8]_i_7_n_0\,
      S(1) => \split_cmd[8]_i_8_n_0\,
      S(0) => \split_cmd[8]_i_9_n_0\
    );
\split_cmd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \split_cmd[0]_i_1_n_0\,
      D => \split_cmd_reg[8]_i_1_n_6\,
      Q => split_cmd_reg(9),
      R => SR(0)
    );
\split_out_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => mm2s_cs(1),
      I1 => \^s_axis_cmd_tready_reg_0\,
      I2 => cmd_proc_cdc_from,
      I3 => mm2s_cs(0),
      O => split_out_ns
    );
split_out_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => split_out_ns,
      Q => split_out,
      R => SR(0)
    );
\status_out_int[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \status_out_int_reg[31]_0\(4),
      I1 => m_axis_s2mm_sts_tdata(28),
      O => p_2_out(28)
    );
\status_out_int[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \status_out_int_reg[31]_0\(5),
      I1 => m_axis_s2mm_sts_tdata(29),
      O => p_2_out(29)
    );
\status_out_int[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \status_out_int_reg[31]_0\(6),
      I1 => m_axis_s2mm_sts_tdata(30),
      O => p_2_out(30)
    );
\status_out_int[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA2A0000"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(31),
      I1 => \status_out_int_reg[31]_i_2_n_0\,
      I2 => m_axis_s2mm_sts_tvalid_int,
      I3 => \status_out_int_reg[31]_0\(7),
      I4 => m_axi_sg_aresetn,
      I5 => \^s_axis_cmd_tready_reg_0\,
      O => \status_out_int[31]_i_1_n_0\
    );
\status_out_int[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => counter_reg(5),
      I1 => vsize_data_int(5),
      I2 => counter_reg(4),
      I3 => vsize_data_int(4),
      I4 => vsize_data_int(3),
      I5 => counter_reg(3),
      O => \status_out_int[31]_i_10_n_0\
    );
\status_out_int[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => counter_reg(2),
      I1 => vsize_data_int(2),
      I2 => counter_reg(1),
      I3 => vsize_data_int(1),
      I4 => vsize_data_int(0),
      I5 => counter_reg(0),
      O => \status_out_int[31]_i_11_n_0\
    );
\status_out_int[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => counter_reg(21),
      I1 => vsize_data_int(22),
      I2 => counter_reg(22),
      O => \status_out_int[31]_i_4_n_0\
    );
\status_out_int[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => counter_reg(20),
      I1 => counter_reg(19),
      I2 => vsize_data_int(22),
      I3 => counter_reg(18),
      O => \status_out_int[31]_i_5_n_0\
    );
\status_out_int[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => counter_reg(17),
      I1 => counter_reg(16),
      I2 => vsize_data_int(22),
      I3 => counter_reg(15),
      O => \status_out_int[31]_i_6_n_0\
    );
\status_out_int[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81000081"
    )
        port map (
      I0 => counter_reg(14),
      I1 => vsize_data_int(22),
      I2 => counter_reg(13),
      I3 => vsize_data_int(12),
      I4 => counter_reg(12),
      O => \status_out_int[31]_i_7_n_0\
    );
\status_out_int[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => counter_reg(11),
      I1 => vsize_data_int(11),
      I2 => counter_reg(10),
      I3 => vsize_data_int(10),
      I4 => vsize_data_int(9),
      I5 => counter_reg(9),
      O => \status_out_int[31]_i_8_n_0\
    );
\status_out_int[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => counter_reg(8),
      I1 => vsize_data_int(8),
      I2 => counter_reg(7),
      I3 => vsize_data_int(7),
      I4 => vsize_data_int(6),
      I5 => counter_reg(6),
      O => \status_out_int[31]_i_9_n_0\
    );
\status_out_int[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \status_out_int_reg[31]_0\(0),
      I1 => m_axis_s2mm_sts_tdata(4),
      O => p_2_out(4)
    );
\status_out_int[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \status_out_int_reg[31]_0\(1),
      I1 => m_axis_s2mm_sts_tdata(5),
      O => p_2_out(5)
    );
\status_out_int[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \status_out_int_reg[31]_0\(2),
      I1 => m_axis_s2mm_sts_tdata(6),
      O => p_2_out(6)
    );
\status_out_int[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \status_out_int_reg[31]_0\(3),
      I1 => m_axis_s2mm_sts_tdata(7),
      O => p_2_out(7)
    );
\status_out_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => m_axis_s2mm_sts_tvalid_int,
      D => p_2_out(28),
      Q => m_axis_s2mm_sts_tdata(28),
      R => \status_out_int_reg[30]_0\(0)
    );
\status_out_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => m_axis_s2mm_sts_tvalid_int,
      D => p_2_out(29),
      Q => m_axis_s2mm_sts_tdata(29),
      R => \status_out_int_reg[30]_0\(0)
    );
\status_out_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => m_axis_s2mm_sts_tvalid_int,
      D => p_2_out(30),
      Q => m_axis_s2mm_sts_tdata(30),
      R => \status_out_int_reg[30]_0\(0)
    );
\status_out_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \status_out_int[31]_i_1_n_0\,
      Q => m_axis_s2mm_sts_tdata(31),
      R => '0'
    );
\status_out_int_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_out_int_reg[31]_i_3_n_0\,
      CO(3) => \status_out_int_reg[31]_i_2_n_0\,
      CO(2) => \status_out_int_reg[31]_i_2_n_1\,
      CO(1) => \status_out_int_reg[31]_i_2_n_2\,
      CO(0) => \status_out_int_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_status_out_int_reg[31]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \status_out_int[31]_i_4_n_0\,
      S(2) => \status_out_int[31]_i_5_n_0\,
      S(1) => \status_out_int[31]_i_6_n_0\,
      S(0) => \status_out_int[31]_i_7_n_0\
    );
\status_out_int_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \status_out_int_reg[31]_i_3_n_0\,
      CO(2) => \status_out_int_reg[31]_i_3_n_1\,
      CO(1) => \status_out_int_reg[31]_i_3_n_2\,
      CO(0) => \status_out_int_reg[31]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_status_out_int_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \status_out_int[31]_i_8_n_0\,
      S(2) => \status_out_int[31]_i_9_n_0\,
      S(1) => \status_out_int[31]_i_10_n_0\,
      S(0) => \status_out_int[31]_i_11_n_0\
    );
\status_out_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => m_axis_s2mm_sts_tvalid_int,
      D => p_2_out(4),
      Q => m_axis_s2mm_sts_tdata(4),
      R => \status_out_int_reg[30]_0\(0)
    );
\status_out_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => m_axis_s2mm_sts_tvalid_int,
      D => p_2_out(5),
      Q => m_axis_s2mm_sts_tdata(5),
      R => \status_out_int_reg[30]_0\(0)
    );
\status_out_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => m_axis_s2mm_sts_tvalid_int,
      D => p_2_out(6),
      Q => m_axis_s2mm_sts_tdata(6),
      R => \status_out_int_reg[30]_0\(0)
    );
\status_out_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => m_axis_s2mm_sts_tvalid_int,
      D => p_2_out(7),
      Q => m_axis_s2mm_sts_tdata(7),
      R => \status_out_int_reg[30]_0\(0)
    );
\stride_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(48),
      Q => stride_data(0),
      R => SR(0)
    );
\stride_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(58),
      Q => stride_data(10),
      R => SR(0)
    );
\stride_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(59),
      Q => stride_data(11),
      R => SR(0)
    );
\stride_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(60),
      Q => stride_data(12),
      R => SR(0)
    );
\stride_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(61),
      Q => stride_data(13),
      R => SR(0)
    );
\stride_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(62),
      Q => stride_data(14),
      R => SR(0)
    );
\stride_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(63),
      Q => stride_data(15),
      R => SR(0)
    );
\stride_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(49),
      Q => stride_data(1),
      R => SR(0)
    );
\stride_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(50),
      Q => stride_data(2),
      R => SR(0)
    );
\stride_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(51),
      Q => stride_data(3),
      R => SR(0)
    );
\stride_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(52),
      Q => stride_data(4),
      R => SR(0)
    );
\stride_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(53),
      Q => stride_data(5),
      R => SR(0)
    );
\stride_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(54),
      Q => stride_data(6),
      R => SR(0)
    );
\stride_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(55),
      Q => stride_data(7),
      R => SR(0)
    );
\stride_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(56),
      Q => stride_data(8),
      R => SR(0)
    );
\stride_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(57),
      Q => stride_data(9),
      R => SR(0)
    );
\tvalid_unsplit_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
        port map (
      I0 => \status_out_int_reg[31]_i_2_n_0\,
      I1 => m_axis_s2mm_sts_tvalid_int,
      I2 => \out\,
      I3 => tvalid_unsplit_reg_2,
      I4 => \^s_axis_cmd_tready_reg_0\,
      O => \tvalid_unsplit_i_1__0_n_0\
    );
tvalid_unsplit_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \tvalid_unsplit_i_1__0_n_0\,
      Q => \^m_axis_s2mm_sts_tvalid\,
      R => '0'
    );
\vsize[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155515551555FFFF"
    )
        port map (
      I0 => cmd_proc_cdc_from,
      I1 => s_axis_s2mm_cmd_tready,
      I2 => ltOp5_in,
      I3 => \^s_axis_cmd_tvalid_s\,
      I4 => tvalid_unsplit_reg_2,
      I5 => \out\,
      O => \vsize[0]_i_1_n_0\
    );
\vsize[0]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => vsize_reg(16),
      I1 => vsize_reg(17),
      I2 => vsize_data_int(22),
      O => \vsize[0]_i_10__0_n_0\
    );
\vsize[0]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => vsize_reg(22),
      I1 => vsize_data_int(22),
      O => \vsize[0]_i_11__0_n_0\
    );
\vsize[0]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => vsize_reg(20),
      I1 => vsize_data_int(22),
      I2 => vsize_reg(21),
      O => \vsize[0]_i_12__0_n_0\
    );
\vsize[0]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => vsize_reg(18),
      I1 => vsize_data_int(22),
      I2 => vsize_reg(19),
      O => \vsize[0]_i_13__0_n_0\
    );
\vsize[0]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => vsize_reg(16),
      I1 => vsize_data_int(22),
      I2 => vsize_reg(17),
      O => \vsize[0]_i_14__0_n_0\
    );
\vsize[0]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => vsize_reg(14),
      I1 => vsize_reg(15),
      I2 => vsize_data_int(22),
      O => \vsize[0]_i_16__0_n_0\
    );
\vsize[0]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vsize_data_int(12),
      I1 => vsize_reg(12),
      I2 => vsize_reg(13),
      I3 => vsize_data_int(22),
      O => \vsize[0]_i_17__0_n_0\
    );
\vsize[0]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vsize_data_int(10),
      I1 => vsize_reg(10),
      I2 => vsize_reg(11),
      I3 => vsize_data_int(11),
      O => \vsize[0]_i_18__0_n_0\
    );
\vsize[0]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vsize_data_int(8),
      I1 => vsize_reg(8),
      I2 => vsize_reg(9),
      I3 => vsize_data_int(9),
      O => \vsize[0]_i_19__0_n_0\
    );
\vsize[0]_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => vsize_reg(14),
      I1 => vsize_data_int(22),
      I2 => vsize_reg(15),
      O => \vsize[0]_i_20__0_n_0\
    );
\vsize[0]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_data_int(12),
      I1 => vsize_reg(12),
      I2 => vsize_data_int(22),
      I3 => vsize_reg(13),
      O => \vsize[0]_i_21__0_n_0\
    );
\vsize[0]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_data_int(10),
      I1 => vsize_reg(10),
      I2 => vsize_data_int(11),
      I3 => vsize_reg(11),
      O => \vsize[0]_i_22__0_n_0\
    );
\vsize[0]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_data_int(8),
      I1 => vsize_reg(8),
      I2 => vsize_data_int(9),
      I3 => vsize_reg(9),
      O => \vsize[0]_i_23__0_n_0\
    );
\vsize[0]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vsize_data_int(6),
      I1 => vsize_reg(6),
      I2 => vsize_reg(7),
      I3 => vsize_data_int(7),
      O => \vsize[0]_i_24__0_n_0\
    );
\vsize[0]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vsize_data_int(4),
      I1 => vsize_reg(4),
      I2 => vsize_reg(5),
      I3 => vsize_data_int(5),
      O => \vsize[0]_i_25__0_n_0\
    );
\vsize[0]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vsize_data_int(2),
      I1 => vsize_reg(2),
      I2 => vsize_reg(3),
      I3 => vsize_data_int(3),
      O => \vsize[0]_i_26__0_n_0\
    );
\vsize[0]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => vsize_data_int(0),
      I1 => vsize_reg(0),
      I2 => vsize_reg(1),
      I3 => vsize_data_int(1),
      O => \vsize[0]_i_27__0_n_0\
    );
\vsize[0]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_data_int(6),
      I1 => vsize_reg(6),
      I2 => vsize_data_int(7),
      I3 => vsize_reg(7),
      O => \vsize[0]_i_28__0_n_0\
    );
\vsize[0]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_data_int(4),
      I1 => vsize_reg(4),
      I2 => vsize_data_int(5),
      I3 => vsize_reg(5),
      O => \vsize[0]_i_29__0_n_0\
    );
\vsize[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_s2mm_cmd_tready,
      I1 => ltOp5_in,
      I2 => \^s_axis_cmd_tvalid_s\,
      O => vsize0
    );
\vsize[0]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_data_int(2),
      I1 => vsize_reg(2),
      I2 => vsize_data_int(3),
      I3 => vsize_reg(3),
      O => \vsize[0]_i_30__0_n_0\
    );
\vsize[0]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_data_int(0),
      I1 => vsize_reg(0),
      I2 => vsize_data_int(1),
      I3 => vsize_reg(1),
      O => \vsize[0]_i_31__0_n_0\
    );
\vsize[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_reg(0),
      O => \vsize[0]_i_5__0_n_0\
    );
\vsize[0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => vsize_reg(22),
      O => \vsize[0]_i_7__0_n_0\
    );
\vsize[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => vsize_reg(20),
      I1 => vsize_reg(21),
      I2 => vsize_data_int(22),
      O => \vsize[0]_i_8__0_n_0\
    );
\vsize[0]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => vsize_reg(18),
      I1 => vsize_reg(19),
      I2 => vsize_data_int(22),
      O => \vsize[0]_i_9__0_n_0\
    );
\vsize_data_int[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(64),
      O => minusOp(0)
    );
\vsize_data_int[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(76),
      O => \vsize_data_int[12]_i_2_n_0\
    );
\vsize_data_int[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(75),
      O => \vsize_data_int[12]_i_3_n_0\
    );
\vsize_data_int[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(74),
      O => \vsize_data_int[12]_i_4_n_0\
    );
\vsize_data_int[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(73),
      O => \vsize_data_int[12]_i_5_n_0\
    );
\vsize_data_int[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cmd_proc_cdc_from,
      I1 => ready_for_next_cmd_reg_n_0,
      I2 => s_axis_s2mm_cmd_tvalid_split,
      O => split_cmd1
    );
\vsize_data_int[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(68),
      O => \vsize_data_int[4]_i_2_n_0\
    );
\vsize_data_int[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(67),
      O => \vsize_data_int[4]_i_3_n_0\
    );
\vsize_data_int[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(66),
      O => \vsize_data_int[4]_i_4_n_0\
    );
\vsize_data_int[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(65),
      O => \vsize_data_int[4]_i_5_n_0\
    );
\vsize_data_int[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(72),
      O => \vsize_data_int[8]_i_2_n_0\
    );
\vsize_data_int[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(71),
      O => \vsize_data_int[8]_i_3_n_0\
    );
\vsize_data_int[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(70),
      O => \vsize_data_int[8]_i_4_n_0\
    );
\vsize_data_int[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(69),
      O => \vsize_data_int[8]_i_5_n_0\
    );
\vsize_data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => minusOp(0),
      Q => vsize_data_int(0),
      R => SR(0)
    );
\vsize_data_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => minusOp(10),
      Q => vsize_data_int(10),
      R => SR(0)
    );
\vsize_data_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => minusOp(11),
      Q => vsize_data_int(11),
      R => SR(0)
    );
\vsize_data_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => minusOp(12),
      Q => vsize_data_int(12),
      R => SR(0)
    );
\vsize_data_int_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_data_int_reg[8]_i_1_n_0\,
      CO(3) => \vsize_data_int_reg[12]_i_1_n_0\,
      CO(2) => \vsize_data_int_reg[12]_i_1_n_1\,
      CO(1) => \vsize_data_int_reg[12]_i_1_n_2\,
      CO(0) => \vsize_data_int_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \cache_info_reg[31]_0\(76 downto 73),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \vsize_data_int[12]_i_2_n_0\,
      S(2) => \vsize_data_int[12]_i_3_n_0\,
      S(1) => \vsize_data_int[12]_i_4_n_0\,
      S(0) => \vsize_data_int[12]_i_5_n_0\
    );
\vsize_data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => minusOp(1),
      Q => vsize_data_int(1),
      R => SR(0)
    );
\vsize_data_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => minusOp(22),
      Q => vsize_data_int(22),
      R => SR(0)
    );
\vsize_data_int_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_data_int_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_vsize_data_int_reg[22]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_vsize_data_int_reg[22]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => minusOp(22),
      S(3 downto 0) => B"0001"
    );
\vsize_data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => minusOp(2),
      Q => vsize_data_int(2),
      R => SR(0)
    );
\vsize_data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => minusOp(3),
      Q => vsize_data_int(3),
      R => SR(0)
    );
\vsize_data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => minusOp(4),
      Q => vsize_data_int(4),
      R => SR(0)
    );
\vsize_data_int_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vsize_data_int_reg[4]_i_1_n_0\,
      CO(2) => \vsize_data_int_reg[4]_i_1_n_1\,
      CO(1) => \vsize_data_int_reg[4]_i_1_n_2\,
      CO(0) => \vsize_data_int_reg[4]_i_1_n_3\,
      CYINIT => \cache_info_reg[31]_0\(64),
      DI(3 downto 0) => \cache_info_reg[31]_0\(68 downto 65),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \vsize_data_int[4]_i_2_n_0\,
      S(2) => \vsize_data_int[4]_i_3_n_0\,
      S(1) => \vsize_data_int[4]_i_4_n_0\,
      S(0) => \vsize_data_int[4]_i_5_n_0\
    );
\vsize_data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => minusOp(5),
      Q => vsize_data_int(5),
      R => SR(0)
    );
\vsize_data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => minusOp(6),
      Q => vsize_data_int(6),
      R => SR(0)
    );
\vsize_data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => minusOp(7),
      Q => vsize_data_int(7),
      R => SR(0)
    );
\vsize_data_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => minusOp(8),
      Q => vsize_data_int(8),
      R => SR(0)
    );
\vsize_data_int_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_data_int_reg[4]_i_1_n_0\,
      CO(3) => \vsize_data_int_reg[8]_i_1_n_0\,
      CO(2) => \vsize_data_int_reg[8]_i_1_n_1\,
      CO(1) => \vsize_data_int_reg[8]_i_1_n_2\,
      CO(0) => \vsize_data_int_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \cache_info_reg[31]_0\(72 downto 69),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \vsize_data_int[8]_i_2_n_0\,
      S(2) => \vsize_data_int[8]_i_3_n_0\,
      S(1) => \vsize_data_int[8]_i_4_n_0\,
      S(0) => \vsize_data_int[8]_i_5_n_0\
    );
\vsize_data_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => split_cmd1,
      D => minusOp(9),
      Q => vsize_data_int(9),
      R => SR(0)
    );
\vsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[0]_i_3__0_n_7\,
      Q => vsize_reg(0),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[0]_i_15__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vsize_reg[0]_i_15__0_n_0\,
      CO(2) => \vsize_reg[0]_i_15__0_n_1\,
      CO(1) => \vsize_reg[0]_i_15__0_n_2\,
      CO(0) => \vsize_reg[0]_i_15__0_n_3\,
      CYINIT => '0',
      DI(3) => \vsize[0]_i_24__0_n_0\,
      DI(2) => \vsize[0]_i_25__0_n_0\,
      DI(1) => \vsize[0]_i_26__0_n_0\,
      DI(0) => \vsize[0]_i_27__0_n_0\,
      O(3 downto 0) => \NLW_vsize_reg[0]_i_15__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \vsize[0]_i_28__0_n_0\,
      S(2) => \vsize[0]_i_29__0_n_0\,
      S(1) => \vsize[0]_i_30__0_n_0\,
      S(0) => \vsize[0]_i_31__0_n_0\
    );
\vsize_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vsize_reg[0]_i_3__0_n_0\,
      CO(2) => \vsize_reg[0]_i_3__0_n_1\,
      CO(1) => \vsize_reg[0]_i_3__0_n_2\,
      CO(0) => \vsize_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \vsize_reg[0]_i_3__0_n_4\,
      O(2) => \vsize_reg[0]_i_3__0_n_5\,
      O(1) => \vsize_reg[0]_i_3__0_n_6\,
      O(0) => \vsize_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => vsize_reg(3 downto 1),
      S(0) => \vsize[0]_i_5__0_n_0\
    );
\vsize_reg[0]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_reg[0]_i_6__0_n_0\,
      CO(3) => ltOp5_in,
      CO(2) => \vsize_reg[0]_i_4__0_n_1\,
      CO(1) => \vsize_reg[0]_i_4__0_n_2\,
      CO(0) => \vsize_reg[0]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3) => \vsize[0]_i_7__0_n_0\,
      DI(2) => \vsize[0]_i_8__0_n_0\,
      DI(1) => \vsize[0]_i_9__0_n_0\,
      DI(0) => \vsize[0]_i_10__0_n_0\,
      O(3 downto 0) => \NLW_vsize_reg[0]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \vsize[0]_i_11__0_n_0\,
      S(2) => \vsize[0]_i_12__0_n_0\,
      S(1) => \vsize[0]_i_13__0_n_0\,
      S(0) => \vsize[0]_i_14__0_n_0\
    );
\vsize_reg[0]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_reg[0]_i_15__0_n_0\,
      CO(3) => \vsize_reg[0]_i_6__0_n_0\,
      CO(2) => \vsize_reg[0]_i_6__0_n_1\,
      CO(1) => \vsize_reg[0]_i_6__0_n_2\,
      CO(0) => \vsize_reg[0]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3) => \vsize[0]_i_16__0_n_0\,
      DI(2) => \vsize[0]_i_17__0_n_0\,
      DI(1) => \vsize[0]_i_18__0_n_0\,
      DI(0) => \vsize[0]_i_19__0_n_0\,
      O(3 downto 0) => \NLW_vsize_reg[0]_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \vsize[0]_i_20__0_n_0\,
      S(2) => \vsize[0]_i_21__0_n_0\,
      S(1) => \vsize[0]_i_22__0_n_0\,
      S(0) => \vsize[0]_i_23__0_n_0\
    );
\vsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[8]_i_1__0_n_5\,
      Q => vsize_reg(10),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[8]_i_1__0_n_4\,
      Q => vsize_reg(11),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[12]_i_1__0_n_7\,
      Q => vsize_reg(12),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_reg[8]_i_1__0_n_0\,
      CO(3) => \vsize_reg[12]_i_1__0_n_0\,
      CO(2) => \vsize_reg[12]_i_1__0_n_1\,
      CO(1) => \vsize_reg[12]_i_1__0_n_2\,
      CO(0) => \vsize_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vsize_reg[12]_i_1__0_n_4\,
      O(2) => \vsize_reg[12]_i_1__0_n_5\,
      O(1) => \vsize_reg[12]_i_1__0_n_6\,
      O(0) => \vsize_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => vsize_reg(15 downto 12)
    );
\vsize_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[12]_i_1__0_n_6\,
      Q => vsize_reg(13),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[12]_i_1__0_n_5\,
      Q => vsize_reg(14),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[12]_i_1__0_n_4\,
      Q => vsize_reg(15),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[16]_i_1__0_n_7\,
      Q => vsize_reg(16),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_reg[12]_i_1__0_n_0\,
      CO(3) => \vsize_reg[16]_i_1__0_n_0\,
      CO(2) => \vsize_reg[16]_i_1__0_n_1\,
      CO(1) => \vsize_reg[16]_i_1__0_n_2\,
      CO(0) => \vsize_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vsize_reg[16]_i_1__0_n_4\,
      O(2) => \vsize_reg[16]_i_1__0_n_5\,
      O(1) => \vsize_reg[16]_i_1__0_n_6\,
      O(0) => \vsize_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => vsize_reg(19 downto 16)
    );
\vsize_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[16]_i_1__0_n_6\,
      Q => vsize_reg(17),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[16]_i_1__0_n_5\,
      Q => vsize_reg(18),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[16]_i_1__0_n_4\,
      Q => vsize_reg(19),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[0]_i_3__0_n_6\,
      Q => vsize_reg(1),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[20]_i_1__0_n_7\,
      Q => vsize_reg(20),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_reg[16]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_vsize_reg[20]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \vsize_reg[20]_i_1__0_n_2\,
      CO(0) => \vsize_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_vsize_reg[20]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \vsize_reg[20]_i_1__0_n_5\,
      O(1) => \vsize_reg[20]_i_1__0_n_6\,
      O(0) => \vsize_reg[20]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => vsize_reg(22 downto 20)
    );
\vsize_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[20]_i_1__0_n_6\,
      Q => vsize_reg(21),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[20]_i_1__0_n_5\,
      Q => vsize_reg(22),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[0]_i_3__0_n_5\,
      Q => vsize_reg(2),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[0]_i_3__0_n_4\,
      Q => vsize_reg(3),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[4]_i_1__0_n_7\,
      Q => vsize_reg(4),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_reg[0]_i_3__0_n_0\,
      CO(3) => \vsize_reg[4]_i_1__0_n_0\,
      CO(2) => \vsize_reg[4]_i_1__0_n_1\,
      CO(1) => \vsize_reg[4]_i_1__0_n_2\,
      CO(0) => \vsize_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vsize_reg[4]_i_1__0_n_4\,
      O(2) => \vsize_reg[4]_i_1__0_n_5\,
      O(1) => \vsize_reg[4]_i_1__0_n_6\,
      O(0) => \vsize_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => vsize_reg(7 downto 4)
    );
\vsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[4]_i_1__0_n_6\,
      Q => vsize_reg(5),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[4]_i_1__0_n_5\,
      Q => vsize_reg(6),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[4]_i_1__0_n_4\,
      Q => vsize_reg(7),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[8]_i_1__0_n_7\,
      Q => vsize_reg(8),
      R => \vsize[0]_i_1_n_0\
    );
\vsize_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_reg[4]_i_1__0_n_0\,
      CO(3) => \vsize_reg[8]_i_1__0_n_0\,
      CO(2) => \vsize_reg[8]_i_1__0_n_1\,
      CO(1) => \vsize_reg[8]_i_1__0_n_2\,
      CO(0) => \vsize_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vsize_reg[8]_i_1__0_n_4\,
      O(2) => \vsize_reg[8]_i_1__0_n_5\,
      O(1) => \vsize_reg[8]_i_1__0_n_6\,
      O(0) => \vsize_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => vsize_reg(11 downto 8)
    );
\vsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => vsize0,
      D => \vsize_reg[8]_i_1__0_n_6\,
      Q => vsize_reg(9),
      R => \vsize[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_cmdsts_if is
  port (
    mm2s_interr : out STD_LOGIC;
    mm2s_slverr : out STD_LOGIC;
    mm2s_decerr : out STD_LOGIC;
    mm2s_tag : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_mm2s_cmd_tvalid_split : out STD_LOGIC;
    m_axis_mm2s_sts_tready : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC;
    sts_received : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_1\ : out STD_LOGIC;
    \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\ : out STD_LOGIC_VECTOR ( 85 downto 0 );
    dma_mm2s_error : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    mm2s_interr_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_slverr_i : in STD_LOGIC;
    mm2s_decerr_i : in STD_LOGIC;
    \mm2s_tag_reg[0]_0\ : in STD_LOGIC;
    mm2s_done_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    updt_sts_reg : in STD_LOGIC;
    m_axis_mm2s_sts_tvalid : in STD_LOGIC;
    sts_received_d1 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \updt_desc_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 85 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_cmdsts_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_cmdsts_if is
  signal \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/sts_received_re\ : STD_LOGIC;
  signal \^dma_mm2s_error\ : STD_LOGIC;
  signal \^m_axis_mm2s_sts_tready\ : STD_LOGIC;
  signal \^mm2s_decerr\ : STD_LOGIC;
  signal mm2s_done : STD_LOGIC;
  signal mm2s_error_i_1_n_0 : STD_LOGIC;
  signal \^mm2s_interr\ : STD_LOGIC;
  signal \^mm2s_slverr\ : STD_LOGIC;
  signal sts_tready_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_UPDT_FOR_NO_QUEUE.sts_received_d1_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of mm2s_error_i_1 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of sts_tready_i_1 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \updt_desc_reg2[31]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \updt_desc_reg2[32]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of updt_sts_i_1 : label is "soft_lutpair168";
begin
  dma_mm2s_error <= \^dma_mm2s_error\;
  m_axis_mm2s_sts_tready <= \^m_axis_mm2s_sts_tready\;
  mm2s_decerr <= \^mm2s_decerr\;
  mm2s_interr <= \^mm2s_interr\;
  mm2s_slverr <= \^mm2s_slverr\;
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(0),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(0),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(70),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(70),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(71),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(71),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(72),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(72),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(73),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(73),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(74),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(74),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(75),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(75),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(76),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(76),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(77),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(77),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(10),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(10),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(11),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(11),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(12),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(12),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(13),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(13),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(78),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(78),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(79),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(79),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(80),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(80),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(81),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(81),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(82),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(82),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(83),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(83),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(84),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(84),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(85),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(85),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(14),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(14),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(15),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(15),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(1),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(1),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(2),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(2),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(16),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(16),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(17),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(17),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(18),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(18),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(19),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(19),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(20),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(20),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(21),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(21),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(22),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(22),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(23),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(23),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(24),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(24),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(3),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(3),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(25),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(25),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(26),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(26),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(27),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(27),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(28),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(28),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(29),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(29),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(30),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(30),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(31),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(31),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(32),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(32),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(33),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(33),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(34),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(34),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(4),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(4),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(35),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(35),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(36),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(36),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(37),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(37),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(38),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(38),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(39),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(39),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(40),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(40),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(41),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(41),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(42),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(42),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(43),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(43),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(44),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(44),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(5),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(5),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(45),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(45),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(46),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(46),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(47),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(47),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(48),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(48),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(6),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(6),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(49),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(49),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(50),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(50),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(51),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(51),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(52),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(52),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(53),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(53),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(54),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(54),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(55),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(55),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(56),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(56),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(7),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(7),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(57),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(57),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(58),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(58),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(59),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(59),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(60),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(60),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(61),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(61),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(62),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(62),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(63),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(63),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(64),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(64),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(8),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(8),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(65),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(65),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(66),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(66),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(67),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(67),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(68),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(68),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(69),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(69),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(9),
      Q => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(9),
      R => p_0_in
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => m_axis_mm2s_ftch_tvalid_new,
      Q => s_axis_mm2s_cmd_tvalid_split,
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.sts_received_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^mm2s_interr\,
      I1 => \^mm2s_decerr\,
      I2 => \^mm2s_slverr\,
      I3 => mm2s_done,
      O => sts_received
    );
mm2s_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_decerr_i,
      Q => \^mm2s_decerr\,
      R => p_0_in
    );
mm2s_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_done_reg_0,
      Q => mm2s_done,
      R => p_0_in
    );
mm2s_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^mm2s_slverr\,
      I1 => \^mm2s_interr\,
      I2 => \^mm2s_decerr\,
      I3 => \^dma_mm2s_error\,
      O => mm2s_error_i_1_n_0
    );
mm2s_error_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_error_i_1_n_0,
      Q => \^dma_mm2s_error\,
      R => p_0_in
    );
mm2s_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_interr_i,
      Q => \^mm2s_interr\,
      R => p_0_in
    );
mm2s_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_slverr_i,
      Q => \^mm2s_slverr\,
      R => p_0_in
    );
\mm2s_tag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \mm2s_tag_reg[0]_0\,
      Q => mm2s_tag(0),
      R => p_0_in
    );
sts_tready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^m_axis_mm2s_sts_tready\,
      I1 => m_axis_mm2s_sts_tvalid,
      I2 => mm2s_scndry_resetn,
      O => sts_tready_i_1_n_0
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sts_tready_i_1_n_0,
      Q => \^m_axis_mm2s_sts_tready\,
      R => '0'
    );
\updt_desc_reg2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/sts_received_re\,
      I1 => mm2s_scndry_resetn,
      I2 => \updt_desc_reg2_reg[31]\(0),
      O => \GEN_ASYNC_RESET.scndry_resetn_reg_1\
    );
\updt_desc_reg2[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/sts_received_re\,
      I1 => mm2s_scndry_resetn,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg_0\
    );
\updt_desc_reg2[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => sts_received_d1,
      I1 => mm2s_halt,
      I2 => mm2s_done,
      I3 => \^mm2s_slverr\,
      I4 => \^mm2s_decerr\,
      I5 => \^mm2s_interr\,
      O => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/sts_received_re\
    );
updt_sts_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => mm2s_scndry_resetn,
      I1 => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/sts_received_re\,
      I2 => s_axis_mm2s_updtsts_tvalid,
      I3 => updt_sts_reg,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sg_if is
  port (
    sts_received_d1 : out STD_LOGIC;
    desc_update_done : out STD_LOGIC;
    s_axis_mm2s_updtptr_tvalid : out STD_LOGIC;
    updt_sts_reg_0 : out STD_LOGIC;
    packet_in_progress : out STD_LOGIC;
    s_axis_s2mm_tlast : out STD_LOGIC;
    \updt_desc_reg2_reg[31]_0\ : out STD_LOGIC;
    \updt_desc_reg0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \updt_desc_reg2_reg[32]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    packet_in_progress_reg_0 : out STD_LOGIC;
    desc_update_done_reg_0 : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_active_i_reg\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    sts_received : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    updt_sts_clr : in STD_LOGIC;
    updt_data_reg_0 : in STD_LOGIC;
    updt_sts_reg_1 : in STD_LOGIC;
    packet_in_progress_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_updt_active : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    s_axis_s2mm_updtsts_tdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \updt_curdesc_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s2mm_desc_info : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_cs : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    \updt_desc_reg0_reg[31]_1\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \updt_desc_reg2_reg[32]_1\ : in STD_LOGIC;
    mm2s_tag : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_decerr : in STD_LOGIC;
    mm2s_slverr : in STD_LOGIC;
    mm2s_interr : in STD_LOGIC;
    \updt_desc_reg2_reg[31]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sg_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sg_if is
  signal \^desc_update_done\ : STD_LOGIC;
  signal mm2s_xferd_bytes : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^packet_in_progress\ : STD_LOGIC;
  signal s_axis_mm2s_updtptr_tdata : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s_axis_mm2s_updtsts_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^updt_desc_reg2_reg[31]_0\ : STD_LOGIC;
  signal \^updt_desc_reg2_reg[32]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^updt_sts_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_pntr_cs[2]_i_3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[10]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[11]_INST_0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[12]_INST_0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[13]_INST_0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[14]_INST_0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[15]_INST_0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[1]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[28]_INST_0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[29]_INST_0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[2]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[30]_INST_0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[31]_INST_0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[3]_INST_0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[4]_INST_0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[5]_INST_0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[6]_INST_0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[7]_INST_0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[8]_INST_0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[9]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \updt_curdesc[10]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \updt_curdesc[11]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \updt_curdesc[12]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \updt_curdesc[13]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \updt_curdesc[14]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \updt_curdesc[15]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \updt_curdesc[16]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \updt_curdesc[17]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \updt_curdesc[18]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \updt_curdesc[19]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \updt_curdesc[20]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \updt_curdesc[21]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \updt_curdesc[22]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \updt_curdesc[23]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \updt_curdesc[24]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \updt_curdesc[25]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \updt_curdesc[26]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \updt_curdesc[27]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \updt_curdesc[28]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \updt_curdesc[29]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \updt_curdesc[30]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \updt_curdesc[31]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \updt_curdesc[6]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \updt_curdesc[7]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \updt_curdesc[8]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \updt_curdesc[9]_i_1\ : label is "soft_lutpair157";
begin
  desc_update_done <= \^desc_update_done\;
  packet_in_progress <= \^packet_in_progress\;
  \updt_desc_reg2_reg[31]_0\ <= \^updt_desc_reg2_reg[31]_0\;
  \updt_desc_reg2_reg[32]_0\(3 downto 0) <= \^updt_desc_reg2_reg[32]_0\(3 downto 0);
  updt_sts_reg_0 <= \^updt_sts_reg_0\;
\FSM_onehot_pntr_cs[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ch1_updt_active,
      I1 => \^updt_sts_reg_0\,
      I2 => \^updt_desc_reg2_reg[31]_0\,
      O => \GEN_CH1_UPDATE.ch1_active_i_reg\
    );
FSM_sequential_mm2s_cs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070404040404"
    )
        port map (
      I0 => \^desc_update_done\,
      I1 => mm2s_cs,
      I2 => mm2s_stop_i,
      I3 => mm2s_dmacr(0),
      I4 => \^packet_in_progress\,
      I5 => m_axis_mm2s_ftch_tvalid_new,
      O => desc_update_done_reg_0
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^packet_in_progress\,
      I1 => mm2s_dmacr(0),
      O => packet_in_progress_reg_0
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(0),
      Q => mm2s_xferd_bytes(0),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(10),
      Q => mm2s_xferd_bytes(10),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(11),
      Q => mm2s_xferd_bytes(11),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(12),
      Q => mm2s_xferd_bytes(12),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(13),
      Q => mm2s_xferd_bytes(13),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(14),
      Q => mm2s_xferd_bytes(14),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(15),
      Q => mm2s_xferd_bytes(15),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(1),
      Q => mm2s_xferd_bytes(1),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(2),
      Q => mm2s_xferd_bytes(2),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(3),
      Q => mm2s_xferd_bytes(3),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(4),
      Q => mm2s_xferd_bytes(4),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(5),
      Q => mm2s_xferd_bytes(5),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(6),
      Q => mm2s_xferd_bytes(6),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(7),
      Q => mm2s_xferd_bytes(7),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(8),
      Q => mm2s_xferd_bytes(8),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.mm2s_xferd_bytes_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(9),
      Q => mm2s_xferd_bytes(9),
      R => p_0_in
    );
\GEN_UPDT_FOR_NO_QUEUE.sts_received_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sts_received,
      Q => sts_received_d1,
      R => p_0_in
    );
desc_update_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_sts_clr,
      Q => \^desc_update_done\,
      R => p_0_in
    );
\m_axi_sg_wdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(0),
      I1 => ch1_updt_active,
      I2 => s2mm_desc_info(0),
      O => m_axi_sg_wdata(0)
    );
\m_axi_sg_wdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(10),
      I1 => ch1_updt_active,
      I2 => s2mm_desc_info(7),
      O => m_axi_sg_wdata(10)
    );
\m_axi_sg_wdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(11),
      I1 => ch1_updt_active,
      I2 => s2mm_desc_info(8),
      O => m_axi_sg_wdata(11)
    );
\m_axi_sg_wdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(12),
      I1 => ch1_updt_active,
      I2 => s2mm_desc_info(9),
      O => m_axi_sg_wdata(12)
    );
\m_axi_sg_wdata[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(13),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(13)
    );
\m_axi_sg_wdata[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(14),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(14)
    );
\m_axi_sg_wdata[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(15),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(15)
    );
\m_axi_sg_wdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(1),
      I1 => ch1_updt_active,
      I2 => s2mm_desc_info(1),
      O => m_axi_sg_wdata(1)
    );
\m_axi_sg_wdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^updt_desc_reg2_reg[32]_0\(0),
      I1 => ch1_updt_active,
      I2 => s_axis_s2mm_updtsts_tdata(0),
      O => m_axi_sg_wdata(16)
    );
\m_axi_sg_wdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^updt_desc_reg2_reg[32]_0\(1),
      I1 => ch1_updt_active,
      I2 => s_axis_s2mm_updtsts_tdata(1),
      O => m_axi_sg_wdata(17)
    );
\m_axi_sg_wdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(2),
      I1 => ch1_updt_active,
      I2 => s2mm_desc_info(2),
      O => m_axi_sg_wdata(2)
    );
\m_axi_sg_wdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^updt_desc_reg2_reg[32]_0\(2),
      I1 => ch1_updt_active,
      I2 => s_axis_s2mm_updtsts_tdata(2),
      O => m_axi_sg_wdata(18)
    );
\m_axi_sg_wdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^updt_desc_reg2_reg[31]_0\,
      I1 => ch1_updt_active,
      I2 => s_axis_s2mm_updtsts_tdata(3),
      O => m_axi_sg_wdata(19)
    );
\m_axi_sg_wdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(3),
      I1 => ch1_updt_active,
      I2 => s2mm_desc_info(3),
      O => m_axi_sg_wdata(3)
    );
\m_axi_sg_wdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(4),
      I1 => ch1_updt_active,
      I2 => s2mm_desc_info(4),
      O => m_axi_sg_wdata(4)
    );
\m_axi_sg_wdata[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(5),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(5)
    );
\m_axi_sg_wdata[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(6),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(6)
    );
\m_axi_sg_wdata[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(7),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(7)
    );
\m_axi_sg_wdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(8),
      I1 => ch1_updt_active,
      I2 => s2mm_desc_info(5),
      O => m_axi_sg_wdata(8)
    );
\m_axi_sg_wdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tdata(9),
      I1 => ch1_updt_active,
      I2 => s2mm_desc_info(6),
      O => m_axi_sg_wdata(9)
    );
packet_in_progress_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => packet_in_progress_reg_1,
      Q => \^packet_in_progress\,
      R => '0'
    );
sig_data2wsc_cmd_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F0800080008000"
    )
        port map (
      I0 => \^updt_sts_reg_0\,
      I1 => \^updt_desc_reg2_reg[31]_0\,
      I2 => Q(0),
      I3 => ch1_updt_active,
      I4 => s_axis_s2mm_updtsts_tvalid,
      I5 => s_axis_s2mm_updtsts_tdata(3),
      O => s_axis_s2mm_tlast
    );
\updt_curdesc[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(10),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(4),
      O => \updt_desc_reg0_reg[31]_0\(4)
    );
\updt_curdesc[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(11),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(5),
      O => \updt_desc_reg0_reg[31]_0\(5)
    );
\updt_curdesc[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(12),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(6),
      O => \updt_desc_reg0_reg[31]_0\(6)
    );
\updt_curdesc[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(13),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(7),
      O => \updt_desc_reg0_reg[31]_0\(7)
    );
\updt_curdesc[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(14),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(8),
      O => \updt_desc_reg0_reg[31]_0\(8)
    );
\updt_curdesc[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(15),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(9),
      O => \updt_desc_reg0_reg[31]_0\(9)
    );
\updt_curdesc[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(16),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(10),
      O => \updt_desc_reg0_reg[31]_0\(10)
    );
\updt_curdesc[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(17),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(11),
      O => \updt_desc_reg0_reg[31]_0\(11)
    );
\updt_curdesc[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(18),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(12),
      O => \updt_desc_reg0_reg[31]_0\(12)
    );
\updt_curdesc[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(19),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(13),
      O => \updt_desc_reg0_reg[31]_0\(13)
    );
\updt_curdesc[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(20),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(14),
      O => \updt_desc_reg0_reg[31]_0\(14)
    );
\updt_curdesc[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(21),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(15),
      O => \updt_desc_reg0_reg[31]_0\(15)
    );
\updt_curdesc[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(22),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(16),
      O => \updt_desc_reg0_reg[31]_0\(16)
    );
\updt_curdesc[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(23),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(17),
      O => \updt_desc_reg0_reg[31]_0\(17)
    );
\updt_curdesc[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(24),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(18),
      O => \updt_desc_reg0_reg[31]_0\(18)
    );
\updt_curdesc[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(25),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(19),
      O => \updt_desc_reg0_reg[31]_0\(19)
    );
\updt_curdesc[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(26),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(20),
      O => \updt_desc_reg0_reg[31]_0\(20)
    );
\updt_curdesc[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(27),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(21),
      O => \updt_desc_reg0_reg[31]_0\(21)
    );
\updt_curdesc[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(28),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(22),
      O => \updt_desc_reg0_reg[31]_0\(22)
    );
\updt_curdesc[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(29),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(23),
      O => \updt_desc_reg0_reg[31]_0\(23)
    );
\updt_curdesc[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(30),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(24),
      O => \updt_desc_reg0_reg[31]_0\(24)
    );
\updt_curdesc[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(31),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(25),
      O => \updt_desc_reg0_reg[31]_0\(25)
    );
\updt_curdesc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(6),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(0),
      O => \updt_desc_reg0_reg[31]_0\(0)
    );
\updt_curdesc[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(7),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(1),
      O => \updt_desc_reg0_reg[31]_0\(1)
    );
\updt_curdesc[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(8),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(2),
      O => \updt_desc_reg0_reg[31]_0\(2)
    );
\updt_curdesc[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_mm2s_updtptr_tdata(9),
      I1 => ch1_updt_active,
      I2 => \updt_curdesc_reg[31]\(3),
      O => \updt_desc_reg0_reg[31]_0\(3)
    );
updt_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_data_reg_0,
      Q => s_axis_mm2s_updtptr_tvalid,
      R => '0'
    );
\updt_desc_reg0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(20),
      Q => s_axis_mm2s_updtptr_tdata(10),
      R => p_0_in
    );
\updt_desc_reg0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(21),
      Q => s_axis_mm2s_updtptr_tdata(11),
      R => p_0_in
    );
\updt_desc_reg0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(22),
      Q => s_axis_mm2s_updtptr_tdata(12),
      R => p_0_in
    );
\updt_desc_reg0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(23),
      Q => s_axis_mm2s_updtptr_tdata(13),
      R => p_0_in
    );
\updt_desc_reg0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(24),
      Q => s_axis_mm2s_updtptr_tdata(14),
      R => p_0_in
    );
\updt_desc_reg0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(25),
      Q => s_axis_mm2s_updtptr_tdata(15),
      R => p_0_in
    );
\updt_desc_reg0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(26),
      Q => s_axis_mm2s_updtptr_tdata(16),
      R => p_0_in
    );
\updt_desc_reg0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(27),
      Q => s_axis_mm2s_updtptr_tdata(17),
      R => p_0_in
    );
\updt_desc_reg0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(28),
      Q => s_axis_mm2s_updtptr_tdata(18),
      R => p_0_in
    );
\updt_desc_reg0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(29),
      Q => s_axis_mm2s_updtptr_tdata(19),
      R => p_0_in
    );
\updt_desc_reg0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(30),
      Q => s_axis_mm2s_updtptr_tdata(20),
      R => p_0_in
    );
\updt_desc_reg0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(31),
      Q => s_axis_mm2s_updtptr_tdata(21),
      R => p_0_in
    );
\updt_desc_reg0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(32),
      Q => s_axis_mm2s_updtptr_tdata(22),
      R => p_0_in
    );
\updt_desc_reg0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(33),
      Q => s_axis_mm2s_updtptr_tdata(23),
      R => p_0_in
    );
\updt_desc_reg0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(34),
      Q => s_axis_mm2s_updtptr_tdata(24),
      R => p_0_in
    );
\updt_desc_reg0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(35),
      Q => s_axis_mm2s_updtptr_tdata(25),
      R => p_0_in
    );
\updt_desc_reg0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(36),
      Q => s_axis_mm2s_updtptr_tdata(26),
      R => p_0_in
    );
\updt_desc_reg0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(37),
      Q => s_axis_mm2s_updtptr_tdata(27),
      R => p_0_in
    );
\updt_desc_reg0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(38),
      Q => s_axis_mm2s_updtptr_tdata(28),
      R => p_0_in
    );
\updt_desc_reg0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(39),
      Q => s_axis_mm2s_updtptr_tdata(29),
      R => p_0_in
    );
\updt_desc_reg0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(40),
      Q => s_axis_mm2s_updtptr_tdata(30),
      R => p_0_in
    );
\updt_desc_reg0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(41),
      Q => s_axis_mm2s_updtptr_tdata(31),
      R => p_0_in
    );
\updt_desc_reg0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(16),
      Q => s_axis_mm2s_updtptr_tdata(6),
      R => p_0_in
    );
\updt_desc_reg0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(17),
      Q => s_axis_mm2s_updtptr_tdata(7),
      R => p_0_in
    );
\updt_desc_reg0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(18),
      Q => s_axis_mm2s_updtptr_tdata(8),
      R => p_0_in
    );
\updt_desc_reg0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_mm2s_ftch_tvalid_new,
      D => \updt_desc_reg0_reg[31]_1\(19),
      Q => s_axis_mm2s_updtptr_tdata(9),
      R => p_0_in
    );
\updt_desc_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(0),
      Q => s_axis_mm2s_updtsts_tdata(0),
      R => p_0_in
    );
\updt_desc_reg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(10),
      Q => s_axis_mm2s_updtsts_tdata(10),
      R => p_0_in
    );
\updt_desc_reg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(11),
      Q => s_axis_mm2s_updtsts_tdata(11),
      R => p_0_in
    );
\updt_desc_reg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(12),
      Q => s_axis_mm2s_updtsts_tdata(12),
      R => p_0_in
    );
\updt_desc_reg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(13),
      Q => s_axis_mm2s_updtsts_tdata(13),
      R => p_0_in
    );
\updt_desc_reg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(14),
      Q => s_axis_mm2s_updtsts_tdata(14),
      R => p_0_in
    );
\updt_desc_reg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(15),
      Q => s_axis_mm2s_updtsts_tdata(15),
      R => p_0_in
    );
\updt_desc_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(1),
      Q => s_axis_mm2s_updtsts_tdata(1),
      R => p_0_in
    );
\updt_desc_reg2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_interr,
      Q => \^updt_desc_reg2_reg[32]_0\(0),
      R => p_0_in
    );
\updt_desc_reg2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_slverr,
      Q => \^updt_desc_reg2_reg[32]_0\(1),
      R => p_0_in
    );
\updt_desc_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(2),
      Q => s_axis_mm2s_updtsts_tdata(2),
      R => p_0_in
    );
\updt_desc_reg2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_decerr,
      Q => \^updt_desc_reg2_reg[32]_0\(2),
      R => p_0_in
    );
\updt_desc_reg2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \updt_desc_reg2_reg[31]_1\,
      Q => \^updt_desc_reg2_reg[31]_0\,
      R => '0'
    );
\updt_desc_reg2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_tag(0),
      Q => \^updt_desc_reg2_reg[32]_0\(3),
      R => p_0_in
    );
\updt_desc_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(3),
      Q => s_axis_mm2s_updtsts_tdata(3),
      R => p_0_in
    );
\updt_desc_reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(4),
      Q => s_axis_mm2s_updtsts_tdata(4),
      R => p_0_in
    );
\updt_desc_reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(5),
      Q => s_axis_mm2s_updtsts_tdata(5),
      R => p_0_in
    );
\updt_desc_reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(6),
      Q => s_axis_mm2s_updtsts_tdata(6),
      R => p_0_in
    );
\updt_desc_reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(7),
      Q => s_axis_mm2s_updtsts_tdata(7),
      R => p_0_in
    );
\updt_desc_reg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(8),
      Q => s_axis_mm2s_updtsts_tdata(8),
      R => p_0_in
    );
\updt_desc_reg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \updt_desc_reg2_reg[32]_1\,
      D => mm2s_xferd_bytes(9),
      Q => s_axis_mm2s_updtsts_tdata(9),
      R => p_0_in
    );
updt_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_sts_reg_1,
      Q => \^updt_sts_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sm is
  port (
    mm2s_cs : out STD_LOGIC;
    cmnds_queued_shift : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    write_cmnd_cmb : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    FSM_sequential_mm2s_cs_reg_0 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    desc_update_done : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sm is
  signal \GEN_CMD_BTT_EQL_23.mm2s_cmnd_wr_i_reg_n_0\ : STD_LOGIC;
  signal \NOQUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0\ : STD_LOGIC;
  signal \^cmnds_queued_shift\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_mm2s_cs_reg : label is "fetch_descriptor:01,wait_status:1,idle:0";
begin
  cmnds_queued_shift <= \^cmnds_queued_shift\;
FSM_sequential_mm2s_cs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => FSM_sequential_mm2s_cs_reg_0,
      Q => mm2s_cs,
      R => p_0_in
    );
\GEN_CMD_BTT_EQL_23.mm2s_cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => write_cmnd_cmb,
      Q => \GEN_CMD_BTT_EQL_23.mm2s_cmnd_wr_i_reg_n_0\,
      R => p_0_in
    );
\NOQUEUE_COUNT.cmnds_queued_shift[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A08"
    )
        port map (
      I0 => mm2s_scndry_resetn,
      I1 => \GEN_CMD_BTT_EQL_23.mm2s_cmnd_wr_i_reg_n_0\,
      I2 => desc_update_done,
      I3 => \^cmnds_queued_shift\,
      I4 => mm2s_stop_i,
      O => \NOQUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0\
    );
\NOQUEUE_COUNT.cmnds_queued_shift_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \NOQUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0\,
      Q => \^cmnds_queued_shift\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sts_mngr is
  port (
    mm2s_halted_set : out STD_LOGIC;
    all_is_idle_d1 : out STD_LOGIC;
    mm2s_halted_clr_reg_0 : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_halted_set0 : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    halted_reg : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sts_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sts_mngr is
  signal mm2s_halted_clr : STD_LOGIC;
  signal \^mm2s_halted_set\ : STD_LOGIC;
begin
  mm2s_halted_set <= \^mm2s_halted_set\;
all_is_idle_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_all_idle,
      Q => all_is_idle_d1,
      R => p_0_in
    );
halted_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4F4FF"
    )
        port map (
      I0 => mm2s_halted_clr,
      I1 => halted_reg,
      I2 => \^mm2s_halted_set\,
      I3 => mm2s_scndry_resetn,
      I4 => s2mm_scndry_resetn,
      O => mm2s_halted_clr_reg_0
    );
mm2s_halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_dmacr(0),
      Q => mm2s_halted_clr,
      R => p_0_in
    );
mm2s_halted_set_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_halted_set0,
      Q => \^mm2s_halted_set\,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register is
  port (
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    sg_interr_reg_0 : out STD_LOGIC;
    sg_slverr_reg_0 : out STD_LOGIC;
    sg_decerr_reg_0 : out STD_LOGIC;
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    halted_reg_0 : out STD_LOGIC;
    idle_reg_0 : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    m_axi_sg_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ioc_irq_reg_0 : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    err_irq_reg_0 : out STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ : out STD_LOGIC;
    ch1_dly_fast_cnt0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ : out STD_LOGIC;
    \ch1_delay_zero__6\ : out STD_LOGIC;
    \dmacr_i_reg[0]_1\ : out STD_LOGIC;
    mm2s_dmacr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    irqthresh_wren_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ch1_thresh_count1__1\ : out STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[6]_0\ : out STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    mm2s_desc_flush : out STD_LOGIC;
    soft_reset : out STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[4]_0\ : out STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[5]_0\ : out STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[6]_0\ : out STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[7]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    irqthresh_wren0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    irqdelay_wren0 : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    sg_interr_reg_1 : in STD_LOGIC;
    sg_slverr_reg_1 : in STD_LOGIC;
    sg_decerr_reg_1 : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    \dmacr_i_reg[2]_1\ : in STD_LOGIC;
    halted_reg_1 : in STD_LOGIC;
    idle_reg_1 : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\ : in STD_LOGIC;
    \dmacr_i_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    scndry_vect_out : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ioc_irq_reg_1 : in STD_LOGIC;
    dly_irq_reg_1 : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ : in STD_LOGIC;
    \dmacr_i_reg[0]_3\ : in STD_LOGIC;
    mm2s_updt_interr_set : in STD_LOGIC;
    mm2s_updt_slverr_set : in STD_LOGIC;
    mm2s_updt_decerr_set : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    \dmacr_i_reg[0]_4\ : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    axi_dma_tstvec : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_dly_irq_set : in STD_LOGIC;
    updt_error : in STD_LOGIC;
    \ch1_sg_idle1_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    mm2s_stop_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_nxtdesc_wren : in STD_LOGIC;
    ch1_sg_idle : in STD_LOGIC;
    \FSM_sequential_ftch_cs[0]_i_3\ : in STD_LOGIC;
    soft_reset_d1_reg : in STD_LOGIC;
    \FSM_sequential_ftch_cs[0]_i_3_0\ : in STD_LOGIC;
    packet_in_progress : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]\ : in STD_LOGIC;
    \dmacr_i_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register is
  signal \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\ : STD_LOGIC;
  signal \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg\ : STD_LOGIC;
  signal \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ch1_delay_zero__6\ : STD_LOGIC;
  signal curdesc_lsb_i : STD_LOGIC;
  signal curdesc_lsb_i1 : STD_LOGIC;
  signal \^dly_irq_reg_0\ : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[0]_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal error_d1 : STD_LOGIC;
  signal error_pointer_set : STD_LOGIC;
  signal \^halted_reg_0\ : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal introut_i_2_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal \^m_axi_sg_aruser\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mm2s_dmacr\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mm2s_error_out : STD_LOGIC;
  signal mm2s_irqdelay_wren : STD_LOGIC;
  signal mm2s_irqthresh_wren : STD_LOGIC;
  signal mm2s_taildesc : STD_LOGIC_VECTOR ( 11 to 11 );
  signal p_1_in : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^sg_decerr_reg_0\ : STD_LOGIC;
  signal sg_ftch_error : STD_LOGIC;
  signal \^sg_interr_reg_0\ : STD_LOGIC;
  signal \^sg_slverr_reg_0\ : STD_LOGIC;
  signal sg_updt_error : STD_LOGIC;
  signal sg_updt_error0 : STD_LOGIC;
  signal tailpntr_updated_d1 : STD_LOGIC;
  signal tailpntr_updated_d2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH2_FETCH.ch2_active_i_i_7\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of introut_i_1 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of soft_reset_d1_i_1 : label is "soft_lutpair257";
begin
  \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(25 downto 0) <= \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(25 downto 0);
  \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(24 downto 0) <= \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(24 downto 0);
  \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ <= \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  \ch1_delay_zero__6\ <= \^ch1_delay_zero__6\;
  dly_irq_reg_0 <= \^dly_irq_reg_0\;
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[0]_0\ <= \^dmacr_i_reg[0]_0\;
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  err_irq_reg_0 <= \^err_irq_reg_0\;
  halted_reg_0 <= \^halted_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  m_axi_sg_aruser(3 downto 0) <= \^m_axi_sg_aruser\(3 downto 0);
  mm2s_dmacr(15 downto 0) <= \^mm2s_dmacr\(15 downto 0);
  sg_decerr_reg_0 <= \^sg_decerr_reg_0\;
  sg_interr_reg_0 <= \^sg_interr_reg_0\;
  sg_slverr_reg_0 <= \^sg_slverr_reg_0\;
\FSM_sequential_ftch_cs[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFFFF"
    )
        port map (
      I0 => \FSM_sequential_ftch_cs[0]_i_3\,
      I1 => soft_reset_d1_reg,
      I2 => \^dmacr_i_reg[2]_0\,
      I3 => \FSM_sequential_ftch_cs[0]_i_3_0\,
      I4 => \^dmacr_i_reg[0]_0\,
      I5 => packet_in_progress,
      O => mm2s_desc_flush
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^m_axi_sg_aruser\(2),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0\,
      I3 => \^sg_decerr_reg_0\,
      I4 => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(4),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1\,
      O => \GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[6]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^m_axi_sg_aruser\(3),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1\,
      I3 => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(5),
      I4 => mm2s_taildesc(11),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]\,
      O => \GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[7]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^m_axi_sg_aruser\(0),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0\,
      I3 => \^sg_interr_reg_0\,
      I4 => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(2),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1\,
      O => \GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[4]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^m_axi_sg_aruser\(1),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0\,
      I3 => \^sg_slverr_reg_0\,
      I4 => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(3),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1\,
      O => \GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[5]_0\
    );
\GEN_CH2_FETCH.ch2_active_i_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dmacr_i_reg[0]_0\,
      I1 => updt_error,
      O => \dmacr_i_reg[0]_1\
    );
\GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(4),
      D => scndry_vect_out(0),
      Q => m_axi_sg_arcache(0),
      S => SR(0)
    );
\GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(4),
      D => scndry_vect_out(1),
      Q => m_axi_sg_arcache(1),
      S => SR(0)
    );
\GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(4),
      D => scndry_vect_out(2),
      Q => m_axi_sg_arcache(2),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(4),
      D => scndry_vect_out(3),
      Q => m_axi_sg_arcache(3),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(4),
      D => scndry_vect_out(6),
      Q => \^m_axi_sg_aruser\(0),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(4),
      D => scndry_vect_out(7),
      Q => \^m_axi_sg_aruser\(1),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(4),
      D => scndry_vect_out(8),
      Q => \^m_axi_sg_aruser\(2),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(4),
      D => scndry_vect_out(9),
      Q => \^m_axi_sg_aruser\(3),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\,
      Q => tailpntr_updated_d1,
      R => '0'
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tailpntr_updated_d1,
      Q => tailpntr_updated_d2,
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(4),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(8),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(4),
      O => p_1_in(4)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(5),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(9),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(5),
      O => p_1_in(5)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(6),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(10),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(6),
      O => p_1_in(6)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(7),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(11),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(7),
      O => p_1_in(7)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(8),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(12),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(8),
      O => p_1_in(8)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(9),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(13),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(9),
      O => p_1_in(9)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(10),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(14),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(10),
      O => p_1_in(10)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(11),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(15),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(11),
      O => p_1_in(11)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(12),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(16),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(12),
      O => p_1_in(12)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(13),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(17),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(13),
      O => p_1_in(13)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(14),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(18),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(14),
      O => p_1_in(14)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(15),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(19),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(15),
      O => p_1_in(15)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(16),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(20),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(16),
      O => p_1_in(16)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(17),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(21),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(17),
      O => p_1_in(17)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(18),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(22),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(18),
      O => p_1_in(18)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(19),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(23),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(19),
      O => p_1_in(19)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(20),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(24),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(20),
      O => p_1_in(20)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(21),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(25),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(21),
      O => p_1_in(21)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(22),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(26),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(22),
      O => p_1_in(22)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(23),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(27),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(23),
      O => p_1_in(23)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(24),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(28),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(24),
      O => p_1_in(24)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFDFDFD"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I1 => sg_ftch_error,
      I2 => sg_updt_error,
      I3 => \dmacr_i_reg[0]_2\(2),
      I4 => \^halted_reg_0\,
      I5 => error_pointer_set,
      O => curdesc_lsb_i
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(25),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(29),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(25),
      O => p_1_in(25)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^dmacr_i_reg[0]_0\,
      I1 => m_axis_mm2s_ftch_tvalid_new,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(0),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(4),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(0),
      O => p_1_in(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(1),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(5),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(1),
      O => p_1_in(1)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(2),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(6),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(2),
      O => p_1_in(2)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(3),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => scndry_vect_out(7),
      I4 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0\,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(3),
      O => p_1_in(3)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(4),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(5),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(6),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(7),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(8),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(9),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(10),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(11),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(12),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(13),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(14),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(15),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(16),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(17),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(18),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(19),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(20),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(21),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(22),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(23),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(24),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(25),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(0),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(1),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(2),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(3),
      Q => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sg_updt_error,
      I1 => sg_ftch_error,
      O => curdesc_lsb_i1
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => curdesc_lsb_i1,
      Q => error_pointer_set,
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(8),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(9),
      Q => mm2s_taildesc(11),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(10),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(11),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(12),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(13),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(14),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(15),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(16),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(17),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(18),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(19),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(20),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(21),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(22),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(23),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(24),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(25),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(26),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(27),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(28),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(29),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(4),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(5),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(6),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(3),
      D => scndry_vect_out(7),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ch1_delay_cnt_en,
      I1 => mm2s_irqdelay_wren,
      I2 => axi_dma_tstvec(0),
      I3 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg\,
      O => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEFFFFFFFFF"
    )
        port map (
      I0 => mm2s_dly_irq_set,
      I1 => \^ch1_delay_zero__6\,
      I2 => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\,
      I3 => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\,
      I4 => \^dly_irq_reg_0\,
      I5 => \^dmacr_i_reg[0]_0\,
      O => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_dly_irq_set_i_reg\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^mm2s_dmacr\(12),
      I1 => \^mm2s_dmacr\(13),
      I2 => \^mm2s_dmacr\(14),
      I3 => \^mm2s_dmacr\(15),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      O => \^ch1_delay_zero__6\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^mm2s_dmacr\(9),
      I1 => \^mm2s_dmacr\(8),
      I2 => \^mm2s_dmacr\(11),
      I3 => \^mm2s_dmacr\(10),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(1),
      I1 => mm2s_dly_irq_set,
      I2 => mm2s_irqthresh_wren,
      O => \ch1_thresh_count1__1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => mm2s_irqthresh_wren,
      I1 => mm2s_dly_irq_set,
      I2 => \^q\(1),
      I3 => axi_dma_tstvec(1),
      O => irqthresh_wren_reg_0(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFFF"
    )
        port map (
      I0 => mm2s_stop_i,
      I1 => \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_n_0\,
      I2 => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\,
      I3 => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\,
      I4 => \^dmacr_i_reg[0]_0\,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF8088"
    )
        port map (
      I0 => CO(0),
      I1 => ch1_nxtdesc_wren,
      I2 => tailpntr_updated_d2,
      I3 => tailpntr_updated_d1,
      I4 => ch1_sg_idle,
      O => \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_n_0\
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dly_irq_reg_1,
      Q => \^dly_irq_reg_0\,
      R => SR(0)
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => SR(0)
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma_interr_reg_1,
      Q => \^dma_interr_reg_0\,
      R => SR(0)
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma_slverr_reg_1,
      Q => \^dma_slverr_reg_0\,
      R => SR(0)
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => \dmacr_i_reg[0]_3\,
      I1 => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\,
      I2 => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\,
      I3 => \^dmacr_i_reg[2]_0\,
      I4 => mm2s_error_out,
      O => \dmacr_i[0]_i_1_n_0\
    );
\dmacr_i[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010101000000"
    )
        port map (
      I0 => mm2s_error_out,
      I1 => s2mm_stop,
      I2 => \^dmacr_i_reg[2]_0\,
      I3 => scndry_vect_out(0),
      I4 => \dmacr_i_reg[0]_2\(5),
      I5 => \dmacr_i_reg[0]_4\,
      O => \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \dmacr_i[0]_i_1_n_0\,
      Q => \^dmacr_i_reg[0]_0\,
      R => '0'
    );
\dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(10),
      Q => \^q\(0),
      R => SR(0)
    );
\dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(11),
      Q => \^q\(1),
      R => SR(0)
    );
\dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(12),
      Q => \^q\(2),
      R => SR(0)
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(14),
      Q => \^mm2s_dmacr\(0),
      S => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(15),
      Q => \^mm2s_dmacr\(1),
      R => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(16),
      Q => \^mm2s_dmacr\(2),
      R => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(17),
      Q => \^mm2s_dmacr\(3),
      R => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(18),
      Q => \^mm2s_dmacr\(4),
      R => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(19),
      Q => \^mm2s_dmacr\(5),
      R => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(20),
      Q => \^mm2s_dmacr\(6),
      R => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(21),
      Q => \^mm2s_dmacr\(7),
      R => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(22),
      Q => \^mm2s_dmacr\(8),
      R => SR(0)
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(23),
      Q => \^mm2s_dmacr\(9),
      R => SR(0)
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(24),
      Q => \^mm2s_dmacr\(10),
      R => SR(0)
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(25),
      Q => \^mm2s_dmacr\(11),
      R => SR(0)
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(26),
      Q => \^mm2s_dmacr\(12),
      R => SR(0)
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(27),
      Q => \^mm2s_dmacr\(13),
      R => SR(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_1\,
      Q => \^dmacr_i_reg[2]_0\,
      R => '0'
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(28),
      Q => \^mm2s_dmacr\(14),
      R => SR(0)
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \dmacr_i_reg[0]_2\(0),
      D => scndry_vect_out(29),
      Q => \^mm2s_dmacr\(15),
      R => SR(0)
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F700F0"
    )
        port map (
      I0 => scndry_vect_out(12),
      I1 => \dmacr_i_reg[0]_2\(1),
      I2 => mm2s_error_out,
      I3 => error_d1,
      I4 => \^err_irq_reg_0\,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => \^err_irq_reg_0\,
      R => SR(0)
    );
error_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dma_slverr_reg_0\,
      I1 => \^dma_decerr_reg_0\,
      I2 => \^dma_interr_reg_0\,
      I3 => \^sg_interr_reg_0\,
      I4 => \^sg_decerr_reg_0\,
      I5 => \^sg_slverr_reg_0\,
      O => mm2s_error_out
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_error_out,
      Q => error_d1,
      R => SR(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => halted_reg_1,
      Q => \^halted_reg_0\,
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(23),
      I1 => \ch1_sg_idle1_inferred__0/i__carry__0\(24),
      I2 => \ch1_sg_idle1_inferred__0/i__carry__0\(25),
      I3 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(24),
      O => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0\(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(20),
      I1 => \ch1_sg_idle1_inferred__0/i__carry__0\(21),
      I2 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(21),
      I3 => \ch1_sg_idle1_inferred__0/i__carry__0\(22),
      I4 => \ch1_sg_idle1_inferred__0/i__carry__0\(23),
      I5 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(22),
      O => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0\(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(17),
      I1 => \ch1_sg_idle1_inferred__0/i__carry__0\(18),
      I2 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(18),
      I3 => \ch1_sg_idle1_inferred__0/i__carry__0\(19),
      I4 => \ch1_sg_idle1_inferred__0/i__carry__0\(20),
      I5 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(19),
      O => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0\(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(14),
      I1 => \ch1_sg_idle1_inferred__0/i__carry__0\(15),
      I2 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(15),
      I3 => \ch1_sg_idle1_inferred__0/i__carry__0\(16),
      I4 => \ch1_sg_idle1_inferred__0/i__carry__0\(17),
      I5 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(16),
      O => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(0),
      I1 => \ch1_sg_idle1_inferred__0/i__carry__0\(0),
      I2 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(1),
      I3 => \ch1_sg_idle1_inferred__0/i__carry__0\(1),
      I4 => \ch1_sg_idle1_inferred__0/i__carry__0\(2),
      I5 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(2),
      O => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[6]_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(11),
      I1 => \ch1_sg_idle1_inferred__0/i__carry__0\(12),
      I2 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(12),
      I3 => \ch1_sg_idle1_inferred__0/i__carry__0\(13),
      I4 => \ch1_sg_idle1_inferred__0/i__carry__0\(14),
      I5 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(13),
      O => S(3)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(8),
      I1 => \ch1_sg_idle1_inferred__0/i__carry__0\(9),
      I2 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(9),
      I3 => \ch1_sg_idle1_inferred__0/i__carry__0\(10),
      I4 => \ch1_sg_idle1_inferred__0/i__carry__0\(11),
      I5 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(10),
      O => S(2)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(5),
      I1 => \ch1_sg_idle1_inferred__0/i__carry__0\(6),
      I2 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(6),
      I3 => \ch1_sg_idle1_inferred__0/i__carry__0\(7),
      I4 => \ch1_sg_idle1_inferred__0/i__carry__0\(8),
      I5 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(7),
      O => S(1)
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(3),
      I1 => \ch1_sg_idle1_inferred__0/i__carry__0\(3),
      I2 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(4),
      I3 => \ch1_sg_idle1_inferred__0/i__carry__0\(4),
      I4 => \ch1_sg_idle1_inferred__0/i__carry__0\(5),
      I5 => mm2s_taildesc(11),
      O => S(0)
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => idle_reg_1,
      Q => idle_reg_0,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\,
      I2 => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\,
      I3 => introut_i_2_n_0,
      O => introut_i_1_n_0
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^err_irq_reg_0\,
      I2 => \^dly_irq_reg_0\,
      I3 => \^q\(1),
      I4 => \^ioc_irq_reg_0\,
      I5 => \^q\(0),
      O => introut_i_2_n_0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => prmry_in,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ioc_irq_reg_1,
      Q => \^ioc_irq_reg_0\,
      R => SR(0)
    );
irqdelay_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => irqdelay_wren0,
      Q => mm2s_irqdelay_wren,
      R => SR(0)
    );
irqthresh_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => irqthresh_wren0,
      Q => mm2s_irqthresh_wren,
      R => SR(0)
    );
sg_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_decerr_reg_1,
      Q => \^sg_decerr_reg_0\,
      R => SR(0)
    );
sg_ftch_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_ftch_error0,
      Q => sg_ftch_error,
      R => SR(0)
    );
sg_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_interr_reg_1,
      Q => \^sg_interr_reg_0\,
      R => SR(0)
    );
sg_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_slverr_reg_1,
      Q => \^sg_slverr_reg_0\,
      R => SR(0)
    );
sg_updt_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dma_slverr_reg_0\,
      I1 => \^dma_decerr_reg_0\,
      I2 => \^dma_interr_reg_0\,
      I3 => mm2s_updt_interr_set,
      I4 => mm2s_updt_slverr_set,
      I5 => mm2s_updt_decerr_set,
      O => sg_updt_error0
    );
sg_updt_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_updt_error0,
      Q => sg_updt_error,
      R => SR(0)
    );
soft_reset_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => soft_reset_d1_reg,
      O => soft_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register_s2mm is
  port (
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    sg_interr_reg_0 : out STD_LOGIC;
    sg_slverr_reg_0 : out STD_LOGIC;
    sg_decerr_reg_0 : out STD_LOGIC;
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    halted_reg_0 : out STD_LOGIC;
    idle_reg_0 : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    soft_reset_re0 : out STD_LOGIC;
    \dmacr_i_reg[2]_1\ : out STD_LOGIC;
    err_irq_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s2mm_dmacr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s2mm_tailpntr_updated_int0 : out STD_LOGIC;
    ch2_dly_fast_cnt0 : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ : out STD_LOGIC;
    \ch2_delay_zero__6\ : out STD_LOGIC;
    \GEN_S2MM_TDEST.tvalid_latch_reg\ : out STD_LOGIC;
    \GEN_S2MM_TDEST.tvalid_latch_reg_0\ : out STD_LOGIC;
    irqthresh_wren_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ch2_thresh_count1__1\ : out STD_LOGIC;
    s2mm_run_stop_del : out STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    sg_interr_reg_1 : in STD_LOGIC;
    sg_slverr_reg_1 : in STD_LOGIC;
    sg_decerr_reg_1 : in STD_LOGIC;
    sg_ftch_error0_0 : in STD_LOGIC;
    sg_updt_error0 : in STD_LOGIC;
    \dmacr_i_reg[2]_2\ : in STD_LOGIC;
    halted_reg_1 : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\ : in STD_LOGIC;
    ioc_irq_reg_1 : in STD_LOGIC;
    dly_irq_reg_1 : in STD_LOGIC;
    soft_reset_re_reg : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    scndry_vect_out : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_stop : in STD_LOGIC;
    \dmacr_i_reg[0]_1\ : in STD_LOGIC;
    \dmacr_i_reg[0]_2\ : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    \dmacr_i_reg[0]_3\ : in STD_LOGIC;
    s2mm_halted_set : in STD_LOGIC;
    all_is_idle_d1 : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    dest0 : in STD_LOGIC;
    m_axis_s2mm_ftch_tvalid_new : in STD_LOGIC;
    strm_valid_int3 : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    axi_dma_tstvec : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s2mm_dly_irq_set : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ : in STD_LOGIC;
    s2mm_desc_flush : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ : in STD_LOGIC;
    ch2_eof_detected : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register_s2mm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register_s2mm is
  signal \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ch2_delay_zero__6\ : STD_LOGIC;
  signal curdesc_lsb_i : STD_LOGIC;
  signal curdesc_lsb_i110_out : STD_LOGIC;
  signal \^dly_irq_reg_0\ : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[0]_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal \err_irq_i_1__0_n_0\ : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal error_d1 : STD_LOGIC;
  signal error_pointer_set : STD_LOGIC;
  signal \idle_i_1__0_n_0\ : STD_LOGIC;
  signal \^idle_reg_0\ : STD_LOGIC;
  signal \introut_i_1__0_n_0\ : STD_LOGIC;
  signal \introut_i_2__0_n_0\ : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal irqdelay_wren0 : STD_LOGIC;
  signal \irqdelay_wren_i_2__0_n_0\ : STD_LOGIC;
  signal \irqdelay_wren_i_3__0_n_0\ : STD_LOGIC;
  signal \irqdelay_wren_i_4__0_n_0\ : STD_LOGIC;
  signal irqdelay_wren_i_5_n_0 : STD_LOGIC;
  signal irqthresh_wren0 : STD_LOGIC;
  signal \irqthresh_wren_i_2__0_n_0\ : STD_LOGIC;
  signal \irqthresh_wren_i_3__0_n_0\ : STD_LOGIC;
  signal \irqthresh_wren_i_4__0_n_0\ : STD_LOGIC;
  signal irqthresh_wren_i_5_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^s2mm_dmacr\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s2mm_error_out : STD_LOGIC;
  signal s2mm_irqdelay_wren : STD_LOGIC;
  signal s2mm_irqthresh_wren : STD_LOGIC;
  signal \^sg_decerr_reg_0\ : STD_LOGIC;
  signal sg_ftch_error : STD_LOGIC;
  signal \^sg_interr_reg_0\ : STD_LOGIC;
  signal \^sg_slverr_reg_0\ : STD_LOGIC;
  signal sg_updt_error : STD_LOGIC;
  signal tailpntr_updated_d1 : STD_LOGIC;
  signal tailpntr_updated_d2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \GEN_PNTR_FOR_CH2.bd_eq_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \GEN_PNTR_FOR_CH2.ch2_run_stop_d1_i_1\ : label is "soft_lutpair260";
begin
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ <= \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  \ch2_delay_zero__6\ <= \^ch2_delay_zero__6\;
  dly_irq_reg_0 <= \^dly_irq_reg_0\;
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[0]_0\ <= \^dmacr_i_reg[0]_0\;
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  err_irq_reg_0 <= \^err_irq_reg_0\;
  idle_reg_0 <= \^idle_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  s2mm_dmacr(15 downto 0) <= \^s2mm_dmacr\(15 downto 0);
  sg_decerr_reg_0 <= \^sg_decerr_reg_0\;
  sg_interr_reg_0 <= \^sg_interr_reg_0\;
  sg_slverr_reg_0 <= \^sg_slverr_reg_0\;
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\,
      Q => tailpntr_updated_d1,
      R => '0'
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tailpntr_updated_d1,
      Q => tailpntr_updated_d2,
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(5),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(4),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(4),
      O => p_1_in(4)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(6),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(5),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(5),
      O => p_1_in(5)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(7),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(6),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(6),
      O => p_1_in(6)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(8),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(7),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(7),
      O => p_1_in(7)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(9),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(8),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(8),
      O => p_1_in(8)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(10),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(9),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(9),
      O => p_1_in(9)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(11),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(10),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(10),
      O => p_1_in(10)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(12),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(11),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(11),
      O => p_1_in(11)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(13),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(12),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(12),
      O => p_1_in(12)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(14),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(13),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(13),
      O => p_1_in(13)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(15),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(14),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(14),
      O => p_1_in(14)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(16),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(15),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(15),
      O => p_1_in(15)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(17),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(16),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(16),
      O => p_1_in(16)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(18),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(17),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(17),
      O => p_1_in(17)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(19),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(18),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(18),
      O => p_1_in(18)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(20),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(19),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(19),
      O => p_1_in(19)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(21),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(20),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(20),
      O => p_1_in(20)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(22),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(21),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(21),
      O => p_1_in(21)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(23),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(22),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(22),
      O => p_1_in(22)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(24),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(23),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(23),
      O => p_1_in(23)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(25),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(24),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(24),
      O => p_1_in(24)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I1 => error_pointer_set,
      I2 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(3),
      O => curdesc_lsb_i
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(26),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(25),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(25),
      O => p_1_in(25)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E0E0E0"
    )
        port map (
      I0 => sg_ftch_error,
      I1 => sg_updt_error,
      I2 => dest0,
      I3 => m_axis_s2mm_ftch_tvalid_new,
      I4 => \^dmacr_i_reg[0]_0\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => m_axis_s2mm_ftch_tvalid_new,
      I1 => \^dmacr_i_reg[0]_0\,
      I2 => dest0,
      I3 => sg_ftch_error,
      I4 => sg_updt_error,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(1),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(0),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(0),
      O => p_1_in(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(2),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(1),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(1),
      O => p_1_in(1)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(3),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(2),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(2),
      O => p_1_in(2)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => scndry_vect_out(4),
      I1 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0\,
      I2 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(3),
      I4 => curdesc_lsb_i110_out,
      I5 => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(3),
      O => p_1_in(3)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(4),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(5),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(6),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(7),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(8),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(9),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(10),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(11),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(12),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(13),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(14),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(15),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(16),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(17),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(18),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(19),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(20),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(21),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(22),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(23),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(24),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(25),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(0),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(1),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(2),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => p_1_in(3),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sg_updt_error,
      I1 => sg_ftch_error,
      I2 => dest0,
      O => curdesc_lsb_i110_out
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => curdesc_lsb_i110_out,
      Q => error_pointer_set,
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(5),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(6),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(7),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(8),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(9),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(10),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(11),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(12),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(13),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(14),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(15),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(16),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(17),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(18),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(19),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(20),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(21),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(22),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(23),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(24),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(25),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(26),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(1),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(2),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(3),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4),
      D => scndry_vect_out(4),
      Q => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ch2_delay_cnt_en,
      I1 => s2mm_irqdelay_wren,
      I2 => axi_dma_tstvec(0),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\,
      O => ch2_dly_fast_cnt0
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEFFFFFFFFF"
    )
        port map (
      I0 => s2mm_dly_irq_set,
      I1 => \^ch2_delay_zero__6\,
      I2 => \dmacr_i_reg[0]_2\,
      I3 => \dmacr_i_reg[0]_1\,
      I4 => \^dly_irq_reg_0\,
      I5 => \^dmacr_i_reg[0]_0\,
      O => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^s2mm_dmacr\(12),
      I1 => \^s2mm_dmacr\(13),
      I2 => \^s2mm_dmacr\(14),
      I3 => \^s2mm_dmacr\(15),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\,
      O => \^ch2_delay_zero__6\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^s2mm_dmacr\(9),
      I1 => \^s2mm_dmacr\(8),
      I2 => \^s2mm_dmacr\(11),
      I3 => \^s2mm_dmacr\(10),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(1),
      I1 => s2mm_dly_irq_set,
      I2 => s2mm_irqthresh_wren,
      O => \ch2_thresh_count1__1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => s2mm_irqthresh_wren,
      I1 => s2mm_dly_irq_set,
      I2 => \^q\(1),
      I3 => axi_dma_tstvec(1),
      O => irqthresh_wren_reg_0(0)
    );
\GEN_PNTR_FOR_CH2.bd_eq_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\,
      I1 => s2mm_desc_flush,
      I2 => \^dmacr_i_reg[0]_0\,
      I3 => \GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg\,
      O => \GEN_S2MM_TDEST.tvalid_latch_reg_0\
    );
\GEN_PNTR_FOR_CH2.ch2_run_stop_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg\,
      I1 => \^dmacr_i_reg[0]_0\,
      O => s2mm_run_stop_del
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\,
      I1 => s2mm_desc_flush,
      I2 => \^dmacr_i_reg[0]_0\,
      I3 => \GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg\,
      I4 => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\,
      I5 => ch2_eof_detected,
      O => \GEN_S2MM_TDEST.tvalid_latch_reg\
    );
\GEN_S2MM_TDEST.s2mm_tailpntr_updated_int_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => tailpntr_updated_d2,
      I1 => tailpntr_updated_d1,
      I2 => strm_valid_int3,
      O => s2mm_tailpntr_updated_int0
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dly_irq_reg_1,
      Q => \^dly_irq_reg_0\,
      R => SR(0)
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => SR(0)
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma_interr_reg_1,
      Q => \^dma_interr_reg_0\,
      R => SR(0)
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma_slverr_reg_1,
      Q => \^dma_slverr_reg_0\,
      R => SR(0)
    );
\dmacr_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => \dmacr_i_reg[0]_1\,
      I1 => \dmacr_i_reg[0]_2\,
      I2 => \^dmacr_i_reg[2]_0\,
      I3 => \dmacr_i_reg[0]_3\,
      I4 => s2mm_error_out,
      O => \dmacr_i[0]_i_1__0_n_0\
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111000"
    )
        port map (
      I0 => s2mm_error_out,
      I1 => \^dmacr_i_reg[2]_0\,
      I2 => scndry_vect_out(0),
      I3 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(0),
      I4 => mm2s_dmacr(0),
      I5 => mm2s_stop,
      O => \dmacr_i_reg[2]_1\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \dmacr_i[0]_i_1__0_n_0\,
      Q => \^dmacr_i_reg[0]_0\,
      R => '0'
    );
\dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(7),
      Q => \^q\(0),
      R => SR(0)
    );
\dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(8),
      Q => \^q\(1),
      R => SR(0)
    );
\dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(9),
      Q => \^q\(2),
      R => SR(0)
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(11),
      Q => \^s2mm_dmacr\(0),
      S => SS(0)
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(12),
      Q => \^s2mm_dmacr\(1),
      R => SS(0)
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(13),
      Q => \^s2mm_dmacr\(2),
      R => SS(0)
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(14),
      Q => \^s2mm_dmacr\(3),
      R => SS(0)
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(15),
      Q => \^s2mm_dmacr\(4),
      R => SS(0)
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(16),
      Q => \^s2mm_dmacr\(5),
      R => SS(0)
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(17),
      Q => \^s2mm_dmacr\(6),
      R => SS(0)
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(18),
      Q => \^s2mm_dmacr\(7),
      R => SS(0)
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(19),
      Q => \^s2mm_dmacr\(8),
      R => SR(0)
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(20),
      Q => \^s2mm_dmacr\(9),
      R => SR(0)
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(21),
      Q => \^s2mm_dmacr\(10),
      R => SR(0)
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(22),
      Q => \^s2mm_dmacr\(11),
      R => SR(0)
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(23),
      Q => \^s2mm_dmacr\(12),
      R => SR(0)
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(24),
      Q => \^s2mm_dmacr\(13),
      R => SR(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_2\,
      Q => \^dmacr_i_reg[2]_0\,
      R => '0'
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(25),
      Q => \^s2mm_dmacr\(14),
      R => SR(0)
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      D => scndry_vect_out(26),
      Q => \^s2mm_dmacr\(15),
      R => SR(0)
    );
\err_irq_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF0C0C"
    )
        port map (
      I0 => scndry_vect_out(9),
      I1 => s2mm_error_out,
      I2 => error_d1,
      I3 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(2),
      I4 => \^err_irq_reg_0\,
      O => \err_irq_i_1__0_n_0\
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \err_irq_i_1__0_n_0\,
      Q => \^err_irq_reg_0\,
      R => SR(0)
    );
\error_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^sg_interr_reg_0\,
      I1 => \^sg_slverr_reg_0\,
      I2 => \^sg_decerr_reg_0\,
      I3 => \^dma_interr_reg_0\,
      I4 => \^dma_decerr_reg_0\,
      I5 => \^dma_slverr_reg_0\,
      O => s2mm_error_out
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_error_out,
      Q => error_d1,
      R => SR(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => halted_reg_1,
      Q => halted_reg_0,
      R => '0'
    );
\idle_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A8000000A0"
    )
        port map (
      I0 => m_axi_sg_aresetn,
      I1 => \^dmacr_i_reg[0]_0\,
      I2 => \^idle_reg_0\,
      I3 => s2mm_halted_set,
      I4 => all_is_idle_d1,
      I5 => s2mm_all_idle,
      O => \idle_i_1__0_n_0\
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \idle_i_1__0_n_0\,
      Q => \^idle_reg_0\,
      R => '0'
    );
\introut_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAAAAAAAAAA"
    )
        port map (
      I0 => \introut_i_2__0_n_0\,
      I1 => \dmacr_i_reg[0]_1\,
      I2 => \dmacr_i_reg[0]_2\,
      I3 => \^dmacr_i_reg[2]_0\,
      I4 => \^err_irq_reg_0\,
      I5 => \^q\(2),
      O => \introut_i_1__0_n_0\
    );
\introut_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0008000800080"
    )
        port map (
      I0 => \^dly_irq_reg_0\,
      I1 => \^q\(1),
      I2 => m_axi_sg_aresetn,
      I3 => \^dmacr_i_reg[2]_0\,
      I4 => \^ioc_irq_reg_0\,
      I5 => \^q\(0),
      O => \introut_i_2__0_n_0\
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \introut_i_1__0_n_0\,
      Q => prmry_in,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ioc_irq_reg_1,
      Q => \^ioc_irq_reg_0\,
      R => SR(0)
    );
\irqdelay_wren_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      I1 => \irqdelay_wren_i_2__0_n_0\,
      I2 => \irqdelay_wren_i_3__0_n_0\,
      I3 => \irqdelay_wren_i_4__0_n_0\,
      I4 => irqdelay_wren_i_5_n_0,
      O => irqdelay_wren0
    );
\irqdelay_wren_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^s2mm_dmacr\(9),
      I1 => scndry_vect_out(20),
      I2 => \^s2mm_dmacr\(8),
      I3 => scndry_vect_out(19),
      O => \irqdelay_wren_i_2__0_n_0\
    );
\irqdelay_wren_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^s2mm_dmacr\(15),
      I1 => scndry_vect_out(26),
      I2 => \^s2mm_dmacr\(14),
      I3 => scndry_vect_out(25),
      O => \irqdelay_wren_i_3__0_n_0\
    );
\irqdelay_wren_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^s2mm_dmacr\(13),
      I1 => scndry_vect_out(24),
      I2 => \^s2mm_dmacr\(12),
      I3 => scndry_vect_out(23),
      O => \irqdelay_wren_i_4__0_n_0\
    );
irqdelay_wren_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^s2mm_dmacr\(11),
      I1 => scndry_vect_out(22),
      I2 => \^s2mm_dmacr\(10),
      I3 => scndry_vect_out(21),
      O => irqdelay_wren_i_5_n_0
    );
irqdelay_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => irqdelay_wren0,
      Q => s2mm_irqdelay_wren,
      R => SR(0)
    );
\irqthresh_wren_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(1),
      I1 => \irqthresh_wren_i_2__0_n_0\,
      I2 => \irqthresh_wren_i_3__0_n_0\,
      I3 => \irqthresh_wren_i_4__0_n_0\,
      I4 => irqthresh_wren_i_5_n_0,
      O => irqthresh_wren0
    );
\irqthresh_wren_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^s2mm_dmacr\(1),
      I1 => scndry_vect_out(12),
      I2 => \^s2mm_dmacr\(0),
      I3 => scndry_vect_out(11),
      O => \irqthresh_wren_i_2__0_n_0\
    );
\irqthresh_wren_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^s2mm_dmacr\(7),
      I1 => scndry_vect_out(18),
      I2 => \^s2mm_dmacr\(6),
      I3 => scndry_vect_out(17),
      O => \irqthresh_wren_i_3__0_n_0\
    );
\irqthresh_wren_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^s2mm_dmacr\(5),
      I1 => scndry_vect_out(16),
      I2 => \^s2mm_dmacr\(4),
      I3 => scndry_vect_out(15),
      O => \irqthresh_wren_i_4__0_n_0\
    );
irqthresh_wren_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^s2mm_dmacr\(3),
      I1 => scndry_vect_out(14),
      I2 => \^s2mm_dmacr\(2),
      I3 => scndry_vect_out(13),
      O => irqthresh_wren_i_5_n_0
    );
irqthresh_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => irqthresh_wren0,
      Q => s2mm_irqthresh_wren,
      R => SR(0)
    );
sg_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_decerr_reg_1,
      Q => \^sg_decerr_reg_0\,
      R => SR(0)
    );
sg_ftch_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_ftch_error0_0,
      Q => sg_ftch_error,
      R => SR(0)
    );
sg_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_interr_reg_1,
      Q => \^sg_interr_reg_0\,
      R => SR(0)
    );
sg_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_slverr_reg_1,
      Q => \^sg_slverr_reg_0\,
      R => SR(0)
    );
sg_updt_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_updt_error0,
      Q => sg_updt_error,
      R => SR(0)
    );
soft_reset_re_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => soft_reset_re_reg,
      I2 => soft_reset_d1,
      O => soft_reset_re0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_cmdsts_if is
  port (
    s2mm_interr : out STD_LOGIC;
    s2mm_slverr : out STD_LOGIC;
    s2mm_decerr : out STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : out STD_LOGIC;
    s2mm_eof_s2mm : out STD_LOGIC;
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.sts_received_d1_reg\ : out STD_LOGIC;
    sts_received : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\ : out STD_LOGIC_VECTOR ( 84 downto 0 );
    dma_s2mm_error : out STD_LOGIC;
    \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\ : in STD_LOGIC;
    s2mm_interr_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_slverr_i : in STD_LOGIC;
    s2mm_decerr_i : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_done_reg_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_cmd_tvalid0 : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0\ : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    sts_received_d1 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    m_axis_s2mm_sts_tvalid : in STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\ : in STD_LOGIC_VECTOR ( 84 downto 0 );
    m_axis_s2mm_ftch_tvalid_new : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_cmdsts_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_cmdsts_if is
  signal \^gen_desc_updt_no_queue.sts_received_d1_reg\ : STD_LOGIC;
  signal \^dma_s2mm_error\ : STD_LOGIC;
  signal \^m_axis_s2mm_sts_tready\ : STD_LOGIC;
  signal \^s2mm_decerr\ : STD_LOGIC;
  signal s2mm_done : STD_LOGIC;
  signal s2mm_error_i_1_n_0 : STD_LOGIC;
  signal \^s2mm_interr\ : STD_LOGIC;
  signal \^s2mm_slverr\ : STD_LOGIC;
  signal \sts_tready_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1\ : label is "soft_lutpair235";
begin
  \GEN_DESC_UPDT_NO_QUEUE.sts_received_d1_reg\ <= \^gen_desc_updt_no_queue.sts_received_d1_reg\;
  dma_s2mm_error <= \^dma_s2mm_error\;
  m_axis_s2mm_sts_tready <= \^m_axis_s2mm_sts_tready\;
  s2mm_decerr <= \^s2mm_decerr\;
  s2mm_interr <= \^s2mm_interr\;
  s2mm_slverr <= \^s2mm_slverr\;
\GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^gen_desc_updt_no_queue.sts_received_d1_reg\,
      I1 => s2mm_scndry_resetn,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg\
    );
\GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEF"
    )
        port map (
      I0 => sts_received_d1,
      I1 => s2mm_halt,
      I2 => s2mm_done,
      I3 => \^s2mm_slverr\,
      I4 => \^s2mm_decerr\,
      I5 => \^s2mm_interr\,
      O => \^gen_desc_updt_no_queue.sts_received_d1_reg\
    );
\GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \^gen_desc_updt_no_queue.sts_received_d1_reg\,
      I1 => s2mm_scndry_resetn,
      I2 => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(0),
      O => \GEN_ASYNC_RESET.scndry_resetn_reg_0\
    );
\GEN_DESC_UPDT_NO_QUEUE.sts_received_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^s2mm_interr\,
      I1 => \^s2mm_decerr\,
      I2 => \^s2mm_slverr\,
      I3 => s2mm_done,
      O => sts_received
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(0),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(0),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(69),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(69),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(70),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(70),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(71),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(71),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(72),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(72),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(73),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(73),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(74),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(74),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(75),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(75),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(76),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(76),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(10),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(10),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(11),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(11),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(12),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(12),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(13),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(13),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(77),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(77),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(78),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(78),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(79),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(79),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(80),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(80),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(81),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(81),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(82),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(82),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(83),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(83),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(84),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(84),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(14),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(14),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(15),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(15),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(1),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(1),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(2),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(2),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(16),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(16),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(17),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(17),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(18),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(18),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(19),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(19),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(20),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(20),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(21),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(21),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(22),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(22),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(23),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(23),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(3),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(3),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(24),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(24),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(25),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(25),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(26),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(26),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(27),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(27),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(28),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(28),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(29),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(29),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(30),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(30),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(31),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(31),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(32),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(32),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(33),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(33),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(4),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(4),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(34),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(34),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(35),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(35),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(36),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(36),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(37),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(37),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(38),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(38),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(39),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(39),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(40),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(40),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(41),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(41),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(42),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(42),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(43),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(43),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(5),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(5),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(44),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(44),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(45),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(45),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(46),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(46),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(47),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(47),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(6),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(6),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(48),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(48),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(49),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(49),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(50),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(50),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(51),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(51),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(52),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(52),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(53),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(53),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(54),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(54),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(55),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(55),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(7),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(7),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(56),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(56),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(57),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(57),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(58),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(58),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(59),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(59),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(60),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(60),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(61),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(61),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(62),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(62),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(63),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(63),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(8),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(8),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(64),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(64),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(65),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(65),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(66),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(66),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(67),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(67),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(68),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(68),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(9),
      Q => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(9),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => s_axis_s2mm_cmd_tvalid0,
      Q => s_axis_s2mm_cmd_tvalid_split,
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(0),
      Q => Q(0),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(1),
      Q => Q(1),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(2),
      Q => Q(2),
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_decerr_i,
      Q => \^s2mm_decerr\,
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_done_reg_0\,
      Q => s2mm_done,
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_interr_i,
      Q => \^s2mm_interr\,
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0\,
      Q => s2mm_eof_s2mm,
      R => '0'
    );
\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_slverr_i,
      Q => \^s2mm_slverr\,
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
s2mm_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \^s2mm_interr\,
      I1 => \^s2mm_decerr\,
      I2 => m_axis_s2mm_ftch_tvalid_new,
      I3 => m_axi_sg_rdata(0),
      I4 => \^s2mm_slverr\,
      I5 => \^dma_s2mm_error\,
      O => s2mm_error_i_1_n_0
    );
s2mm_error_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_error_i_1_n_0,
      Q => \^dma_s2mm_error\,
      R => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\
    );
\sts_tready_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^m_axis_s2mm_sts_tready\,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => s2mm_scndry_resetn,
      O => \sts_tready_i_1__0_n_0\
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sts_tready_i_1__0_n_0\,
      Q => \^m_axis_s2mm_sts_tready\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sg_if is
  port (
    sts_received_d1 : out STD_LOGIC;
    desc_update_done : out STD_LOGIC;
    s_axis_s2mm_updtptr_tvalid : out STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : out STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0\ : out STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_SM_FOR_NO_LENGTH.s2mm_ns\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\ : in STD_LOGIC;
    sts_received : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    updt_sts_clr : in STD_LOGIC;
    updt_data_reg_0 : in STD_LOGIC;
    ch2_update_active : in STD_LOGIC;
    \FSM_onehot_pntr_cs_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_pntr_cs_reg[0]_0\ : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    ch1_updt_active : in STD_LOGIC;
    m_axis_s2mm_ftch_tvalid_new : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_stop_i0_out : in STD_LOGIC;
    \GEN_SM_FOR_NO_LENGTH.s2mm_cs\ : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_0\ : in STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_1\ : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    \GEN_SOF_NO_QUEUE_MODE.s2mm_in_progress_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_ftch_active : in STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\ : in STD_LOGIC;
    s2mm_decerr : in STD_LOGIC;
    s2mm_slverr : in STD_LOGIC;
    s2mm_interr : in STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sg_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sg_if is
  signal \^gen_desc_updt_no_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_DESC_UPDT_NO_QUEUE.updt_sts_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SOF_NO_QUEUE_MODE.s2mm_in_progress_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SOF_NO_QUEUE_MODE.s2mm_sof_set_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SOF_NO_QUEUE_MODE.sof_received_i_1_n_0\ : STD_LOGIC;
  signal \^desc_update_done\ : STD_LOGIC;
  signal s2mm_in_progress : STD_LOGIC;
  signal s2mm_sof_set : STD_LOGIC;
  signal s_axis_s2mm_updtsts_tdata : STD_LOGIC_VECTOR ( 27 downto 20 );
  signal \^s_axis_s2mm_updtsts_tvalid\ : STD_LOGIC;
  signal sof_received : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[21]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[22]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[26]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[27]_INST_0\ : label is "soft_lutpair233";
begin
  \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_1\(4 downto 0) <= \^gen_desc_updt_no_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_1\(4 downto 0);
  desc_update_done <= \^desc_update_done\;
  s_axis_s2mm_updtsts_tvalid <= \^s_axis_s2mm_updtsts_tvalid\;
\FSM_onehot_pntr_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00800080008000"
    )
        port map (
      I0 => \^gen_desc_updt_no_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_1\(4),
      I1 => ch2_update_active,
      I2 => \^s_axis_s2mm_updtsts_tvalid\,
      I3 => \FSM_onehot_pntr_cs_reg[0]\,
      I4 => \FSM_onehot_pntr_cs_reg[0]_0\,
      I5 => s_axis_mm2s_updtsts_tvalid,
      O => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0\
    );
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005500C0"
    )
        port map (
      I0 => \^desc_update_done\,
      I1 => m_axis_s2mm_ftch_tvalid_new,
      I2 => s2mm_dmacr(0),
      I3 => s2mm_stop_i0_out,
      I4 => \GEN_SM_FOR_NO_LENGTH.s2mm_cs\,
      O => \GEN_SM_FOR_NO_LENGTH.s2mm_ns\
    );
\GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\,
      D => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(0),
      Q => s_axis_s2mm_updtsts_tdata(20),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\,
      D => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(1),
      Q => s_axis_s2mm_updtsts_tdata(21),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\,
      D => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(2),
      Q => s_axis_s2mm_updtsts_tdata(22),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\,
      D => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0\,
      Q => \^gen_desc_updt_no_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_1\(0),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\,
      D => sof_received,
      Q => s_axis_s2mm_updtsts_tdata(27),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\,
      D => s2mm_interr,
      Q => \^gen_desc_updt_no_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_1\(1),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\,
      D => s2mm_slverr,
      Q => \^gen_desc_updt_no_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_1\(2),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\,
      D => s2mm_decerr,
      Q => \^gen_desc_updt_no_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_1\(3),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_2\,
      Q => \^gen_desc_updt_no_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_1\(4),
      R => '0'
    );
\GEN_DESC_UPDT_NO_QUEUE.desc_update_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_sts_clr,
      Q => \^desc_update_done\,
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\GEN_DESC_UPDT_NO_QUEUE.sts_received_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sts_received,
      Q => sts_received_d1,
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\GEN_DESC_UPDT_NO_QUEUE.updt_sts_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^s_axis_s2mm_updtsts_tvalid\,
      I2 => \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_0\,
      I3 => \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_1\,
      O => \GEN_DESC_UPDT_NO_QUEUE.updt_sts_i_1_n_0\
    );
\GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_DESC_UPDT_NO_QUEUE.updt_sts_i_1_n_0\,
      Q => \^s_axis_s2mm_updtsts_tvalid\,
      R => '0'
    );
\GEN_SOF_NO_QUEUE_MODE.s2mm_in_progress_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA0000"
    )
        port map (
      I0 => s2mm_in_progress,
      I1 => ch2_ftch_active,
      I2 => \GEN_SOF_NO_QUEUE_MODE.s2mm_in_progress_reg_0\(0),
      I3 => m_axi_sg_rvalid,
      I4 => s2mm_scndry_resetn,
      I5 => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0\,
      O => \GEN_SOF_NO_QUEUE_MODE.s2mm_in_progress_i_1_n_0\
    );
\GEN_SOF_NO_QUEUE_MODE.s2mm_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_SOF_NO_QUEUE_MODE.s2mm_in_progress_i_1_n_0\,
      Q => s2mm_in_progress,
      R => '0'
    );
\GEN_SOF_NO_QUEUE_MODE.s2mm_sof_set_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => s2mm_in_progress,
      I1 => m_axi_sg_rvalid,
      I2 => \GEN_SOF_NO_QUEUE_MODE.s2mm_in_progress_reg_0\(0),
      I3 => ch2_ftch_active,
      I4 => s2mm_scndry_resetn,
      I5 => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0\,
      O => \GEN_SOF_NO_QUEUE_MODE.s2mm_sof_set_i_1_n_0\
    );
\GEN_SOF_NO_QUEUE_MODE.s2mm_sof_set_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_SOF_NO_QUEUE_MODE.s2mm_sof_set_i_1_n_0\,
      Q => s2mm_sof_set,
      R => '0'
    );
\GEN_SOF_NO_QUEUE_MODE.sof_received_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => s2mm_scndry_resetn,
      I1 => s2mm_sof_set,
      I2 => sof_received,
      I3 => \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_0\,
      O => \GEN_SOF_NO_QUEUE_MODE.sof_received_i_1_n_0\
    );
\GEN_SOF_NO_QUEUE_MODE.sof_received_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_SOF_NO_QUEUE_MODE.sof_received_i_1_n_0\,
      Q => sof_received,
      R => '0'
    );
\m_axi_sg_wdata[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_s2mm_updtsts_tdata(20),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(0)
    );
\m_axi_sg_wdata[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_s2mm_updtsts_tdata(21),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(1)
    );
\m_axi_sg_wdata[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_s2mm_updtsts_tdata(22),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(2)
    );
\m_axi_sg_wdata[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_desc_updt_no_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_1\(0),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(3)
    );
\m_axi_sg_wdata[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_s2mm_updtsts_tdata(27),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(4)
    );
updt_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_data_reg_0,
      Q => s_axis_s2mm_updtptr_tvalid,
      R => '0'
    );
\updt_desc_reg0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(4),
      Q => Q(4),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(5),
      Q => Q(5),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(6),
      Q => Q(6),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(7),
      Q => Q(7),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(8),
      Q => Q(8),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(9),
      Q => Q(9),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(10),
      Q => Q(10),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(11),
      Q => Q(11),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(12),
      Q => Q(12),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(13),
      Q => Q(13),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(14),
      Q => Q(14),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(15),
      Q => Q(15),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(16),
      Q => Q(16),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(17),
      Q => Q(17),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(18),
      Q => Q(18),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(19),
      Q => Q(19),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(20),
      Q => Q(20),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(21),
      Q => Q(21),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(22),
      Q => Q(22),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(23),
      Q => Q(23),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(24),
      Q => Q(24),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(25),
      Q => Q(25),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(0),
      Q => Q(0),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(1),
      Q => Q(1),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(2),
      Q => Q(2),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
\updt_desc_reg0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => m_axis_s2mm_ftch_tvalid_new,
      D => D(3),
      Q => Q(3),
      R => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sm is
  port (
    \GEN_SM_FOR_NO_LENGTH.s2mm_cs\ : out STD_LOGIC;
    cmnds_queued_shift : out STD_LOGIC;
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg_0\ : in STD_LOGIC;
    \GEN_SM_FOR_NO_LENGTH.s2mm_ns\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \NOQUEUE_COUNT.cmnds_queued_shift_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sm is
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg\ : label is "fetch_descriptor:01,wait_status:1,idle:0";
begin
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_SM_FOR_NO_LENGTH.s2mm_ns\,
      Q => \GEN_SM_FOR_NO_LENGTH.s2mm_cs\,
      R => \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg_0\
    );
\NOQUEUE_COUNT.cmnds_queued_shift_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \NOQUEUE_COUNT.cmnds_queued_shift_reg[0]_0\,
      Q => cmnds_queued_shift,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sts_mngr is
  port (
    s2mm_halted_clr : out STD_LOGIC;
    s2mm_halted_set : out STD_LOGIC;
    all_is_idle_d1 : out STD_LOGIC;
    all_is_idle_d1_reg_0 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_halted_set0 : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sts_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sts_mngr is
begin
all_is_idle_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_all_idle,
      Q => all_is_idle_d1,
      R => all_is_idle_d1_reg_0
    );
s2mm_halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_dmacr(0),
      Q => s2mm_halted_clr,
      R => all_is_idle_d1_reg_0
    );
s2mm_halted_set_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_halted_set0,
      Q => s2mm_halted_set,
      R => all_is_idle_d1_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen is
  port (
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC;
    \GEN_FOR_SYNC.s_valid_d1_reg_0\ : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen is
  signal \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\ : STD_LOGIC;
  signal \^gen_for_sync.s_valid_d1_reg_0\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_in : STD_LOGIC;
  signal s_last : STD_LOGIC;
  signal s_last_d1 : STD_LOGIC;
  signal s_last_d10 : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal s_sof_d1_cdc_tig : STD_LOGIC;
  signal s_sof_generated : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_valid_d1_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \axi_dma_tstvec[0]_INST_0\ : label is "soft_lutpair200";
begin
  \GEN_FOR_SYNC.s_valid_d1_reg_0\ <= \^gen_for_sync.s_valid_d1_reg_0\;
  axi_dma_tstvec(0) <= \^axi_dma_tstvec\(0);
\GEN_FOR_SYNC.s_last_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_valid,
      I1 => s_ready,
      I2 => s_last,
      O => s_last_d10
    );
\GEN_FOR_SYNC.s_last_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_last_d10,
      Q => s_last_d1,
      R => p_0_in
    );
\GEN_FOR_SYNC.s_last_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axis_mm2s_tlast,
      Q => s_last,
      R => p_0_in
    );
\GEN_FOR_SYNC.s_ready_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axis_mm2s_tready,
      Q => s_ready,
      R => p_0_in
    );
\GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_sof_generated,
      Q => s_sof_d1_cdc_tig,
      R => p_0_in
    );
\GEN_FOR_SYNC.s_sof_generated_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA0000"
    )
        port map (
      I0 => s_sof_generated,
      I1 => s_valid_d1,
      I2 => s_sof_d1_cdc_tig,
      I3 => p_3_in,
      I4 => mm2s_prmry_resetn,
      I5 => \^axi_dma_tstvec\(0),
      O => \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\
    );
\GEN_FOR_SYNC.s_sof_generated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\,
      Q => s_sof_generated,
      R => '0'
    );
\GEN_FOR_SYNC.s_valid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_ready,
      I1 => s_valid,
      O => p_3_in
    );
\GEN_FOR_SYNC.s_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_3_in,
      Q => s_valid_d1,
      R => p_0_in
    );
\GEN_FOR_SYNC.s_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axis_mm2s_tvalid,
      Q => s_valid,
      R => p_0_in
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5150"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\,
      I1 => \^gen_for_sync.s_valid_d1_reg_0\,
      I2 => \^axi_dma_tstvec\(0),
      I3 => ch1_delay_cnt_en,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\
    );
\axi_dma_tstvec[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D000000"
    )
        port map (
      I0 => s_valid_d1,
      I1 => s_sof_d1_cdc_tig,
      I2 => s_sof_generated,
      I3 => s_ready,
      I4 => s_valid,
      O => \^gen_for_sync.s_valid_d1_reg_0\
    );
\axi_dma_tstvec[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40C0404000000000"
    )
        port map (
      I0 => s_last_d1,
      I1 => s_valid,
      I2 => s_ready,
      I3 => s_sof_generated,
      I4 => s_sof_d1_cdc_tig,
      I5 => s_last,
      O => \^axi_dma_tstvec\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen_0 is
  port (
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC;
    \GEN_FOR_SYNC.s_valid_d1_reg_0\ : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_FOR_SYNC.s_last_d1_reg_0\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s2mm_strm_wready : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen_0 : entity is "axi_dma_sofeof_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen_0 is
  signal \GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0\ : STD_LOGIC;
  signal \^gen_for_sync.s_valid_d1_reg_0\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_in : STD_LOGIC;
  signal s_last : STD_LOGIC;
  signal s_last_d1 : STD_LOGIC;
  signal s_last_d10 : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal s_sof_d1_cdc_tig : STD_LOGIC;
  signal s_sof_generated : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_valid_d1_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \axi_dma_tstvec[2]_INST_0\ : label is "soft_lutpair236";
begin
  \GEN_FOR_SYNC.s_valid_d1_reg_0\ <= \^gen_for_sync.s_valid_d1_reg_0\;
  axi_dma_tstvec(0) <= \^axi_dma_tstvec\(0);
\GEN_FOR_SYNC.s_last_d1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_valid,
      I1 => s_ready,
      I2 => s_last,
      O => s_last_d10
    );
\GEN_FOR_SYNC.s_last_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_last_d10,
      Q => s_last_d1,
      R => \GEN_FOR_SYNC.s_last_d1_reg_0\
    );
\GEN_FOR_SYNC.s_last_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_s2mm_tlast,
      Q => s_last,
      R => \GEN_FOR_SYNC.s_last_d1_reg_0\
    );
\GEN_FOR_SYNC.s_ready_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_strm_wready,
      Q => s_ready,
      R => \GEN_FOR_SYNC.s_last_d1_reg_0\
    );
\GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_sof_generated,
      Q => s_sof_d1_cdc_tig,
      R => \GEN_FOR_SYNC.s_last_d1_reg_0\
    );
\GEN_FOR_SYNC.s_sof_generated_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA0000"
    )
        port map (
      I0 => s_sof_generated,
      I1 => s_valid_d1,
      I2 => s_sof_d1_cdc_tig,
      I3 => p_3_in,
      I4 => s2mm_prmry_resetn,
      I5 => \^axi_dma_tstvec\(0),
      O => \GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0\
    );
\GEN_FOR_SYNC.s_sof_generated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0\,
      Q => s_sof_generated,
      R => '0'
    );
\GEN_FOR_SYNC.s_valid_d1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_ready,
      I1 => s_valid,
      O => p_3_in
    );
\GEN_FOR_SYNC.s_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_3_in,
      Q => s_valid_d1,
      R => \GEN_FOR_SYNC.s_last_d1_reg_0\
    );
\GEN_FOR_SYNC.s_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_s2mm_tvalid,
      Q => s_valid,
      R => \GEN_FOR_SYNC.s_last_d1_reg_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5150"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\,
      I1 => \^gen_for_sync.s_valid_d1_reg_0\,
      I2 => \^axi_dma_tstvec\(0),
      I3 => ch2_delay_cnt_en,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\
    );
\axi_dma_tstvec[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D000000"
    )
        port map (
      I0 => s_valid_d1,
      I1 => s_sof_d1_cdc_tig,
      I2 => s_sof_generated,
      I3 => s_ready,
      I4 => s_valid,
      O => \^gen_for_sync.s_valid_d1_reg_0\
    );
\axi_dma_tstvec[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40C0404000000000"
    )
        port map (
      I0 => s_last_d1,
      I1 => s_valid,
      I2 => s_ready,
      I3 => s_sof_generated,
      I4 => s_sof_d1_cdc_tig,
      I5 => s_last,
      O => \^axi_dma_tstvec\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl is
  port (
    sig_addr2rsc_cmd_fifo_empty : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_addr_reg_empty_reg_0 : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    sm_set_error : in STD_LOGIC;
    sig_cmd_burst_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_addr_valid_reg_reg_0 : in STD_LOGIC;
    sig_addr_valid_reg_reg_1 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl is
  signal \^m_axi_sg_arlen\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal \^sig_addr2rsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_posted_to_axi_2_i_1_n_0 : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_cmd_reg_empty_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair27";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  m_axi_sg_arlen(0) <= \^m_axi_sg_arlen\(0);
  sig_addr2rsc_cmd_fifo_empty <= \^sig_addr2rsc_cmd_fifo_empty\;
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr2rsc_cmd_fifo_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_addr_valid_reg_reg_0,
      Q => m_axi_sg_arvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sm_set_error,
      Q => sig_addr2rsc_calc_error,
      R => sig_next_addr_reg0
    );
sig_cmd_reg_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_addr_valid_reg_reg_1,
      O => sig_addr_reg_empty_reg_0
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \^m_axi_sg_arlen\(0),
      I1 => m_axi_sg_arready,
      I2 => sig_addr2rsc_calc_error,
      I3 => sig_addr_valid_reg_reg_1,
      O => sig_next_addr_reg0
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_mstr2addr_cmd_valid,
      O => sig_push_addr_reg1_out
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_araddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_araddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_araddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_araddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_araddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_araddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_araddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_araddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_araddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_araddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_araddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_araddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_araddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_araddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_araddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_araddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_araddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_araddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_araddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_araddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_araddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_araddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_araddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_araddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_araddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_araddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_cmd_burst_reg(0),
      Q => m_axi_sg_arburst(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => \^m_axi_sg_arlen\(0),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_mstr2addr_cmd_valid,
      I2 => sig_addr_valid_reg_reg_1,
      O => sig_posted_to_axi_2_i_1_n_0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_posted_to_axi_2_i_1_n_0,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_posted_to_axi_2_i_1_n_0,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_addr_reg1_out : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    sig_addr_valid_reg_reg_0 : in STD_LOGIC;
    sig_posted_to_axi_2_reg_0 : in STD_LOGIC;
    \sig_next_addr_reg_reg[3]_0\ : in STD_LOGIC;
    sig_cmd2addr_valid1_reg : in STD_LOGIC;
    sig_addr_valid_reg_reg_1 : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\ : entity is "axi_sg_addr_cntl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\ is
  signal \^m_axi_sg_awsize\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal \^sig_addr2wsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  m_axi_sg_awsize(0) <= \^m_axi_sg_awsize\(0);
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_cmd_fifo_empty <= \^sig_addr2wsc_cmd_fifo_empty\;
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr2wsc_cmd_fifo_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_addr_valid_reg_reg_0,
      Q => m_axi_sg_awvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_calc2dm_calc_err,
      Q => sig_addr2wsc_calc_error,
      R => sig_next_addr_reg0
    );
\sig_cmd_reg_empty_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^sig_addr2wsc_cmd_fifo_empty\,
      I1 => sig_cmd2addr_valid1_reg,
      I2 => sig_addr_valid_reg_reg_1,
      O => SR(0)
    );
\sig_next_addr_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \^m_axi_sg_awsize\(0),
      I1 => m_axi_sg_awready,
      I2 => sig_addr2wsc_calc_error,
      I3 => sig_addr_valid_reg_reg_1,
      O => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_awaddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_awaddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_awaddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_awaddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_awaddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_awaddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_awaddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_awaddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_awaddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_awaddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_awaddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_awaddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_awaddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_awaddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_awaddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_awaddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_awaddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_awaddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_awaddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_awaddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_awaddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(26),
      Q => m_axi_sg_awaddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => \sig_next_addr_reg_reg[3]_0\,
      Q => m_axi_sg_awaddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_awaddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_awaddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_awaddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_awaddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_awaddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => \^m_axi_sg_awsize\(0),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_posted_to_axi_2_reg_0,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_posted_to_axi_2_reg_0,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    s_axis_updt_cmd_tvalid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^s_axis_updt_cmd_tready\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  Q(27 downto 0) <= \^q\(27 downto 0);
  s_axis_updt_cmd_tready <= \^s_axis_updt_cmd_tready\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => '1',
      Q => \^q\(0),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(0),
      Q => \^q\(1),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(1),
      Q => \^q\(2),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(2),
      Q => \^q\(3),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(3),
      Q => \^q\(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(4),
      Q => \^q\(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(5),
      Q => \^q\(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(6),
      Q => \^q\(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(7),
      Q => \^q\(8),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(8),
      Q => \^q\(9),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(9),
      Q => \^q\(10),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(10),
      Q => \^q\(11),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(11),
      Q => \^q\(12),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(12),
      Q => \^q\(13),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(13),
      Q => \^q\(14),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(14),
      Q => \^q\(15),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(15),
      Q => \^q\(16),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(16),
      Q => \^q\(17),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(17),
      Q => \^q\(18),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(18),
      Q => \^q\(19),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(19),
      Q => \^q\(20),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(20),
      Q => \^q\(21),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(21),
      Q => \^q\(22),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(22),
      Q => \^q\(23),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(23),
      Q => \^q\(24),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(24),
      Q => \^q\(25),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(25),
      Q => \^q\(26),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(26),
      Q => \^q\(27),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABABABABABA"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => s_axis_updt_cmd_tvalid,
      I2 => \^s_axis_updt_cmd_tready\,
      I3 => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      I4 => \^sig_cmd2mstr_cmd_valid\,
      I5 => sig_cmd_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\,
      Q => \^s_axis_updt_cmd_tready\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
\sig_btt_is_zero_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => sig_btt_is_zero
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_67 is
  port (
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_init_reg_reg_0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    sig_init_done_3 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_67 : entity is "axi_sg_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_67 is
  signal \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\ : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tready\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_init_done_4 : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__4\ : label is "soft_lutpair34";
begin
  Q(26 downto 0) <= \^q\(26 downto 0);
  s_axis_ftch_cmd_tready <= \^s_axis_ftch_cmd_tready\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => '1',
      Q => \^q\(0),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(0),
      Q => \^q\(1),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(1),
      Q => \^q\(2),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(2),
      Q => \^q\(3),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(3),
      Q => \^q\(4),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(4),
      Q => \^q\(5),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(5),
      Q => \^q\(6),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(6),
      Q => \^q\(7),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(7),
      Q => \^q\(8),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(8),
      Q => \^q\(9),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(9),
      Q => \^q\(10),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(10),
      Q => \^q\(11),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(11),
      Q => \^q\(12),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(12),
      Q => \^q\(13),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(13),
      Q => \^q\(14),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(14),
      Q => \^q\(15),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(15),
      Q => \^q\(16),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(16),
      Q => \^q\(17),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(17),
      Q => \^q\(18),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(18),
      Q => \^q\(19),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(19),
      Q => \^q\(20),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(20),
      Q => \^q\(21),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(21),
      Q => \^q\(22),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(22),
      Q => \^q\(23),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(23),
      Q => \^q\(24),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(24),
      Q => \^q\(25),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0),
      D => D(25),
      Q => \^q\(26),
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBABABABABABABA"
    )
        port map (
      I0 => sig_init_done_4,
      I1 => s_axis_ftch_cmd_tvalid,
      I2 => \^s_axis_ftch_cmd_tready\,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      I4 => \^sig_cmd2mstr_cmd_valid\,
      I5 => sig_cmd_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\,
      Q => \^s_axis_ftch_cmd_tready\,
      R => sig_init_reg_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA8080AAAA8080"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I1 => \^s_axis_ftch_cmd_tready\,
      I2 => s_axis_ftch_cmd_tvalid,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      I4 => \^sig_cmd2mstr_cmd_valid\,
      I5 => sig_cmd_reg_empty,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
sig_btt_is_zero_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => sig_btt_is_zero
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I1 => sig_init_done_4,
      I2 => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      I3 => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      O => sig_init_done_i_1_n_0
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I1 => sig_init_done_3,
      I2 => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      I3 => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I1 => sig_init_done,
      I2 => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      I3 => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I1 => sig_init_done_0,
      I2 => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      I3 => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I1 => sig_init_done_1,
      I2 => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      I3 => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2
    );
\sig_init_done_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I1 => sig_init_done_2,
      I2 => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      I3 => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done_4,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      Q => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      S => sig_init_reg_reg_0
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_init_reg_reg_0,
      Q => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    sig_coelsc_tag_reg0 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    m_axis_updt_sts_tready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\ : entity is "axi_sg_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\ : STD_LOGIC;
  signal m_axis_updt_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal m_axis_updt_sts_tvalid : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of updt_decerr_i_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of updt_interr_i_i_1 : label is "soft_lutpair37";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      O => sig_coelsc_tag_reg0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(0),
      Q => m_axis_updt_sts_tdata(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(1),
      Q => m_axis_updt_sts_tdata(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(2),
      Q => m_axis_updt_sts_tdata(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(3),
      Q => m_axis_updt_sts_tdata(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
        port map (
      I0 => m_axis_updt_sts_tready,
      I1 => m_axis_updt_sts_tvalid,
      I2 => \^sig_init_done_0\,
      I3 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I4 => sig_wsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F080"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I3 => m_axis_updt_sts_tvalid,
      I4 => m_axis_updt_sts_tready,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\,
      Q => m_axis_updt_sts_tvalid,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
updt_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(5),
      O => updt_decerr_i
    );
updt_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F000E000"
    )
        port map (
      I0 => m_axis_updt_sts_tdata(6),
      I1 => m_axis_updt_sts_tdata(5),
      I2 => m_axi_sg_aresetn,
      I3 => m_axis_updt_sts_tvalid,
      I4 => m_axis_updt_sts_tdata(4),
      I5 => m_axis_updt_sts_tdata(7),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\
    );
updt_interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(4),
      O => updt_interr_i
    );
updt_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(6),
      O => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_66\ is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_rd_sts_decerr_reg_reg : in STD_LOGIC;
    m_axis_updt_sts_tready : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rsc2stat_status_0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_66\ : entity is "axi_sg_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_66\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_66\ is
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\ : STD_LOGIC;
  signal m_axis_ftch_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal m_axis_ftch_sts_tvalid : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of ftch_decerr_i_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of ftch_done_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of ftch_slverr_i_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of sig_rd_sts_decerr_reg_i_1 : label is "soft_lutpair28";
begin
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_rsc2stat_status_0(0),
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_stat2rsc_status_ready,
      I3 => m_axis_ftch_sts_tdata(5),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_rsc2stat_status_0(1),
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_stat2rsc_status_ready,
      I3 => m_axis_ftch_sts_tdata(6),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_rsc2stat_status(0),
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_stat2rsc_status_ready,
      I3 => m_axis_ftch_sts_tdata(7),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\,
      Q => m_axis_ftch_sts_tdata(5),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\,
      Q => m_axis_ftch_sts_tdata(6),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0\,
      Q => m_axis_ftch_sts_tdata(7),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
        port map (
      I0 => m_axis_updt_sts_tready,
      I1 => m_axis_ftch_sts_tvalid,
      I2 => \^sig_init_done\,
      I3 => sig_stat2rsc_status_ready,
      I4 => sig_rsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\,
      Q => sig_stat2rsc_status_ready,
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080AA80"
    )
        port map (
      I0 => sig_rd_sts_decerr_reg_reg,
      I1 => sig_stat2rsc_status_ready,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_ftch_sts_tvalid,
      I4 => m_axis_updt_sts_tready,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\,
      Q => m_axis_ftch_sts_tvalid,
      R => '0'
    );
ftch_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(5),
      O => ftch_decerr_i
    );
ftch_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(7),
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\
    );
ftch_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(6),
      O => ftch_slverr_i
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => sig_stat2rsc_status_ready,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_rd_sts_decerr_reg_reg,
      O => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_cmdsts_if is
  port (
    m_axis_updt_sts_tready : out STD_LOGIC;
    ftch_done : out STD_LOGIC;
    ftch_decerr : out STD_LOGIC;
    ftch_slverr : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_error_reg_0 : out STD_LOGIC;
    ftch_error_reg_1 : out STD_LOGIC;
    ftch_done_reg_0 : out STD_LOGIC;
    ftch_error_reg_2 : out STD_LOGIC;
    ftch_error_reg_3 : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_done_reg_1 : out STD_LOGIC;
    ftch_error_reg_4 : out STD_LOGIC;
    ftch_error_early : out STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_done_reg_2 : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_CH1_FETCH.ch1_ftch_idle_i_3\ : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_cmdsts_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_cmdsts_if is
  signal \^ftch_decerr\ : STD_LOGIC;
  signal \^ftch_done\ : STD_LOGIC;
  signal \^ftch_error_early\ : STD_LOGIC;
  signal ftch_error_early_i_1_n_0 : STD_LOGIC;
  signal ftch_error_i_1_n_0 : STD_LOGIC;
  signal \^ftch_error_reg_0\ : STD_LOGIC;
  signal \^ftch_slverr\ : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tvalid\ : STD_LOGIC;
  signal sg_rresp : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sg_rvalid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_ftch_cs[0]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_sequential_ftch_cs[0]_i_6\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_sequential_ftch_cs[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_idle_i_5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_active_i_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_active_i_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of ftch_error_i_1 : label is "soft_lutpair58";
begin
  ftch_decerr <= \^ftch_decerr\;
  ftch_done <= \^ftch_done\;
  ftch_error_early <= \^ftch_error_early\;
  ftch_error_reg_0 <= \^ftch_error_reg_0\;
  ftch_slverr <= \^ftch_slverr\;
  s_axis_ftch_cmd_tvalid <= \^s_axis_ftch_cmd_tvalid\;
\FSM_sequential_ftch_cs[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCEF"
    )
        port map (
      I0 => \^ftch_done\,
      I1 => \^ftch_error_reg_0\,
      I2 => Q(1),
      I3 => Q(0),
      O => ftch_done_reg_1
    );
\FSM_sequential_ftch_cs[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ftch_error_reg_0\,
      I1 => Q(0),
      O => ftch_error_reg_1
    );
\FSM_sequential_ftch_cs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \^ftch_done\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^ftch_error_reg_0\,
      O => D(0)
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^ftch_done\,
      I1 => Q(1),
      I2 => \^ftch_error_reg_0\,
      I3 => \GEN_CH1_FETCH.ch1_ftch_idle_i_3\,
      O => ftch_done_reg_0
    );
\GEN_CH1_UPDATE.ch1_active_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ftch_error_reg_0\,
      I1 => s_axis_mm2s_updtsts_tvalid,
      O => ftch_error_reg_2
    );
\GEN_CH2_UPDATE.ch2_active_i_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ftch_error_reg_0\,
      I1 => s_axis_s2mm_updtsts_tvalid,
      O => ftch_error_reg_3
    );
\GEN_MM2S_DMA_CONTROL.mm2s_stop_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ftch_error_reg_0\,
      I1 => \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_2\,
      O => ftch_error_reg_4
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_ftch_cmd_tvalid\,
      I1 => s_axis_ftch_cmd_tready,
      O => s_axis_ftch_cmd_tvalid_reg_0(0)
    );
ftch_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_decerr_i,
      Q => \^ftch_decerr\,
      R => SR(0)
    );
ftch_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_done_reg_2,
      Q => \^ftch_done\,
      R => SR(0)
    );
ftch_error_early_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sg_rresp(1),
      I1 => sg_rvalid,
      I2 => \^ftch_error_early\,
      O => ftch_error_early_i_1_n_0
    );
ftch_error_early_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_error_early_i_1_n_0,
      Q => \^ftch_error_early\,
      R => SR(0)
    );
ftch_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ftch_decerr\,
      I1 => \^ftch_slverr\,
      I2 => \^ftch_error_reg_0\,
      O => ftch_error_i_1_n_0
    );
ftch_error_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_error_i_1_n_0,
      Q => \^ftch_error_reg_0\,
      R => SR(0)
    );
ftch_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_slverr_i,
      Q => \^ftch_slverr\,
      R => SR(0)
    );
m_axis_ftch_sts_tready_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axi_sg_aresetn,
      Q => m_axis_updt_sts_tready,
      R => '0'
    );
s_axis_ftch_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_ftch_cmd_tvalid_reg_1,
      Q => \^s_axis_ftch_cmd_tvalid\,
      R => SR(0)
    );
\sg_rresp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axi_sg_rresp(0),
      Q => sg_rresp(1),
      R => SR(0)
    );
sg_rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axi_sg_rvalid,
      Q => sg_rvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_noqueue is
  port (
    \current_bd_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \current_bd_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_cmnd_data : in STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_noqueue;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_noqueue is
begin
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(4),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(4),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(5),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(5),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(6),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(6),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(7),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(7),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(8),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(8),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(9),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(9),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(10),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(10),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(11),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(11),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(12),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(12),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(13),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(13),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(14),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(14),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(15),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(15),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(16),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(16),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(17),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(17),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(18),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(18),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(19),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(19),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(20),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(20),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(21),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(21),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(22),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(22),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(23),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(23),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(24),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(24),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(25),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(25),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(0),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(0),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(1),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(1),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(2),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(2),
      R => SR(0)
    );
\NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => Q(3),
      Q => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(3),
      R => SR(0)
    );
\current_bd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(4),
      Q => \current_bd_reg[31]_0\(4),
      R => SR(0)
    );
\current_bd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(5),
      Q => \current_bd_reg[31]_0\(5),
      R => SR(0)
    );
\current_bd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(6),
      Q => \current_bd_reg[31]_0\(6),
      R => SR(0)
    );
\current_bd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(7),
      Q => \current_bd_reg[31]_0\(7),
      R => SR(0)
    );
\current_bd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(8),
      Q => \current_bd_reg[31]_0\(8),
      R => SR(0)
    );
\current_bd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(9),
      Q => \current_bd_reg[31]_0\(9),
      R => SR(0)
    );
\current_bd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(10),
      Q => \current_bd_reg[31]_0\(10),
      R => SR(0)
    );
\current_bd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(11),
      Q => \current_bd_reg[31]_0\(11),
      R => SR(0)
    );
\current_bd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(12),
      Q => \current_bd_reg[31]_0\(12),
      R => SR(0)
    );
\current_bd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(13),
      Q => \current_bd_reg[31]_0\(13),
      R => SR(0)
    );
\current_bd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(14),
      Q => \current_bd_reg[31]_0\(14),
      R => SR(0)
    );
\current_bd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(15),
      Q => \current_bd_reg[31]_0\(15),
      R => SR(0)
    );
\current_bd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(16),
      Q => \current_bd_reg[31]_0\(16),
      R => SR(0)
    );
\current_bd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(17),
      Q => \current_bd_reg[31]_0\(17),
      R => SR(0)
    );
\current_bd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(18),
      Q => \current_bd_reg[31]_0\(18),
      R => SR(0)
    );
\current_bd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(19),
      Q => \current_bd_reg[31]_0\(19),
      R => SR(0)
    );
\current_bd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(20),
      Q => \current_bd_reg[31]_0\(20),
      R => SR(0)
    );
\current_bd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(21),
      Q => \current_bd_reg[31]_0\(21),
      R => SR(0)
    );
\current_bd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(22),
      Q => \current_bd_reg[31]_0\(22),
      R => SR(0)
    );
\current_bd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(23),
      Q => \current_bd_reg[31]_0\(23),
      R => SR(0)
    );
\current_bd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(24),
      Q => \current_bd_reg[31]_0\(24),
      R => SR(0)
    );
\current_bd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(25),
      Q => \current_bd_reg[31]_0\(25),
      R => SR(0)
    );
\current_bd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(0),
      Q => \current_bd_reg[31]_0\(0),
      R => SR(0)
    );
\current_bd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(1),
      Q => \current_bd_reg[31]_0\(1),
      R => SR(0)
    );
\current_bd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(2),
      Q => \current_bd_reg[31]_0\(2),
      R => SR(0)
    );
\current_bd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \current_bd_reg[6]_0\(0),
      D => ftch_cmnd_data(3),
      Q => \current_bd_reg[31]_0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_pntr is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_use_crntdesc : out STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ : out STD_LOGIC;
    ch2_use_crntdesc : out STD_LOGIC;
    ch2_sg_idle_int : out STD_LOGIC;
    bd_eq : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ : out STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1\ : out STD_LOGIC;
    ftch_cmnd_data : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    \ch1_sg_idle1_inferred__0/i__carry__0_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ch2_sg_idle1_inferred__0/i__carry__0_0\ : in STD_LOGIC;
    \ch2_sg_idle1_inferred__0/i__carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_PNTR_FOR_CH2.bd_eq_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_2\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0\ : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    ch2_nxtdesc_wren : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_tvalid_latch_del : in STD_LOGIC;
    tail_updt : in STD_LOGIC;
    ch2_updt_done : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.bd_eq_reg_1\ : in STD_LOGIC;
    mm2s_ftch_stale_desc : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.bd_eq_reg_2\ : in STD_LOGIC;
    s2mm_tailpntr_updated : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.bd_eq_reg_3\ : in STD_LOGIC;
    \ftch_error_addr_reg[6]\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_pntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_pntr is
  signal \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^gen_pntr_for_ch1.ch1_sg_idle_reg_0\ : STD_LOGIC;
  signal \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0\ : STD_LOGIC;
  signal \GEN_PNTR_FOR_CH2.bd_eq_i_1_n_0\ : STD_LOGIC;
  signal \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0\ : STD_LOGIC;
  signal \GEN_PNTR_FOR_CH2.eof_latch_i_1_n_0\ : STD_LOGIC;
  signal \GEN_PNTR_FOR_CH2.first_i_1_n_0\ : STD_LOGIC;
  signal \GEN_PNTR_FOR_CH2.tail_updt_latch_i_1_n_0\ : STD_LOGIC;
  signal \^bd_eq\ : STD_LOGIC;
  signal ch1_run_stop_d1 : STD_LOGIC;
  signal \ch1_sg_idle1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \ch1_sg_idle1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \ch1_sg_idle1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \ch1_sg_idle1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \ch1_sg_idle1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \ch1_sg_idle1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \ch1_sg_idle1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \^ch1_use_crntdesc\ : STD_LOGIC;
  signal ch2_run_stop_d1 : STD_LOGIC;
  signal ch2_sg_idle1 : STD_LOGIC;
  signal \ch2_sg_idle1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \ch2_sg_idle1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \ch2_sg_idle1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \ch2_sg_idle1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \ch2_sg_idle1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \ch2_sg_idle1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \ch2_sg_idle1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \^ch2_sg_idle_int\ : STD_LOGIC;
  signal ch2_taildesc_wren_int : STD_LOGIC;
  signal \^ch2_use_crntdesc\ : STD_LOGIC;
  signal eof_latch : STD_LOGIC;
  signal first : STD_LOGIC;
  signal tail_updt_latch : STD_LOGIC;
  signal \NLW_ch1_sg_idle1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ch1_sg_idle1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ch2_sg_idle1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ch2_sg_idle1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ftch_error_addr[10]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ftch_error_addr[11]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ftch_error_addr[12]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ftch_error_addr[13]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ftch_error_addr[14]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ftch_error_addr[15]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ftch_error_addr[16]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ftch_error_addr[17]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ftch_error_addr[18]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ftch_error_addr[19]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ftch_error_addr[20]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ftch_error_addr[21]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ftch_error_addr[22]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ftch_error_addr[23]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ftch_error_addr[24]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ftch_error_addr[25]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ftch_error_addr[26]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ftch_error_addr[27]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ftch_error_addr[28]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ftch_error_addr[29]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ftch_error_addr[30]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ftch_error_addr[31]_i_2__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ftch_error_addr[6]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ftch_error_addr[7]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ftch_error_addr[8]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ftch_error_addr[9]_i_1__0\ : label is "soft_lutpair71";
begin
  \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\(25 downto 0) <= \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(25 downto 0);
  \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ <= \^gen_pntr_for_ch1.ch1_sg_idle_reg_0\;
  \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25 downto 0) <= \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(25 downto 0);
  bd_eq <= \^bd_eq\;
  ch1_use_crntdesc <= \^ch1_use_crntdesc\;
  ch2_sg_idle_int <= \^ch2_sg_idle_int\;
  ch2_use_crntdesc <= \^ch2_use_crntdesc\;
\EOF_DET.tail_updt_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => mm2s_scndry_resetn,
      I1 => s2mm_scndry_resetn,
      I2 => tail_updt,
      I3 => \^ch2_sg_idle_int\,
      I4 => tail_updt_latch,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg\
    );
\GEN_CH2_FETCH.ch2_active_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_sg_idle_reg_0\,
      I1 => mm2s_ftch_stale_desc,
      O => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ch1_use_crntdesc\,
      I1 => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0\,
      O => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(4),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(5),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(6),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(7),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(8),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(9),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(10),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(11),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(12),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(13),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(14),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(15),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(16),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(17),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(18),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(19),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(20),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(21),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(22),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(23),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(24),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(25),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(0),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(1),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(2),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(3),
      Q => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_dmacr(0),
      Q => ch1_run_stop_d1,
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_2\,
      Q => \^gen_pntr_for_ch1.ch1_sg_idle_reg_0\,
      R => '0'
    );
\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400540054545400"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0\,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => \^ch1_use_crntdesc\,
      I4 => mm2s_dmacr(0),
      I5 => ch1_run_stop_d1,
      O => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0\
    );
\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0\,
      Q => \^ch1_use_crntdesc\,
      R => '0'
    );
\GEN_PNTR_FOR_CH2.bd_eq_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054440000"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.bd_eq_reg_1\,
      I1 => \^bd_eq\,
      I2 => ch2_nxtdesc_wren,
      I3 => ch2_sg_idle1,
      I4 => m_axi_sg_aresetn,
      I5 => ch2_taildesc_wren_int,
      O => \GEN_PNTR_FOR_CH2.bd_eq_i_1_n_0\
    );
\GEN_PNTR_FOR_CH2.bd_eq_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH2.bd_eq_i_1_n_0\,
      Q => \^bd_eq\,
      R => '0'
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ch2_use_crntdesc\,
      I1 => ch2_nxtdesc_wren,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(4),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(5),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(6),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(7),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(8),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(9),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(10),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(11),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(12),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(13),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(14),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(15),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(16),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(17),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(18),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(19),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(20),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(21),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(22),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(23),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(24),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(25),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(0),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(1),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(2),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(3),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_run_stop_del,
      Q => ch2_run_stop_d1,
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"322232223222FFFF"
    )
        port map (
      I0 => \^ch2_sg_idle_int\,
      I1 => ch2_taildesc_wren_int,
      I2 => ch2_nxtdesc_wren,
      I3 => ch2_sg_idle1,
      I4 => s2mm_scndry_resetn,
      I5 => mm2s_scndry_resetn,
      O => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1\,
      Q => \^ch2_sg_idle_int\,
      R => '0'
    );
\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404044404040"
    )
        port map (
      I0 => ch2_nxtdesc_wren,
      I1 => m_axi_sg_aresetn,
      I2 => \^ch2_use_crntdesc\,
      I3 => s2mm_dmacr(0),
      I4 => s2mm_tvalid_latch_del,
      I5 => ch2_run_stop_d1,
      O => \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0\
    );
\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0\,
      Q => \^ch2_use_crntdesc\,
      R => '0'
    );
\GEN_PNTR_FOR_CH2.eof_latch_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008080800"
    )
        port map (
      I0 => ch2_updt_done,
      I1 => \^ch2_sg_idle_int\,
      I2 => eof_latch,
      I3 => s2mm_scndry_resetn,
      I4 => mm2s_scndry_resetn,
      I5 => ch2_taildesc_wren_int,
      O => \GEN_PNTR_FOR_CH2.eof_latch_i_1_n_0\
    );
\GEN_PNTR_FOR_CH2.eof_latch_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.bd_eq_reg_2\,
      I1 => s2mm_tailpntr_updated,
      I2 => \GEN_PNTR_FOR_CH2.bd_eq_reg_3\,
      I3 => tail_updt,
      O => ch2_taildesc_wren_int
    );
\GEN_PNTR_FOR_CH2.eof_latch_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH2.eof_latch_i_1_n_0\,
      Q => eof_latch,
      R => '0'
    );
\GEN_PNTR_FOR_CH2.first_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400545454005400"
    )
        port map (
      I0 => eof_latch,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => first,
      I4 => tail_updt,
      I5 => ch2_taildesc_wren_int,
      O => \GEN_PNTR_FOR_CH2.first_i_1_n_0\
    );
\GEN_PNTR_FOR_CH2.first_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH2.first_i_1_n_0\,
      Q => first,
      R => '0'
    );
\GEN_PNTR_FOR_CH2.tail_updt_latch_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AA80"
    )
        port map (
      I0 => m_axi_sg_aresetn,
      I1 => first,
      I2 => ch2_taildesc_wren_int,
      I3 => tail_updt_latch,
      I4 => tail_updt,
      I5 => eof_latch,
      O => \GEN_PNTR_FOR_CH2.tail_updt_latch_i_1_n_0\
    );
\GEN_PNTR_FOR_CH2.tail_updt_latch_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH2.tail_updt_latch_i_1_n_0\,
      Q => tail_updt_latch,
      R => '0'
    );
\ch1_sg_idle1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ch1_sg_idle1_inferred__0/i__carry_n_0\,
      CO(2) => \ch1_sg_idle1_inferred__0/i__carry_n_1\,
      CO(1) => \ch1_sg_idle1_inferred__0/i__carry_n_2\,
      CO(0) => \ch1_sg_idle1_inferred__0/i__carry_n_3\,
      CYINIT => \ch1_sg_idle1_inferred__0/i__carry__0_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ch1_sg_idle1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ch1_sg_idle1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch1_sg_idle1_inferred__0/i__carry_n_0\,
      CO(3) => CO(0),
      CO(2) => \ch1_sg_idle1_inferred__0/i__carry__0_n_1\,
      CO(1) => \ch1_sg_idle1_inferred__0/i__carry__0_n_2\,
      CO(0) => \ch1_sg_idle1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ch1_sg_idle1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\(3 downto 0)
    );
\ch2_sg_idle1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ch2_sg_idle1_inferred__0/i__carry_n_0\,
      CO(2) => \ch2_sg_idle1_inferred__0/i__carry_n_1\,
      CO(1) => \ch2_sg_idle1_inferred__0/i__carry_n_2\,
      CO(0) => \ch2_sg_idle1_inferred__0/i__carry_n_3\,
      CYINIT => \ch2_sg_idle1_inferred__0/i__carry__0_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ch2_sg_idle1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \ch2_sg_idle1_inferred__0/i__carry__0_1\(3 downto 0)
    );
\ch2_sg_idle1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ch2_sg_idle1_inferred__0/i__carry_n_0\,
      CO(3) => ch2_sg_idle1,
      CO(2) => \ch2_sg_idle1_inferred__0/i__carry__0_n_1\,
      CO(1) => \ch2_sg_idle1_inferred__0/i__carry__0_n_2\,
      CO(0) => \ch2_sg_idle1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ch2_sg_idle1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \GEN_PNTR_FOR_CH2.bd_eq_reg_0\(3 downto 0)
    );
\ftch_error_addr[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(4),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(4),
      O => ftch_cmnd_data(4)
    );
\ftch_error_addr[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(5),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(5),
      O => ftch_cmnd_data(5)
    );
\ftch_error_addr[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(6),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(6),
      O => ftch_cmnd_data(6)
    );
\ftch_error_addr[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(7),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(7),
      O => ftch_cmnd_data(7)
    );
\ftch_error_addr[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(8),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(8),
      O => ftch_cmnd_data(8)
    );
\ftch_error_addr[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(9),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(9),
      O => ftch_cmnd_data(9)
    );
\ftch_error_addr[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(10),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(10),
      O => ftch_cmnd_data(10)
    );
\ftch_error_addr[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(11),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(11),
      O => ftch_cmnd_data(11)
    );
\ftch_error_addr[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(12),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(12),
      O => ftch_cmnd_data(12)
    );
\ftch_error_addr[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(13),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(13),
      O => ftch_cmnd_data(13)
    );
\ftch_error_addr[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(14),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(14),
      O => ftch_cmnd_data(14)
    );
\ftch_error_addr[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(15),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(15),
      O => ftch_cmnd_data(15)
    );
\ftch_error_addr[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(16),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(16),
      O => ftch_cmnd_data(16)
    );
\ftch_error_addr[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(17),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(17),
      O => ftch_cmnd_data(17)
    );
\ftch_error_addr[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(18),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(18),
      O => ftch_cmnd_data(18)
    );
\ftch_error_addr[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(19),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(19),
      O => ftch_cmnd_data(19)
    );
\ftch_error_addr[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(20),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(20),
      O => ftch_cmnd_data(20)
    );
\ftch_error_addr[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(21),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(21),
      O => ftch_cmnd_data(21)
    );
\ftch_error_addr[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(22),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(22),
      O => ftch_cmnd_data(22)
    );
\ftch_error_addr[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(23),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(23),
      O => ftch_cmnd_data(23)
    );
\ftch_error_addr[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(24),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(24),
      O => ftch_cmnd_data(24)
    );
\ftch_error_addr[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(25),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(25),
      O => ftch_cmnd_data(25)
    );
\ftch_error_addr[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(0),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(0),
      O => ftch_cmnd_data(0)
    );
\ftch_error_addr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(1),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(1),
      O => ftch_cmnd_data(1)
    );
\ftch_error_addr[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(2),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(2),
      O => ftch_cmnd_data(2)
    );
\ftch_error_addr[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_pntr_for_ch1.ch1_fetch_address_i_reg[31]_0\(3),
      I1 => \ftch_error_addr_reg[6]\,
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(3),
      O => ftch_cmnd_data(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_sm is
  port (
    \GEN_CH2_FETCH.ch2_active_i_reg_0\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_active_i_reg_0\ : out STD_LOGIC;
    mm2s_ftch_idle : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0\ : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0\ : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0\ : out STD_LOGIC;
    sg_ftch_error0_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[7]\ : out STD_LOGIC;
    mm2s_ftch_stale_desc : out STD_LOGIC;
    mm2s_error_reg : out STD_LOGIC;
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0\ : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_active_i_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_FETCH.ch1_active_i_reg_1\ : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_active_i_reg_2\ : out STD_LOGIC;
    \ftch_error_addr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_1\ : out STD_LOGIC;
    \FSM_sequential_ftch_cs_reg[0]_0\ : out STD_LOGIC;
    write_cmnd_cmb : out STD_LOGIC;
    mm2s_all_idle : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    s2mm_all_idle : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    s2mm_desc_flush_i0 : out STD_LOGIC;
    s_axis_s2mm_cmd_tvalid0 : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_updt_interr_set : in STD_LOGIC;
    sg_interr_reg : in STD_LOGIC;
    mm2s_updt_slverr_set : in STD_LOGIC;
    sg_slverr_reg : in STD_LOGIC;
    mm2s_updt_decerr_set : in STD_LOGIC;
    sg_decerr_reg : in STD_LOGIC;
    s2mm_updt_interr_set : in STD_LOGIC;
    sg_interr_reg_0 : in STD_LOGIC;
    s2mm_updt_slverr_set : in STD_LOGIC;
    sg_slverr_reg_0 : in STD_LOGIC;
    s2mm_updt_decerr_set : in STD_LOGIC;
    sg_decerr_reg_0 : in STD_LOGIC;
    ch2_updt_done : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    ch1_updt_done : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_FETCH.ch1_active_i_reg_2\ : in STD_LOGIC;
    \GEN_CH1_FETCH.ch1_active_i_reg_3\ : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    ch2_sg_idle_int : in STD_LOGIC;
    \ftch_error_addr_reg[6]_0\ : in STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_idle_reg_0\ : in STD_LOGIC;
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_ftch_cs_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_ftch_cs_reg[0]_2\ : in STD_LOGIC;
    mm2s_desc_flush : in STD_LOGIC;
    \GEN_CH2_FETCH.ch2_active_i_reg_3\ : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    packet_in_progress : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    s2mm_desc_flush : in STD_LOGIC;
    s2mm_tvalid_latch : in STD_LOGIC;
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\ : in STD_LOGIC;
    ftch_done : in STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_idle_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_ftch_cs_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_ftch_cs_reg[0]_4\ : in STD_LOGIC;
    \ftch_error_addr_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    \GEN_CMD_BTT_EQL_23.mm2s_cmnd_wr_i_reg\ : in STD_LOGIC;
    mm2s_cs : in STD_LOGIC;
    cmnds_queued_shift : in STD_LOGIC;
    mm2s_updt_idle : in STD_LOGIC;
    \mm2s_ns0__1\ : in STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ : in STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0\ : in STD_LOGIC;
    ftch_error_early : in STD_LOGIC;
    dma_mm2s_error : in STD_LOGIC;
    dma_s2mm_error : in STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_1\ : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt_cmplt : in STD_LOGIC;
    \GEN_SM_FOR_NO_LENGTH.s2mm_cs\ : in STD_LOGIC;
    cmnds_queued_shift_2 : in STD_LOGIC;
    s2mm_updt_idle : in STD_LOGIC;
    desc_update_done : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_cmnd_data : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ftch_stale_desc : in STD_LOGIC;
    ftch_slverr : in STD_LOGIC;
    ftch_decerr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_sm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_sm is
  signal \FSM_sequential_ftch_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_ftch_cs[0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.GEN_CH1_FETCH_PAUSE.ch1_pause_fetch_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_active_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_active_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_active_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_active_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_active_i_i_5_n_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_active_i_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_ftch_idle_i_3_n_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_ftch_idle_i_4_n_0\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\ : STD_LOGIC;
  signal \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.GEN_CH2_FETCH_PAUSE.ch2_pause_fetch2_reg_srl2_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.GEN_CH2_FETCH_PAUSE.ch2_pause_fetch_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_active_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_active_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_active_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_active_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_active_i_i_5_n_0\ : STD_LOGIC;
  signal \^gen_ch2_fetch.ch2_active_i_reg_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_ftch_idle_i_2_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_2_n_0\ : STD_LOGIC;
  signal \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\ : STD_LOGIC;
  signal \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3_n_0\ : STD_LOGIC;
  signal \NOQUEUE_COUNT.cmnds_queued_shift[0]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ch1_pause_fetch : STD_LOGIC;
  signal ch2_pause_fetch : STD_LOGIC;
  signal ch2_pause_fetch3 : STD_LOGIC;
  signal \^dmacr_i_reg[2]\ : STD_LOGIC;
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal ftch_cmnd_wr : STD_LOGIC;
  signal ftch_error_addr_1 : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^mm2s_error_reg\ : STD_LOGIC;
  signal mm2s_ftch_decerr_set : STD_LOGIC;
  signal \^mm2s_ftch_idle\ : STD_LOGIC;
  signal mm2s_ftch_interr_set : STD_LOGIC;
  signal mm2s_ftch_slverr_set : STD_LOGIC;
  signal \^mm2s_ftch_stale_desc\ : STD_LOGIC;
  signal \^s2mm_all_idle\ : STD_LOGIC;
  signal s2mm_ftch_decerr_set : STD_LOGIC;
  signal s2mm_ftch_idle : STD_LOGIC;
  signal s2mm_ftch_interr_set : STD_LOGIC;
  signal s2mm_ftch_slverr_set : STD_LOGIC;
  signal s2mm_ftch_stale_desc : STD_LOGIC;
  signal \service_ch113_out__5\ : STD_LOGIC;
  signal service_ch2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_ftch_cs[0]_i_5\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \FSM_sequential_ftch_cs[0]_i_8\ : label is "soft_lutpair79";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_ftch_cs_reg[0]\ : label is "fetch_error:11,fetch_status:10,idle:00,fetch_descriptor:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_ftch_cs_reg[1]\ : label is "fetch_error:11,fetch_status:10,idle:00,fetch_descriptor:01";
  attribute SOFT_HLUTNM of \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_active_i_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_active_i_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_idle_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\ : label is "soft_lutpair94";
  attribute srl_name : string;
  attribute srl_name of \GEN_CH2_FETCH.GEN_CH2_FETCH_PAUSE.ch2_pause_fetch2_reg_srl2\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_CH2_FETCH.GEN_CH2_FETCH_PAUSE.ch2_pause_fetch2_reg_srl2 ";
  attribute SOFT_HLUTNM of \GEN_CH2_FETCH.ch2_active_i_i_4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \GEN_CH2_FETCH.ch2_ftch_idle_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \current_bd[31]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ftch_error_addr[10]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ftch_error_addr[11]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ftch_error_addr[12]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ftch_error_addr[13]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ftch_error_addr[14]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ftch_error_addr[15]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ftch_error_addr[16]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ftch_error_addr[17]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ftch_error_addr[18]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ftch_error_addr[19]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ftch_error_addr[20]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ftch_error_addr[21]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ftch_error_addr[22]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ftch_error_addr[23]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ftch_error_addr[24]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ftch_error_addr[25]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ftch_error_addr[26]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ftch_error_addr[27]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ftch_error_addr[28]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ftch_error_addr[29]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ftch_error_addr[30]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ftch_error_addr[31]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ftch_error_addr[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ftch_error_addr[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ftch_error_addr[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ftch_error_addr[9]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of s2mm_halted_set_i_1 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of s_axis_ftch_cmd_tvalid_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of sg_decerr_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sg_decerr_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of sg_ftch_error_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sg_ftch_error_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of sg_interr_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sg_interr_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of sg_slverr_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sg_slverr_i_1__0\ : label is "soft_lutpair97";
begin
  \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0\ <= \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\;
  \GEN_CH1_FETCH.ch1_active_i_reg_0\ <= \^gen_ch1_fetch.ch1_active_i_reg_0\;
  \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_1\ <= \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\;
  \GEN_CH2_FETCH.ch2_active_i_reg_0\ <= \^gen_ch2_fetch.ch2_active_i_reg_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \dmacr_i_reg[2]\ <= \^dmacr_i_reg[2]\;
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  mm2s_error_reg <= \^mm2s_error_reg\;
  mm2s_ftch_idle <= \^mm2s_ftch_idle\;
  mm2s_ftch_stale_desc <= \^mm2s_ftch_stale_desc\;
  s2mm_all_idle <= \^s2mm_all_idle\;
\FSM_sequential_ftch_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8A8A800"
    )
        port map (
      I0 => \FSM_sequential_ftch_cs_reg[0]_1\,
      I1 => \service_ch113_out__5\,
      I2 => service_ch2,
      I3 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I4 => \FSM_sequential_ftch_cs[0]_i_5_n_0\,
      I5 => \FSM_sequential_ftch_cs_reg[0]_2\,
      O => \FSM_sequential_ftch_cs[0]_i_1_n_0\
    );
\FSM_sequential_ftch_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => mm2s_dmacr(0),
      I1 => \GEN_CH2_FETCH.ch2_active_i_reg_3\,
      I2 => mm2s_desc_flush,
      I3 => ch1_pause_fetch,
      I4 => \^mm2s_ftch_stale_desc\,
      I5 => \GEN_CH1_FETCH.ch1_ftch_idle_reg_0\,
      O => \service_ch113_out__5\
    );
\FSM_sequential_ftch_cs[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_sequential_ftch_cs_reg[0]_3\,
      I1 => ch2_sg_idle_int,
      I2 => s2mm_ftch_stale_desc,
      I3 => ch2_pause_fetch3,
      I4 => \GEN_CH2_FETCH.ch2_active_i_reg_3\,
      I5 => \FSM_sequential_ftch_cs_reg[0]_4\,
      O => service_ch2
    );
\FSM_sequential_ftch_cs[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I1 => \^q\(1),
      O => \FSM_sequential_ftch_cs[0]_i_5_n_0\
    );
\FSM_sequential_ftch_cs[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^mm2s_ftch_stale_desc\,
      I1 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I2 => ftch_error_early,
      O => \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\
    );
\FSM_sequential_ftch_cs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \FSM_sequential_ftch_cs[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_sequential_ftch_cs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => cmnds_queued_shift,
      I1 => mm2s_cs,
      I2 => \^mm2s_ftch_idle\,
      I3 => mm2s_updt_idle,
      I4 => \mm2s_ns0__1\,
      O => mm2s_all_idle
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000010001000"
    )
        port map (
      I0 => \GEN_SM_FOR_NO_LENGTH.s2mm_cs\,
      I1 => cmnds_queued_shift_2,
      I2 => s2mm_ftch_idle,
      I3 => s2mm_updt_idle,
      I4 => \^dmacr_i_reg[2]_0\,
      I5 => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3__0_n_0\,
      O => \^s2mm_all_idle\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I2 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(2),
      I3 => m_axi_sg_rvalid,
      O => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3__0_n_0\
    );
\GEN_CH1_FETCH.GEN_CH1_FETCH_PAUSE.ch1_pause_fetch_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540054005400"
    )
        port map (
      I0 => ch1_updt_done,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => ch1_pause_fetch,
      I4 => ftch_cmnd_wr,
      I5 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      O => \GEN_CH1_FETCH.GEN_CH1_FETCH_PAUSE.ch1_pause_fetch_i_1_n_0\
    );
\GEN_CH1_FETCH.GEN_CH1_FETCH_PAUSE.ch1_pause_fetch_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.GEN_CH1_FETCH_PAUSE.ch1_pause_fetch_i_1_n_0\,
      Q => ch1_pause_fetch,
      R => '0'
    );
\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_stale_desc,
      I1 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I2 => \^mm2s_ftch_stale_desc\,
      O => \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0\
    );
\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0\,
      Q => \^mm2s_ftch_stale_desc\,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_active_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0F0F0E0F0C0F0"
    )
        port map (
      I0 => \GEN_CH1_FETCH.ch1_active_i_i_2_n_0\,
      I1 => D(0),
      I2 => \GEN_CH1_FETCH.ch1_active_i_i_3_n_0\,
      I3 => service_ch2,
      I4 => \^q\(1),
      I5 => \service_ch113_out__5\,
      O => \GEN_CH1_FETCH.ch1_active_i_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_active_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I1 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      O => \GEN_CH1_FETCH.ch1_active_i_i_2_n_0\
    );
\GEN_CH1_FETCH.ch1_active_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \GEN_CH1_FETCH.ch1_active_i_i_4_n_0\,
      I2 => \GEN_CH1_FETCH.ch1_active_i_reg_2\,
      I3 => \GEN_CH1_FETCH.ch1_active_i_i_5_n_0\,
      I4 => \GEN_CH1_FETCH.ch1_active_i_reg_3\,
      I5 => m_axi_sg_aresetn,
      O => \GEN_CH1_FETCH.ch1_active_i_i_3_n_0\
    );
\GEN_CH1_FETCH.ch1_active_i_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D5"
    )
        port map (
      I0 => \^q\(1),
      I1 => ftch_done,
      I2 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I3 => \^q\(0),
      I4 => \ftch_error_addr_reg[6]_0\,
      O => \GEN_CH1_FETCH.ch1_active_i_i_4_n_0\
    );
\GEN_CH1_FETCH.ch1_active_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => packet_in_progress,
      I1 => mm2s_dmacr(0),
      I2 => \^mm2s_error_reg\,
      I3 => soft_reset,
      I4 => \^gen_ch1_fetch.gen_ch1_stale_check.ch1_stale_descriptor_reg_0\,
      I5 => ch1_pause_fetch,
      O => \GEN_CH1_FETCH.ch1_active_i_i_5_n_0\
    );
\GEN_CH1_FETCH.ch1_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_active_i_i_1_n_0\,
      Q => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      R => '0'
    );
\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_decerr,
      I1 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I2 => mm2s_ftch_decerr_set,
      O => \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0\,
      Q => mm2s_ftch_decerr_set,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAEAFFFF"
    )
        port map (
      I0 => mm2s_ftch_interr_set,
      I1 => \GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0\,
      I2 => \GEN_CH1_FETCH.ch1_ftch_idle_reg_0\,
      I3 => \^mm2s_ftch_idle\,
      I4 => m_axi_sg_aresetn,
      I5 => \ftch_error_addr_reg[6]_0\,
      O => \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF0000"
    )
        port map (
      I0 => \GEN_CH1_FETCH.ch1_active_i_reg_3\,
      I1 => mm2s_desc_flush,
      I2 => ch1_pause_fetch,
      I3 => \GEN_CH1_FETCH.ch1_active_i_reg_2\,
      I4 => \GEN_CH1_FETCH.ch1_ftch_idle_i_3_n_0\,
      I5 => \GEN_CH1_FETCH.ch1_ftch_idle_i_4_n_0\,
      O => \GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF515F515F515F"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[6]_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \GEN_CH1_FETCH.ch1_ftch_idle_i_2_0\,
      I5 => service_ch2,
      O => \GEN_CH1_FETCH.ch1_ftch_idle_i_3_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \GEN_CH1_FETCH.ch1_ftch_idle_i_4_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0\,
      Q => \^mm2s_ftch_idle\,
      R => '0'
    );
\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^mm2s_ftch_stale_desc\,
      I1 => \ftch_error_addr_reg[6]_0\,
      I2 => ftch_done,
      I3 => mm2s_ftch_interr_set,
      O => \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0\,
      Q => mm2s_ftch_interr_set,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_slverr,
      I1 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I2 => mm2s_ftch_slverr_set,
      O => \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0\
    );
\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0\,
      Q => mm2s_ftch_slverr_set,
      R => SR(0)
    );
\GEN_CH2_FETCH.GEN_CH2_FETCH_PAUSE.ch2_pause_fetch2_reg_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => m_axi_sg_aclk,
      D => ch2_pause_fetch,
      Q => \GEN_CH2_FETCH.GEN_CH2_FETCH_PAUSE.ch2_pause_fetch2_reg_srl2_n_0\
    );
\GEN_CH2_FETCH.GEN_CH2_FETCH_PAUSE.ch2_pause_fetch3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.GEN_CH2_FETCH_PAUSE.ch2_pause_fetch2_reg_srl2_n_0\,
      Q => ch2_pause_fetch3,
      R => '0'
    );
\GEN_CH2_FETCH.GEN_CH2_FETCH_PAUSE.ch2_pause_fetch_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540054005400"
    )
        port map (
      I0 => ch2_updt_done,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => ch2_pause_fetch,
      I4 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I5 => ftch_cmnd_wr,
      O => \GEN_CH2_FETCH.GEN_CH2_FETCH_PAUSE.ch2_pause_fetch_i_1_n_0\
    );
\GEN_CH2_FETCH.GEN_CH2_FETCH_PAUSE.ch2_pause_fetch_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.GEN_CH2_FETCH_PAUSE.ch2_pause_fetch_i_1_n_0\,
      Q => ch2_pause_fetch,
      R => '0'
    );
\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_stale_desc,
      I1 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I2 => s2mm_ftch_stale_desc,
      O => \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0\
    );
\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0\,
      Q => s2mm_ftch_stale_desc,
      R => SR(0)
    );
\GEN_CH2_FETCH.ch2_active_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA80000000000"
    )
        port map (
      I0 => m_axi_sg_aresetn,
      I1 => \GEN_CH2_FETCH.ch2_active_i_i_2_n_0\,
      I2 => \GEN_CH2_FETCH.ch2_active_i_i_3_n_0\,
      I3 => \GEN_CH2_FETCH.ch2_active_i_i_4_n_0\,
      I4 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I5 => \GEN_CH2_FETCH.ch2_active_i_i_5_n_0\,
      O => \GEN_CH2_FETCH.ch2_active_i_i_1_n_0\
    );
\GEN_CH2_FETCH.ch2_active_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ftch_done,
      I1 => \^q\(1),
      I2 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      O => \GEN_CH2_FETCH.ch2_active_i_i_2_n_0\
    );
\GEN_CH2_FETCH.ch2_active_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555155555555"
    )
        port map (
      I0 => \^q\(1),
      I1 => \GEN_CH1_FETCH.ch1_active_i_reg_2\,
      I2 => ch1_pause_fetch,
      I3 => mm2s_desc_flush,
      I4 => \GEN_CH2_FETCH.ch2_active_i_reg_3\,
      I5 => mm2s_dmacr(0),
      O => \GEN_CH2_FETCH.ch2_active_i_i_3_n_0\
    );
\GEN_CH2_FETCH.ch2_active_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => service_ch2,
      I1 => \^q\(0),
      I2 => \ftch_error_addr_reg[6]_0\,
      O => \GEN_CH2_FETCH.ch2_active_i_i_4_n_0\
    );
\GEN_CH2_FETCH.ch2_active_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => \GEN_CH1_FETCH.ch1_active_i_reg_3\,
      I1 => mm2s_desc_flush,
      I2 => ch1_pause_fetch,
      I3 => \GEN_CH1_FETCH.ch1_active_i_reg_2\,
      I4 => \FSM_sequential_ftch_cs[0]_i_5_n_0\,
      I5 => D(0),
      O => \GEN_CH2_FETCH.ch2_active_i_i_5_n_0\
    );
\GEN_CH2_FETCH.ch2_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_active_i_i_1_n_0\,
      Q => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      R => '0'
    );
\GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_decerr,
      I1 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I2 => s2mm_ftch_decerr_set,
      O => \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0\
    );
\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0\,
      Q => s2mm_ftch_decerr_set,
      R => SR(0)
    );
\GEN_CH2_FETCH.ch2_ftch_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAEAFFFF"
    )
        port map (
      I0 => s2mm_ftch_interr_set,
      I1 => \GEN_CH2_FETCH.ch2_ftch_idle_i_2_n_0\,
      I2 => ch2_sg_idle_int,
      I3 => s2mm_ftch_idle,
      I4 => m_axi_sg_aresetn,
      I5 => \ftch_error_addr_reg[6]_0\,
      O => \GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0\
    );
\GEN_CH2_FETCH.ch2_ftch_idle_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF110155"
    )
        port map (
      I0 => service_ch2,
      I1 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I2 => \ftch_error_addr_reg[6]_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \GEN_CH2_FETCH.ch2_ftch_idle_i_2_n_0\
    );
\GEN_CH2_FETCH.ch2_ftch_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0\,
      Q => s2mm_ftch_idle,
      R => '0'
    );
\GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => s2mm_ftch_stale_desc,
      I1 => \ftch_error_addr_reg[6]_0\,
      I2 => ftch_done,
      I3 => s2mm_ftch_interr_set,
      O => \GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1_n_0\
    );
\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1_n_0\,
      Q => s2mm_ftch_interr_set,
      R => SR(0)
    );
\GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_slverr,
      I1 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I2 => s2mm_ftch_slverr_set,
      O => \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0\
    );
\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0\,
      Q => s2mm_ftch_slverr_set,
      R => SR(0)
    );
\GEN_CMD_BTT_EQL_23.mm2s_cmnd_wr_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005400"
    )
        port map (
      I0 => \^dmacr_i_reg[2]\,
      I1 => mm2s_dmacr(0),
      I2 => packet_in_progress,
      I3 => \GEN_CMD_BTT_EQL_23.mm2s_cmnd_wr_i_reg\,
      I4 => mm2s_cs,
      O => write_cmnd_cmb
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I1 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(2),
      I2 => m_axi_sg_rvalid,
      I3 => m_axi_sg_rdata(0),
      O => s_axis_s2mm_cmd_tvalid0
    );
\GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \^mm2s_error_reg\,
      I1 => \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\,
      I2 => \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0\,
      I3 => \^mm2s_ftch_stale_desc\,
      I4 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I5 => ftch_error_early,
      O => \^dmacr_i_reg[2]\
    );
\GEN_MM2S_DMA_CONTROL.mm2s_stop_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => dma_mm2s_error,
      I1 => dma_s2mm_error,
      I2 => s2mm_ftch_stale_desc,
      I3 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I4 => ftch_error_early,
      I5 => \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_1\,
      O => \^mm2s_error_reg\
    );
\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(1),
      I2 => m_axi_sg_rvalid,
      O => \GEN_CH1_FETCH.ch1_active_i_reg_1\
    );
\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I1 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(1),
      I2 => m_axi_sg_rvalid,
      O => \GEN_CH2_FETCH.ch2_active_i_reg_2\
    );
\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => s2mm_dmacr(0),
      O => s2mm_desc_flush_i0
    );
\GEN_S2MM_DMA_CONTROL.s2mm_stop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_2_n_0\,
      I1 => \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\,
      I2 => \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0\,
      I3 => s2mm_ftch_stale_desc,
      I4 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I5 => ftch_error_early,
      O => \^dmacr_i_reg[2]_0\
    );
\GEN_S2MM_DMA_CONTROL.s2mm_stop_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => dma_s2mm_error,
      I1 => dma_mm2s_error,
      I2 => \^mm2s_ftch_stale_desc\,
      I3 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I4 => ftch_error_early,
      I5 => \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_1\,
      O => \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_2_n_0\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(2),
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rdata(0),
      I3 => m_axi_sg_aresetn,
      I4 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\,
      I5 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3_n_0\,
      O => \counter_reg[7]\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8AFFFF8A8A8A8A"
    )
        port map (
      I0 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I1 => s2mm_desc_flush,
      I2 => s2mm_tvalid_latch,
      I3 => \^dmacr_i_reg[2]\,
      I4 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\,
      I5 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      O => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I1 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I2 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(0),
      I3 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(1),
      I4 => ftch_cmnd_wr,
      O => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3_n_0\
    );
\NOQUEUE_COUNT.cmnds_queued_shift[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002A02"
    )
        port map (
      I0 => s2mm_scndry_resetn,
      I1 => \NOQUEUE_COUNT.cmnds_queued_shift[0]_i_2_n_0\,
      I2 => desc_update_done,
      I3 => cmnds_queued_shift_2,
      I4 => \^dmacr_i_reg[2]_0\,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg\
    );
\NOQUEUE_COUNT.cmnds_queued_shift[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_SM_FOR_NO_LENGTH.s2mm_cs\,
      I1 => \^dmacr_i_reg[2]_0\,
      I2 => s2mm_dmacr(0),
      I3 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I4 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(2),
      I5 => m_axi_sg_rvalid,
      O => \NOQUEUE_COUNT.cmnds_queued_shift[0]_i_2_n_0\
    );
\current_bd[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I1 => \^gen_ch1_fetch.ch1_active_i_reg_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \ftch_error_addr_reg[6]_0\,
      O => \GEN_CH2_FETCH.ch2_active_i_reg_1\(0)
    );
\ftch_error_addr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(10),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(4),
      O => \ftch_error_addr_reg[31]_0\(4)
    );
\ftch_error_addr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(11),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(5),
      O => \ftch_error_addr_reg[31]_0\(5)
    );
\ftch_error_addr[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(12),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(6),
      O => \ftch_error_addr_reg[31]_0\(6)
    );
\ftch_error_addr[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(13),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(7),
      O => \ftch_error_addr_reg[31]_0\(7)
    );
\ftch_error_addr[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(14),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(8),
      O => \ftch_error_addr_reg[31]_0\(8)
    );
\ftch_error_addr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(15),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(9),
      O => \ftch_error_addr_reg[31]_0\(9)
    );
\ftch_error_addr[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(16),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(10),
      O => \ftch_error_addr_reg[31]_0\(10)
    );
\ftch_error_addr[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(17),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(11),
      O => \ftch_error_addr_reg[31]_0\(11)
    );
\ftch_error_addr[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(18),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(12),
      O => \ftch_error_addr_reg[31]_0\(12)
    );
\ftch_error_addr[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(19),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(13),
      O => \ftch_error_addr_reg[31]_0\(13)
    );
\ftch_error_addr[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(20),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(14),
      O => \ftch_error_addr_reg[31]_0\(14)
    );
\ftch_error_addr[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(21),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(15),
      O => \ftch_error_addr_reg[31]_0\(15)
    );
\ftch_error_addr[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(22),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(16),
      O => \ftch_error_addr_reg[31]_0\(16)
    );
\ftch_error_addr[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(23),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(17),
      O => \ftch_error_addr_reg[31]_0\(17)
    );
\ftch_error_addr[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(24),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(18),
      O => \ftch_error_addr_reg[31]_0\(18)
    );
\ftch_error_addr[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(25),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(19),
      O => \ftch_error_addr_reg[31]_0\(19)
    );
\ftch_error_addr[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(26),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(20),
      O => \ftch_error_addr_reg[31]_0\(20)
    );
\ftch_error_addr[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(27),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(21),
      O => \ftch_error_addr_reg[31]_0\(21)
    );
\ftch_error_addr[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(28),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(22),
      O => \ftch_error_addr_reg[31]_0\(22)
    );
\ftch_error_addr[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(29),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(23),
      O => \ftch_error_addr_reg[31]_0\(23)
    );
\ftch_error_addr[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(30),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(24),
      O => \ftch_error_addr_reg[31]_0\(24)
    );
\ftch_error_addr[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \ftch_error_addr_reg[6]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => ftch_cmnd_wr
    );
\ftch_error_addr[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(31),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(25),
      O => \ftch_error_addr_reg[31]_0\(25)
    );
\ftch_error_addr[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mm2s_ftch_interr_set,
      I1 => s2mm_ftch_decerr_set,
      I2 => s2mm_ftch_slverr_set,
      I3 => s2mm_ftch_interr_set,
      I4 => mm2s_ftch_slverr_set,
      I5 => mm2s_ftch_decerr_set,
      O => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\
    );
\ftch_error_addr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(6),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(0),
      O => \ftch_error_addr_reg[31]_0\(0)
    );
\ftch_error_addr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(7),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(1),
      O => \ftch_error_addr_reg[31]_0\(1)
    );
\ftch_error_addr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(8),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(2),
      O => \ftch_error_addr_reg[31]_0\(2)
    );
\ftch_error_addr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ftch_error_addr_1(9),
      I1 => \^gen_ch1_fetch.ch1_ftch_interr_set_i_reg_1\,
      I2 => \ftch_error_addr_reg[31]_1\(3),
      O => \ftch_error_addr_reg[31]_0\(3)
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(4),
      Q => ftch_error_addr_1(10),
      R => SR(0)
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(5),
      Q => ftch_error_addr_1(11),
      R => SR(0)
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(6),
      Q => ftch_error_addr_1(12),
      R => SR(0)
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(7),
      Q => ftch_error_addr_1(13),
      R => SR(0)
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(8),
      Q => ftch_error_addr_1(14),
      R => SR(0)
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(9),
      Q => ftch_error_addr_1(15),
      R => SR(0)
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(10),
      Q => ftch_error_addr_1(16),
      R => SR(0)
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(11),
      Q => ftch_error_addr_1(17),
      R => SR(0)
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(12),
      Q => ftch_error_addr_1(18),
      R => SR(0)
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(13),
      Q => ftch_error_addr_1(19),
      R => SR(0)
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(14),
      Q => ftch_error_addr_1(20),
      R => SR(0)
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(15),
      Q => ftch_error_addr_1(21),
      R => SR(0)
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(16),
      Q => ftch_error_addr_1(22),
      R => SR(0)
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(17),
      Q => ftch_error_addr_1(23),
      R => SR(0)
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(18),
      Q => ftch_error_addr_1(24),
      R => SR(0)
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(19),
      Q => ftch_error_addr_1(25),
      R => SR(0)
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(20),
      Q => ftch_error_addr_1(26),
      R => SR(0)
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(21),
      Q => ftch_error_addr_1(27),
      R => SR(0)
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(22),
      Q => ftch_error_addr_1(28),
      R => SR(0)
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(23),
      Q => ftch_error_addr_1(29),
      R => SR(0)
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(24),
      Q => ftch_error_addr_1(30),
      R => SR(0)
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(25),
      Q => ftch_error_addr_1(31),
      R => SR(0)
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(0),
      Q => ftch_error_addr_1(6),
      R => SR(0)
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(1),
      Q => ftch_error_addr_1(7),
      R => SR(0)
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(2),
      Q => ftch_error_addr_1(8),
      R => SR(0)
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => ftch_cmnd_wr,
      D => ftch_cmnd_data(3),
      Q => ftch_error_addr_1(9),
      R => SR(0)
    );
s2mm_halted_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => s2mm_halt_cmplt,
      I2 => \^dmacr_i_reg[2]_0\,
      I3 => \^s2mm_all_idle\,
      O => s2mm_halted_set0
    );
s_axis_ftch_cmd_tvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0202"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \ftch_error_addr_reg[6]_0\,
      I3 => s_axis_ftch_cmd_tready,
      I4 => s_axis_ftch_cmd_tvalid,
      O => \FSM_sequential_ftch_cs_reg[0]_0\
    );
sg_decerr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mm2s_ftch_decerr_set,
      I1 => mm2s_updt_decerr_set,
      I2 => sg_decerr_reg,
      O => \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0\
    );
\sg_decerr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s2mm_ftch_decerr_set,
      I1 => s2mm_updt_decerr_set,
      I2 => sg_decerr_reg_0,
      O => \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0\
    );
sg_ftch_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mm2s_ftch_decerr_set,
      I1 => mm2s_ftch_slverr_set,
      I2 => mm2s_ftch_interr_set,
      O => sg_ftch_error0
    );
\sg_ftch_error_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s2mm_ftch_slverr_set,
      I1 => s2mm_ftch_interr_set,
      I2 => s2mm_ftch_decerr_set,
      O => sg_ftch_error0_0
    );
sg_interr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mm2s_ftch_interr_set,
      I1 => mm2s_updt_interr_set,
      I2 => sg_interr_reg,
      O => \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0\
    );
\sg_interr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s2mm_ftch_interr_set,
      I1 => s2mm_updt_interr_set,
      I2 => sg_interr_reg_0,
      O => \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0\
    );
sg_slverr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mm2s_ftch_slverr_set,
      I1 => mm2s_updt_slverr_set,
      I2 => sg_slverr_reg,
      O => \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0\
    );
\sg_slverr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s2mm_ftch_slverr_set,
      I1 => s2mm_updt_slverr_set,
      I2 => sg_slverr_reg_0,
      O => \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_intrpt is
  port (
    ch1_delay_cnt_en : out STD_LOGIC;
    mm2s_dly_irq_set : out STD_LOGIC;
    mm2s_ioc_irq_set : out STD_LOGIC;
    ch2_delay_cnt_en : out STD_LOGIC;
    s2mm_dly_irq_set : out STD_LOGIC;
    s2mm_ioc_irq_set : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : in STD_LOGIC;
    ch1_dly_fast_cnt0 : in STD_LOGIC;
    ch2_dly_fast_cnt0 : in STD_LOGIC;
    \ch1_thresh_count1__1\ : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0\ : in STD_LOGIC;
    \ch2_thresh_count1__1\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0\ : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ : in STD_LOGIC;
    \ch1_delay_zero__6\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0\ : in STD_LOGIC;
    \ch2_delay_zero__6\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_intrpt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_intrpt is
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_7_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal minusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \minusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_2\ : label is "soft_lutpair20";
begin
  \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(7 downto 0);
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(7 downto 0) <= \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(7 downto 0);
  \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      O => minusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      O => minusOp(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      O => minusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      O => minusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(4),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      O => minusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(5),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(4),
      O => minusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\,
      I2 => ch1_dly_fast_cnt0,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(6),
      O => minusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(4),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(5),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => minusOp(0),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => minusOp(1),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => minusOp(2),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => minusOp(3),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => minusOp(4),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(4),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => minusOp(5),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(5),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => minusOp(6),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(6),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\,
      I2 => ch1_dly_fast_cnt0,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1_n_0\,
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\,
      Q => ch1_delay_cnt_en,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => plusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_5_n_0\,
      I1 => \^q\(6),
      O => plusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\,
      I3 => ch1_dly_fast_cnt0,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_5_n_0\,
      I2 => \^q\(7),
      O => plusOp(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_6_n_0\,
      I1 => \^q\(1),
      I2 => mm2s_dmacr(9),
      I3 => \^q\(0),
      I4 => mm2s_dmacr(8),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_7_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => mm2s_dmacr(15),
      I2 => \^q\(6),
      I3 => mm2s_dmacr(14),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => mm2s_dmacr(12),
      I2 => \^q\(3),
      I3 => mm2s_dmacr(11),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_6_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => mm2s_dmacr(13),
      I2 => \^q\(2),
      I3 => mm2s_dmacr(10),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_7_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(0),
      Q => \^q\(0),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(1),
      Q => \^q\(1),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(2),
      Q => \^q\(2),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(3),
      Q => \^q\(3),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(4),
      Q => \^q\(4),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(5),
      Q => \^q\(5),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(6),
      Q => \^q\(6),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(7),
      Q => \^q\(7),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\,
      I4 => \ch1_delay_zero__6\,
      I5 => ch1_dly_fast_cnt0,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1_n_0\,
      Q => mm2s_dly_irq_set,
      R => '0'
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440000000000000"
    )
        port map (
      I0 => \ch1_thresh_count1__1\,
      I1 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0\,
      I2 => s2mm_scndry_resetn,
      I3 => mm2s_scndry_resetn,
      I4 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0\,
      I5 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(1),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(3),
      I3 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(2),
      O => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(6),
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(5),
      I3 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0\,
      Q => mm2s_ioc_irq_set,
      R => '0'
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => mm2s_dmacr(0),
      I1 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(1),
      I2 => mm2s_dmacr(1),
      I3 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      I3 => mm2s_dmacr(2),
      I4 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(2),
      I4 => mm2s_dmacr(3),
      I5 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0\,
      I2 => mm2s_dmacr(4),
      I3 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(5),
      I1 => \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0\,
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(4),
      I3 => mm2s_dmacr(5),
      I4 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(4),
      I2 => \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0\,
      I3 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(5),
      I4 => mm2s_dmacr(6),
      I5 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(6),
      I2 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0\,
      I3 => mm2s_dmacr(7),
      I4 => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(3),
      I5 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(5),
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0\,
      I1 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(7),
      I2 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(5),
      I4 => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(4),
      I5 => \ch1_thresh_count1__1\,
      O => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(0),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(1),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(2),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(3),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(4),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(5),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(6),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0\,
      Q => \^gen_include_mm2s.ch1_thresh_count_reg[7]_0\(7),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(0),
      O => \minusOp__0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(1),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(0),
      O => \minusOp__0\(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(2),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(0),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(1),
      O => \minusOp__0\(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(3),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(1),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(0),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(2),
      O => \minusOp__0\(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(4),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(2),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(0),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(1),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(3),
      O => \minusOp__0\(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(5),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(3),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(1),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(0),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(2),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(4),
      O => \minusOp__0\(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(6),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0\,
      I2 => ch2_dly_fast_cnt0,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(6),
      O => \minusOp__0\(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(4),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(2),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(0),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(1),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(3),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(5),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \minusOp__0\(0),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(0),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \minusOp__0\(1),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(1),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \minusOp__0\(2),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(2),
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \minusOp__0\(3),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(3),
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \minusOp__0\(4),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(4),
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \minusOp__0\(5),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(5),
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \minusOp__0\(6),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(6),
      S => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg\(6),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0\,
      I2 => ch2_dly_fast_cnt0,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1_n_0\,
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\,
      Q => ch2_delay_cnt_en,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      O => \plusOp__0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      O => \plusOp__0\(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      O => \plusOp__0\(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      O => \plusOp__0\(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      I4 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      O => \plusOp__0\(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I4 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      I5 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(5),
      O => \plusOp__0\(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_5_n_0\,
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(6),
      O => \plusOp__0\(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\,
      I3 => ch2_dly_fast_cnt0,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(6),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_5_n_0\,
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(7),
      O => \plusOp__0\(7)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_6_n_0\,
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I2 => s2mm_dmacr(9),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I4 => s2mm_dmacr(8),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_7_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(7),
      I1 => s2mm_dmacr(15),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(6),
      I3 => s2mm_dmacr(14),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      I1 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      I4 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      I5 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(5),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_5_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      I1 => s2mm_dmacr(12),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      I3 => s2mm_dmacr(11),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_6_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(5),
      I1 => s2mm_dmacr(13),
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      I3 => s2mm_dmacr(10),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_7_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(0),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(0),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(1),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(1),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(2),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(2),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(3),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(3),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(4),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(4),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(5),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(5),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(6),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(6),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => \plusOp__0\(7),
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_delay_count_reg[7]_0\(7),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0\,
      I4 => \ch2_delay_zero__6\,
      I5 => ch2_dly_fast_cnt0,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1_n_0\,
      Q => s2mm_dly_irq_set,
      R => '0'
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440000000000000"
    )
        port map (
      I0 => \ch2_thresh_count1__1\,
      I1 => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3_n_0\,
      I2 => s2mm_scndry_resetn,
      I3 => mm2s_scndry_resetn,
      I4 => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0\,
      I5 => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      O => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(6),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0\,
      Q => s2mm_ioc_irq_set,
      R => '0'
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I2 => s2mm_dmacr(1),
      I3 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I3 => s2mm_dmacr(2),
      I4 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      I4 => s2mm_dmacr(3),
      I5 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_2_n_0\,
      I2 => s2mm_dmacr(4),
      I3 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      I1 => \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_2_n_0\,
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      I3 => s2mm_dmacr(5),
      I4 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      I2 => \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_2_n_0\,
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      I4 => s2mm_dmacr(6),
      I5 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(6),
      I2 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3_n_0\,
      I3 => s2mm_dmacr(7),
      I4 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      I5 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3_n_0\,
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(7),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      I4 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      I5 => \ch2_thresh_count1__1\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(6),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rd_status_cntl is
  port (
    sig_rsc2stat_status_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rsc2stat_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : in STD_LOGIC;
    sig_push_rd_sts_reg : in STD_LOGIC;
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_okay : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC;
    sig_data2rsc_slverr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rd_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rd_status_cntl is
  signal \sig_rd_sts_okay_reg0__0\ : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal \^sig_rsc2stat_status_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  sig_rsc2stat_status_0(1 downto 0) <= \^sig_rsc2stat_status_0\(1 downto 0);
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rsc2stat_status_0\(0),
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_okay_reg0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sig_data2rsc_okay,
      I1 => sig_data2rsc_decerr,
      I2 => \^sig_rsc2stat_status_0\(0),
      I3 => \^sig_rsc2stat_status_0\(1),
      I4 => sig_data2rsc_slverr,
      O => \sig_rd_sts_okay_reg0__0\
    );
sig_rd_sts_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => \sig_rd_sts_okay_reg0__0\,
      Q => sig_rsc2stat_status(0),
      S => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => sig_rsc2data_ready,
      S => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_data2rsc_valid,
      Q => sig_rsc2stat_status_valid,
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rsc2stat_status_0\(1),
      I1 => sig_data2rsc_slverr,
      O => sig_rd_sts_slverr_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rsc2stat_status_0\(1),
      R => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rddata_cntl is
  port (
    m_axi_sg_rready : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_data2rsc_okay : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_data2rsc_slverr : out STD_LOGIC;
    sig_push_rd_sts_reg : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    mm2s_rlast_del_reg_0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_okay_reg_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rddata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rddata_cntl is
  signal mm2s_rlast_del_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_decerr_reg_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_okay_reg_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal \^sig_data2rsc_okay\ : STD_LOGIC;
  signal \^sig_data2rsc_slverr\ : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
begin
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_okay <= \^sig_data2rsc_okay\;
  sig_data2rsc_slverr <= \^sig_data2rsc_slverr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
mm2s_rlast_del_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_sg_rlast,
      I1 => m_axi_sg_rvalid,
      O => mm2s_rlast_del_i_1_n_0
    );
mm2s_rlast_del_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_rlast_del_i_1_n_0,
      Q => \^sig_data2rsc_valid\,
      R => mm2s_rlast_del_reg_0
    );
mm2s_rready_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => '1',
      Q => m_axi_sg_rready,
      R => mm2s_rlast_del_reg_0
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA000000000000"
    )
        port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(0),
      I3 => m_axi_sg_rresp(1),
      I4 => sig_coelsc_okay_reg_reg_0,
      I5 => sig_rsc2data_ready,
      O => sig_coelsc_decerr_reg_i_1_n_0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_coelsc_decerr_reg_i_1_n_0,
      Q => \^sig_data2rsc_decerr\,
      R => '0'
    );
sig_coelsc_okay_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EFFFFFF"
    )
        port map (
      I0 => \^sig_data2rsc_okay\,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(1),
      I3 => sig_coelsc_okay_reg_reg_0,
      I4 => sig_rsc2data_ready,
      O => sig_coelsc_okay_reg_i_1_n_0
    );
sig_coelsc_okay_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_coelsc_okay_reg_i_1_n_0,
      Q => \^sig_data2rsc_okay\,
      R => '0'
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEA000000000000"
    )
        port map (
      I0 => \^sig_data2rsc_slverr\,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(1),
      I3 => m_axi_sg_rresp(0),
      I4 => sig_coelsc_okay_reg_reg_0,
      I5 => sig_rsc2data_ready,
      O => sig_coelsc_slverr_reg_i_1_n_0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_coelsc_slverr_reg_i_1_n_0,
      Q => \^sig_data2rsc_slverr\,
      R => '0'
    );
sig_rd_sts_decerr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => sig_rsc2data_ready,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_decerr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => sig_rsc2stat_status_0(0),
      O => sig_rd_sts_decerr_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_reset is
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\ : STD_LOGIC;
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\;
mm2s_rready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dm_m_axi_sg_aresetn,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc is
  port (
    sig_cmd_reg_empty : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_cmd_burst_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sm_set_error_reg_0 : out STD_LOGIC;
    sm_set_error : out STD_LOGIC;
    \sig_cmd_addr_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \sig_cmd_addr_reg_reg[6]_0\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_btt_is_zero : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sm_set_error_reg_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc is
  signal sig_btt_is_zero_reg : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal \^sm_set_error\ : STD_LOGIC;
  signal sm_set_error_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_addr_valid_reg_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair35";
begin
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sm_set_error <= \^sm_set_error\;
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sm_set_error\,
      O => sm_set_error_reg_0
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => sig_btt_is_zero,
      Q => sig_btt_is_zero_reg,
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => '1',
      Q => sig_mstr2addr_cmd_valid,
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(5),
      Q => \sig_cmd_addr_reg_reg[31]_0\(4),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(6),
      Q => \sig_cmd_addr_reg_reg[31]_0\(5),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(7),
      Q => \sig_cmd_addr_reg_reg[31]_0\(6),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(8),
      Q => \sig_cmd_addr_reg_reg[31]_0\(7),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(9),
      Q => \sig_cmd_addr_reg_reg[31]_0\(8),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(10),
      Q => \sig_cmd_addr_reg_reg[31]_0\(9),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(11),
      Q => \sig_cmd_addr_reg_reg[31]_0\(10),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(12),
      Q => \sig_cmd_addr_reg_reg[31]_0\(11),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(13),
      Q => \sig_cmd_addr_reg_reg[31]_0\(12),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(14),
      Q => \sig_cmd_addr_reg_reg[31]_0\(13),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(15),
      Q => \sig_cmd_addr_reg_reg[31]_0\(14),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(16),
      Q => \sig_cmd_addr_reg_reg[31]_0\(15),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(17),
      Q => \sig_cmd_addr_reg_reg[31]_0\(16),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(18),
      Q => \sig_cmd_addr_reg_reg[31]_0\(17),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(19),
      Q => \sig_cmd_addr_reg_reg[31]_0\(18),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(20),
      Q => \sig_cmd_addr_reg_reg[31]_0\(19),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(21),
      Q => \sig_cmd_addr_reg_reg[31]_0\(20),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(22),
      Q => \sig_cmd_addr_reg_reg[31]_0\(21),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(23),
      Q => \sig_cmd_addr_reg_reg[31]_0\(22),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(24),
      Q => \sig_cmd_addr_reg_reg[31]_0\(23),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(25),
      Q => \sig_cmd_addr_reg_reg[31]_0\(24),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(26),
      Q => \sig_cmd_addr_reg_reg[31]_0\(25),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(1),
      Q => \sig_cmd_addr_reg_reg[31]_0\(0),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(2),
      Q => \sig_cmd_addr_reg_reg[31]_0\(1),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(3),
      Q => \sig_cmd_addr_reg_reg[31]_0\(2),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(4),
      Q => \sig_cmd_addr_reg_reg[31]_0\(3),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(0),
      Q => sig_cmd_burst_reg(0),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
sig_cmd_reg_empty_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      O => sig_load_input_cmd
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => \^sig_cmd_reg_empty\,
      S => \sig_cmd_addr_reg_reg[6]_0\
    );
sm_set_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_btt_is_zero_reg,
      I1 => \^sm_set_error\,
      O => sm_set_error_i_1_n_0
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sm_set_error_i_1_n_0,
      Q => \^sm_set_error\,
      R => sm_set_error_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc_wr is
  port (
    sig_cmd_reg_empty : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    \sig_cmd_addr_reg_reg[3]_0\ : out STD_LOGIC;
    sig_cmd2addr_valid1_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sm_set_error_reg_0 : out STD_LOGIC;
    sig_calc2dm_calc_err : out STD_LOGIC;
    \sig_cmd_addr_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    sig_btt_is_zero : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_posted_to_axi_2_reg : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_posted_to_axi_2_reg_0 : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc_wr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc_wr is
  signal sig_btt_is_zero_reg_reg_n_0 : STD_LOGIC;
  signal \^sig_calc2dm_calc_err\ : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal sm_set_error_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sig_posted_to_axi_2_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair39";
begin
  sig_calc2dm_calc_err <= \^sig_calc2dm_calc_err\;
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_calc2dm_calc_err\,
      O => sm_set_error_reg_0
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => sig_btt_is_zero,
      Q => sig_btt_is_zero_reg_reg_n_0,
      R => SR(0)
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => '1',
      Q => \^sig_mstr2data_cmd_valid\,
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(6),
      Q => \sig_cmd_addr_reg_reg[31]_0\(5),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(7),
      Q => \sig_cmd_addr_reg_reg[31]_0\(6),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(8),
      Q => \sig_cmd_addr_reg_reg[31]_0\(7),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(9),
      Q => \sig_cmd_addr_reg_reg[31]_0\(8),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(10),
      Q => \sig_cmd_addr_reg_reg[31]_0\(9),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(11),
      Q => \sig_cmd_addr_reg_reg[31]_0\(10),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(12),
      Q => \sig_cmd_addr_reg_reg[31]_0\(11),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(13),
      Q => \sig_cmd_addr_reg_reg[31]_0\(12),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(14),
      Q => \sig_cmd_addr_reg_reg[31]_0\(13),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(15),
      Q => \sig_cmd_addr_reg_reg[31]_0\(14),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(16),
      Q => \sig_cmd_addr_reg_reg[31]_0\(15),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(17),
      Q => \sig_cmd_addr_reg_reg[31]_0\(16),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(18),
      Q => \sig_cmd_addr_reg_reg[31]_0\(17),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(19),
      Q => \sig_cmd_addr_reg_reg[31]_0\(18),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(20),
      Q => \sig_cmd_addr_reg_reg[31]_0\(19),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(21),
      Q => \sig_cmd_addr_reg_reg[31]_0\(20),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(22),
      Q => \sig_cmd_addr_reg_reg[31]_0\(21),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(23),
      Q => \sig_cmd_addr_reg_reg[31]_0\(22),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(24),
      Q => \sig_cmd_addr_reg_reg[31]_0\(23),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(25),
      Q => \sig_cmd_addr_reg_reg[31]_0\(24),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(26),
      Q => \sig_cmd_addr_reg_reg[31]_0\(25),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(27),
      Q => \sig_cmd_addr_reg_reg[31]_0\(26),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(0),
      Q => \sig_cmd_addr_reg_reg[3]_0\,
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(1),
      Q => \sig_cmd_addr_reg_reg[31]_0\(0),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(2),
      Q => \sig_cmd_addr_reg_reg[31]_0\(1),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(3),
      Q => \sig_cmd_addr_reg_reg[31]_0\(2),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(4),
      Q => \sig_cmd_addr_reg_reg[31]_0\(3),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(5),
      Q => \sig_cmd_addr_reg_reg[31]_0\(4),
      R => SR(0)
    );
\sig_cmd_reg_empty_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      O => sig_load_input_cmd
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => \^sig_cmd_reg_empty\,
      S => SR(0)
    );
\sig_next_addr_reg[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      I2 => sig_posted_to_axi_2_reg_0,
      O => sig_push_addr_reg1_out
    );
\sig_posted_to_axi_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_posted_to_axi_2_reg,
      I2 => sig_addr2wsc_cmd_fifo_empty,
      I3 => sig_posted_to_axi_2_reg_0,
      O => sig_cmd2addr_valid1_reg_0
    );
sm_set_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_btt_is_zero_reg_reg_n_0,
      I1 => \^sig_calc2dm_calc_err\,
      O => sm_set_error_i_1_n_0
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sm_set_error_i_1_n_0,
      Q => \^sig_calc2dm_calc_err\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_cmdsts_if is
  port (
    updt_decerr : out STD_LOGIC;
    updt_interr : out STD_LOGIC;
    updt_slverr : out STD_LOGIC;
    s_axis_updt_cmd_tvalid : out STD_LOGIC;
    updt_done_reg_0 : out STD_LOGIC;
    ch1_active_i0 : out STD_LOGIC;
    ch1_updt_ioc_irq_set0 : out STD_LOGIC;
    s_axis_updt_cmd_tvalid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    updt_error_reg_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    updt_decerr_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    s_axis_updt_cmd_tvalid_reg_1 : in STD_LOGIC;
    updt_done_reg_1 : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_done_reg\ : in STD_LOGIC;
    ch1_updt_ioc : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_cmdsts_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_cmdsts_if is
  signal \^s_axis_updt_cmd_tvalid\ : STD_LOGIC;
  signal \^updt_decerr\ : STD_LOGIC;
  signal \^updt_done_reg_0\ : STD_LOGIC;
  signal updt_error_i_1_n_0 : STD_LOGIC;
  signal \^updt_error_reg_0\ : STD_LOGIC;
  signal \^updt_interr\ : STD_LOGIC;
  signal \^updt_slverr\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_done_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1\ : label is "soft_lutpair0";
begin
  s_axis_updt_cmd_tvalid <= \^s_axis_updt_cmd_tvalid\;
  updt_decerr <= \^updt_decerr\;
  updt_done_reg_0 <= \^updt_done_reg_0\;
  updt_error_reg_0 <= \^updt_error_reg_0\;
  updt_interr <= \^updt_interr\;
  updt_slverr <= \^updt_slverr\;
\GEN_CH1_UPDATE.ch1_updt_done_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^updt_done_reg_0\,
      I1 => \GEN_CH1_UPDATE.ch1_updt_done_reg\,
      O => ch1_active_i0
    );
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^updt_done_reg_0\,
      I1 => ch1_updt_ioc,
      O => ch1_updt_ioc_irq_set0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_updt_cmd_tvalid\,
      I1 => s_axis_updt_cmd_tready,
      O => s_axis_updt_cmd_tvalid_reg_0(0)
    );
s_axis_updt_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_updt_cmd_tvalid_reg_1,
      Q => \^s_axis_updt_cmd_tvalid\,
      R => SR(0)
    );
updt_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_decerr_i,
      Q => \^updt_decerr\,
      R => SR(0)
    );
updt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_done_reg_1,
      Q => \^updt_done_reg_0\,
      R => '0'
    );
updt_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^updt_slverr\,
      I1 => \^updt_interr\,
      I2 => \^updt_decerr\,
      I3 => \^updt_error_reg_0\,
      O => updt_error_i_1_n_0
    );
updt_error_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_error_i_1_n_0,
      Q => \^updt_error_reg_0\,
      R => SR(0)
    );
updt_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_interr_i,
      Q => \^updt_interr\,
      R => SR(0)
    );
updt_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_slverr_i,
      Q => \^updt_slverr\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_noqueue is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_updt_ioc : out STD_LOGIC;
    ch1_dma_interr : out STD_LOGIC;
    ch1_dma_slverr : out STD_LOGIC;
    ch1_dma_decerr : out STD_LOGIC;
    ch2_dma_interr : out STD_LOGIC;
    ch2_dma_slverr : out STD_LOGIC;
    ch2_dma_decerr : out STD_LOGIC;
    ch2_updt_ioc_irq_set0 : out STD_LOGIC;
    \FSM_onehot_pntr_cs_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_pntr_cs_reg[2]_1\ : out STD_LOGIC;
    \EOF_DET.hold_new_pkt_reg\ : out STD_LOGIC;
    \EOF_DET.hold_new_pkt_reg_0\ : out STD_LOGIC;
    \EOF_DET.hold_new_pkt_reg_1\ : out STD_LOGIC;
    \updt_curdesc_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    updt_ioc_reg_0 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    s_axis_mm2s_updtsts_tdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mm2s_dma_interr_set : in STD_LOGIC;
    mm2s_dma_slverr_set : in STD_LOGIC;
    mm2s_dma_decerr_set : in STD_LOGIC;
    updt2_ioc_reg_0 : in STD_LOGIC;
    s_axis_s2mm_updtsts_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s2mm_dma_interr_set : in STD_LOGIC;
    s2mm_dma_slverr_set : in STD_LOGIC;
    s2mm_dma_decerr_set : in STD_LOGIC;
    updt_done : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    dma2_decerr_reg_0 : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    \EOF_DET.hold_new_pkt_reg_2\ : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    \EOF_DET.trigger_pulse_reg\ : in STD_LOGIC;
    s2mm_tailpntr_updated_pkt : in STD_LOGIC;
    \EOF_DET.trigger_pulse_reg_0\ : in STD_LOGIC;
    \EOF_DET.trigger_pulse_reg_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \updt_curdesc_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_noqueue;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_noqueue is
  signal \^fsm_onehot_pntr_cs_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ch1_dma_decerr\ : STD_LOGIC;
  signal \^ch1_dma_interr\ : STD_LOGIC;
  signal \^ch1_dma_slverr\ : STD_LOGIC;
  signal \^ch1_updt_ioc\ : STD_LOGIC;
  signal \^ch2_dma_decerr\ : STD_LOGIC;
  signal \^ch2_dma_interr\ : STD_LOGIC;
  signal \^ch2_dma_slverr\ : STD_LOGIC;
  signal ch2_updt_ioc : STD_LOGIC;
  signal dma2_decerr_i_1_n_0 : STD_LOGIC;
  signal dma2_interr_i_1_n_0 : STD_LOGIC;
  signal dma2_slverr_i_1_n_0 : STD_LOGIC;
  signal \dma_decerr_i_1__1_n_0\ : STD_LOGIC;
  signal \dma_interr_i_1__1_n_0\ : STD_LOGIC;
  signal \dma_slverr_i_1__1_n_0\ : STD_LOGIC;
  signal updt2_ioc_i_1_n_0 : STD_LOGIC;
  signal updt_ioc_i_1_n_0 : STD_LOGIC;
  signal writing_status_d1 : STD_LOGIC;
  signal writing_status_re_ch1 : STD_LOGIC;
  signal writing_status_re_ch2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \EOF_DET.hold_new_pkt_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \EOF_DET.trigger_pulse_i_1\ : label is "soft_lutpair13";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_pntr_cs_reg[0]\ : label is "read_curdesc_lsb:010,read_curdesc_msb:10,write_status:100,idle:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_pntr_cs_reg[1]\ : label is "read_curdesc_lsb:010,read_curdesc_msb:10,write_status:100,idle:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_pntr_cs_reg[2]\ : label is "read_curdesc_lsb:010,read_curdesc_msb:10,write_status:100,idle:001";
  attribute SOFT_HLUTNM of updt2_ioc_i_2 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of updt_ioc_i_2 : label is "soft_lutpair14";
begin
  \FSM_onehot_pntr_cs_reg[2]_0\ <= \^fsm_onehot_pntr_cs_reg[2]_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  ch1_dma_decerr <= \^ch1_dma_decerr\;
  ch1_dma_interr <= \^ch1_dma_interr\;
  ch1_dma_slverr <= \^ch1_dma_slverr\;
  ch1_updt_ioc <= \^ch1_updt_ioc\;
  ch2_dma_decerr <= \^ch2_dma_decerr\;
  ch2_dma_interr <= \^ch2_dma_interr\;
  ch2_dma_slverr <= \^ch2_dma_slverr\;
\EOF_DET.hold_new_pkt_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \^fsm_onehot_pntr_cs_reg[2]_0\,
      I1 => \EOF_DET.trigger_pulse_reg\,
      I2 => s2mm_tailpntr_updated_pkt,
      I3 => \EOF_DET.trigger_pulse_reg_0\,
      O => \EOF_DET.hold_new_pkt_reg\
    );
\EOF_DET.no_fetch_window_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0074"
    )
        port map (
      I0 => \EOF_DET.trigger_pulse_reg\,
      I1 => \^fsm_onehot_pntr_cs_reg[2]_0\,
      I2 => \EOF_DET.trigger_pulse_reg_0\,
      I3 => s2mm_tailpntr_updated_pkt,
      O => \EOF_DET.hold_new_pkt_reg_0\
    );
\EOF_DET.trigger_pulse_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F088"
    )
        port map (
      I0 => \EOF_DET.trigger_pulse_reg\,
      I1 => \^fsm_onehot_pntr_cs_reg[2]_0\,
      I2 => \EOF_DET.trigger_pulse_reg_0\,
      I3 => s2mm_tailpntr_updated_pkt,
      I4 => \EOF_DET.trigger_pulse_reg_1\,
      O => \EOF_DET.hold_new_pkt_reg_1\
    );
\FSM_onehot_pntr_cs_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      S => SR(0)
    );
\FSM_onehot_pntr_cs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\FSM_onehot_pntr_cs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ch2_updt_ioc,
      I1 => updt_done,
      O => ch2_updt_ioc_irq_set0
    );
\GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      Q => E(0),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => dma2_decerr_reg_0,
      I2 => s_axis_s2mm_updtsts_tdata(4),
      I3 => s_axis_s2mm_updtsts_tvalid,
      I4 => s_axis_s2mm_updtsts_tdata(0),
      I5 => \EOF_DET.hold_new_pkt_reg_2\,
      O => \^fsm_onehot_pntr_cs_reg[2]_0\
    );
dma2_decerr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540000005400"
    )
        port map (
      I0 => s2mm_dma_decerr_set,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => \^ch2_dma_decerr\,
      I4 => writing_status_re_ch2,
      I5 => s_axis_s2mm_updtsts_tdata(3),
      O => dma2_decerr_i_1_n_0
    );
dma2_decerr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma2_decerr_i_1_n_0,
      Q => \^ch2_dma_decerr\,
      R => '0'
    );
dma2_interr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540000005400"
    )
        port map (
      I0 => s2mm_dma_interr_set,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => \^ch2_dma_interr\,
      I4 => writing_status_re_ch2,
      I5 => s_axis_s2mm_updtsts_tdata(1),
      O => dma2_interr_i_1_n_0
    );
dma2_interr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma2_interr_i_1_n_0,
      Q => \^ch2_dma_interr\,
      R => '0'
    );
dma2_slverr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540000005400"
    )
        port map (
      I0 => s2mm_dma_slverr_set,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => \^ch2_dma_slverr\,
      I4 => writing_status_re_ch2,
      I5 => s_axis_s2mm_updtsts_tdata(2),
      O => dma2_slverr_i_1_n_0
    );
dma2_slverr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma2_slverr_i_1_n_0,
      Q => \^ch2_dma_slverr\,
      R => '0'
    );
\dma_decerr_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540000005400"
    )
        port map (
      I0 => mm2s_dma_decerr_set,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => \^ch1_dma_decerr\,
      I4 => writing_status_re_ch1,
      I5 => s_axis_mm2s_updtsts_tdata(2),
      O => \dma_decerr_i_1__1_n_0\
    );
dma_decerr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \dma_decerr_i_1__1_n_0\,
      Q => \^ch1_dma_decerr\,
      R => '0'
    );
\dma_interr_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540000005400"
    )
        port map (
      I0 => mm2s_dma_interr_set,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => \^ch1_dma_interr\,
      I4 => writing_status_re_ch1,
      I5 => s_axis_mm2s_updtsts_tdata(0),
      O => \dma_interr_i_1__1_n_0\
    );
dma_interr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \dma_interr_i_1__1_n_0\,
      Q => \^ch1_dma_interr\,
      R => '0'
    );
\dma_slverr_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540000005400"
    )
        port map (
      I0 => mm2s_dma_slverr_set,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => \^ch1_dma_slverr\,
      I4 => writing_status_re_ch1,
      I5 => s_axis_mm2s_updtsts_tdata(1),
      O => \dma_slverr_i_1__1_n_0\
    );
dma_slverr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \dma_slverr_i_1__1_n_0\,
      Q => \^ch1_dma_slverr\,
      R => '0'
    );
sig_dqual_reg_full_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => \^q\(2),
      I1 => s_axis_mm2s_updtsts_tvalid,
      I2 => dma_decerr_reg_0,
      I3 => s_axis_s2mm_updtsts_tvalid,
      I4 => sig_data2all_tlast_error,
      O => \FSM_onehot_pntr_cs_reg[2]_1\
    );
updt2_ioc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540000005400"
    )
        port map (
      I0 => updt2_ioc_reg_0,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => ch2_updt_ioc,
      I4 => writing_status_re_ch2,
      I5 => s_axis_s2mm_updtsts_tdata(0),
      O => updt2_ioc_i_1_n_0
    );
updt2_ioc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => writing_status_d1,
      I1 => dma2_decerr_reg_0,
      I2 => \^q\(2),
      O => writing_status_re_ch2
    );
updt2_ioc_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt2_ioc_i_1_n_0,
      Q => ch2_updt_ioc,
      R => '0'
    );
\updt_curdesc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(4),
      Q => \updt_curdesc_reg[31]_0\(4),
      R => SR(0)
    );
\updt_curdesc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(5),
      Q => \updt_curdesc_reg[31]_0\(5),
      R => SR(0)
    );
\updt_curdesc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(6),
      Q => \updt_curdesc_reg[31]_0\(6),
      R => SR(0)
    );
\updt_curdesc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(7),
      Q => \updt_curdesc_reg[31]_0\(7),
      R => SR(0)
    );
\updt_curdesc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(8),
      Q => \updt_curdesc_reg[31]_0\(8),
      R => SR(0)
    );
\updt_curdesc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(9),
      Q => \updt_curdesc_reg[31]_0\(9),
      R => SR(0)
    );
\updt_curdesc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(10),
      Q => \updt_curdesc_reg[31]_0\(10),
      R => SR(0)
    );
\updt_curdesc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(11),
      Q => \updt_curdesc_reg[31]_0\(11),
      R => SR(0)
    );
\updt_curdesc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(12),
      Q => \updt_curdesc_reg[31]_0\(12),
      R => SR(0)
    );
\updt_curdesc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(13),
      Q => \updt_curdesc_reg[31]_0\(13),
      R => SR(0)
    );
\updt_curdesc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(14),
      Q => \updt_curdesc_reg[31]_0\(14),
      R => SR(0)
    );
\updt_curdesc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(15),
      Q => \updt_curdesc_reg[31]_0\(15),
      R => SR(0)
    );
\updt_curdesc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(16),
      Q => \updt_curdesc_reg[31]_0\(16),
      R => SR(0)
    );
\updt_curdesc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(17),
      Q => \updt_curdesc_reg[31]_0\(17),
      R => SR(0)
    );
\updt_curdesc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(18),
      Q => \updt_curdesc_reg[31]_0\(18),
      R => SR(0)
    );
\updt_curdesc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(19),
      Q => \updt_curdesc_reg[31]_0\(19),
      R => SR(0)
    );
\updt_curdesc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(20),
      Q => \updt_curdesc_reg[31]_0\(20),
      R => SR(0)
    );
\updt_curdesc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(21),
      Q => \updt_curdesc_reg[31]_0\(21),
      R => SR(0)
    );
\updt_curdesc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(22),
      Q => \updt_curdesc_reg[31]_0\(22),
      R => SR(0)
    );
\updt_curdesc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(23),
      Q => \updt_curdesc_reg[31]_0\(23),
      R => SR(0)
    );
\updt_curdesc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(24),
      Q => \updt_curdesc_reg[31]_0\(24),
      R => SR(0)
    );
\updt_curdesc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(25),
      Q => \updt_curdesc_reg[31]_0\(25),
      R => SR(0)
    );
\updt_curdesc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(0),
      Q => \updt_curdesc_reg[31]_0\(0),
      R => SR(0)
    );
\updt_curdesc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(1),
      Q => \updt_curdesc_reg[31]_0\(1),
      R => SR(0)
    );
\updt_curdesc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(2),
      Q => \updt_curdesc_reg[31]_0\(2),
      R => SR(0)
    );
\updt_curdesc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0),
      D => \updt_curdesc_reg[31]_1\(3),
      Q => \updt_curdesc_reg[31]_0\(3),
      R => SR(0)
    );
updt_ioc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540000005400"
    )
        port map (
      I0 => updt_ioc_reg_0,
      I1 => mm2s_scndry_resetn,
      I2 => s2mm_scndry_resetn,
      I3 => \^ch1_updt_ioc\,
      I4 => writing_status_re_ch1,
      I5 => s_axis_mm2s_updtsts_tdata(3),
      O => updt_ioc_i_1_n_0
    );
updt_ioc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => writing_status_d1,
      I1 => dma_decerr_reg_0,
      I2 => \^q\(2),
      O => writing_status_re_ch1
    );
updt_ioc_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_ioc_i_1_n_0,
      Q => \^ch1_updt_ioc\,
      R => '0'
    );
writing_status_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^q\(2),
      Q => writing_status_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_sm is
  port (
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0\ : out STD_LOGIC;
    ch1_updt_done : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0\ : out STD_LOGIC;
    ch2_updt_done : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_active_i_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_active_i_reg_0\ : out STD_LOGIC;
    mm2s_updt_idle : out STD_LOGIC;
    s2mm_updt_idle : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_1\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_1\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1\ : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1\ : out STD_LOGIC;
    sg_updt_error0 : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_pntr_cs_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\ : out STD_LOGIC;
    \FSM_sequential_updt_cs_reg[0]_0\ : out STD_LOGIC;
    updt_sts_clr : out STD_LOGIC;
    updt_sts_clr_1 : out STD_LOGIC;
    \update_address_reg[31]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \updt_error_addr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_updt_ioc_irq_set0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    ch1_active_i0 : in STD_LOGIC;
    ch2_updt_ioc_irq_set0 : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    idle_reg : in STD_LOGIC;
    \mm2s_ns0__1\ : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    all_is_idle_d1 : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    \FSM_sequential_updt_cs_reg[1]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\ : in STD_LOGIC;
    ftch_error : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_active_i_reg_1\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_active_i_reg_1\ : in STD_LOGIC;
    \FSM_onehot_pntr_cs_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ftch_error_capture : in STD_LOGIC;
    s_axis_mm2s_updtptr_tvalid : in STD_LOGIC;
    s_axis_s2mm_updtptr_tvalid : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    s_axis_updt_cmd_tvalid : in STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.desc_update_done_reg\ : in STD_LOGIC;
    s_axis_mm2s_updtsts_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_ftch_idle : in STD_LOGIC;
    mm2s_cs : in STD_LOGIC;
    cmnds_queued_shift : in STD_LOGIC;
    s_axis_s2mm_updtsts_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \update_address_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    updt_interr : in STD_LOGIC;
    updt_slverr : in STD_LOGIC;
    updt_decerr : in STD_LOGIC;
    ch1_dma_interr : in STD_LOGIC;
    ch1_dma_slverr : in STD_LOGIC;
    ch1_dma_decerr : in STD_LOGIC;
    ch2_dma_interr : in STD_LOGIC;
    ch2_dma_slverr : in STD_LOGIC;
    ch2_dma_decerr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_sm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_sm is
  signal \FSM_onehot_pntr_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_pntr_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_pntr_cs_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_updt_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_updt_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_updt_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_updt_cs[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_updt_cs[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_updt_cs[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_updt_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_updt_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_active_i_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_dma_decerr_set_reg_1\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_dma_interr_set_reg_1\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_dma_slverr_set_reg_1\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_updt_decerr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_updt_idle_i_2_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_updt_idle_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_updt_interr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_updt_slverr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_active_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_active_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_active_i_i_5_n_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_active_i_reg_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_dma_decerr_set_reg_1\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_dma_interr_set_reg_1\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_dma_slverr_set_reg_1\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_updt_decerr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_idle_i_2_n_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_updt_interr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_updt_slverr_set_reg_0\ : STD_LOGIC;
  signal ch1_active_set : STD_LOGIC;
  signal ch2_active_i0 : STD_LOGIC;
  signal ch2_active_set : STD_LOGIC;
  signal \ftch_error_addr[31]_i_4_n_0\ : STD_LOGIC;
  signal \ftch_error_addr[31]_i_5_n_0\ : STD_LOGIC;
  signal \^mm2s_updt_idle\ : STD_LOGIC;
  signal \^s2mm_updt_idle\ : STD_LOGIC;
  signal \^update_address_reg[31]_0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal updt_cmnd_wr : STD_LOGIC;
  signal updt_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_pntr_cs[0]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_sequential_updt_cs[0]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \FSM_sequential_updt_cs[0]_i_6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_sequential_updt_cs[2]_i_1\ : label is "soft_lutpair2";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_updt_cs_reg[0]\ : label is "update_descriptor:010,update_error:100,update_status:011,idle:000,get_update_pntr:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_updt_cs_reg[1]\ : label is "update_descriptor:010,update_error:100,update_status:011,idle:000,get_update_pntr:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_updt_cs_reg[2]\ : label is "update_descriptor:010,update_error:100,update_status:011,idle:000,get_update_pntr:001";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_idle_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_active_i_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_done_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_idle_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dma_decerr_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dma_interr_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ftch_error_addr[31]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \updt_curdesc[31]_i_1\ : label is "soft_lutpair1";
begin
  \FSM_onehot_pntr_cs_reg[1]\(0) <= \^fsm_onehot_pntr_cs_reg[1]\(0);
  \GEN_CH1_UPDATE.ch1_active_i_reg_0\ <= \^gen_ch1_update.ch1_active_i_reg_0\;
  \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1\ <= \^gen_ch1_update.ch1_dma_decerr_set_reg_1\;
  \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_1\ <= \^gen_ch1_update.ch1_dma_interr_set_reg_1\;
  \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_1\ <= \^gen_ch1_update.ch1_dma_slverr_set_reg_1\;
  \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\ <= \^gen_ch1_update.ch1_updt_decerr_set_reg_0\;
  \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\ <= \^gen_ch1_update.ch1_updt_idle_reg_0\;
  \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\ <= \^gen_ch1_update.ch1_updt_interr_set_reg_0\;
  \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\ <= \^gen_ch1_update.ch1_updt_slverr_set_reg_0\;
  \GEN_CH2_UPDATE.ch2_active_i_reg_0\ <= \^gen_ch2_update.ch2_active_i_reg_0\;
  \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1\ <= \^gen_ch2_update.ch2_dma_decerr_set_reg_1\;
  \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1\ <= \^gen_ch2_update.ch2_dma_interr_set_reg_1\;
  \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1\ <= \^gen_ch2_update.ch2_dma_slverr_set_reg_1\;
  \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0\ <= \^gen_ch2_update.ch2_updt_decerr_set_reg_0\;
  \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0\ <= \^gen_ch2_update.ch2_updt_interr_set_reg_0\;
  \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0\ <= \^gen_ch2_update.ch2_updt_slverr_set_reg_0\;
  mm2s_updt_idle <= \^mm2s_updt_idle\;
  s2mm_updt_idle <= \^s2mm_updt_idle\;
  \update_address_reg[31]_0\(26 downto 0) <= \^update_address_reg[31]_0\(26 downto 0);
\FSM_onehot_pntr_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \FSM_onehot_pntr_cs[0]_i_2_n_0\,
      I1 => \FSM_onehot_pntr_cs_reg[0]\,
      I2 => Q(2),
      I3 => \FSM_onehot_pntr_cs[0]_i_3_n_0\,
      I4 => Q(0),
      O => D(0)
    );
\FSM_onehot_pntr_cs[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"101010F0"
    )
        port map (
      I0 => s_axis_s2mm_updtptr_tvalid,
      I1 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I2 => Q(0),
      I3 => s_axis_mm2s_updtptr_tvalid,
      I4 => \^gen_ch2_update.ch2_active_i_reg_0\,
      O => \FSM_onehot_pntr_cs[0]_i_2_n_0\
    );
\FSM_onehot_pntr_cs[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => s_axis_s2mm_updtptr_tvalid,
      I1 => s_axis_mm2s_updtptr_tvalid,
      I2 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I3 => \^gen_ch1_update.ch1_active_i_reg_0\,
      O => \FSM_onehot_pntr_cs[0]_i_3_n_0\
    );
\FSM_onehot_pntr_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B830D850F870"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I1 => s_axis_mm2s_updtptr_tvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => s_axis_s2mm_updtptr_tvalid,
      I5 => \^gen_ch2_update.ch2_active_i_reg_0\,
      O => D(1)
    );
\FSM_onehot_pntr_cs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^fsm_onehot_pntr_cs_reg[1]\(0),
      I1 => \FSM_onehot_pntr_cs_reg[0]\,
      I2 => Q(2),
      O => D(2)
    );
\FSM_sequential_updt_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3000BAAA3000"
    )
        port map (
      I0 => \FSM_sequential_updt_cs[0]_i_2_n_0\,
      I1 => E(0),
      I2 => updt_cs(0),
      I3 => \FSM_sequential_updt_cs[0]_i_3_n_0\,
      I4 => \FSM_sequential_updt_cs[0]_i_4_n_0\,
      I5 => \FSM_sequential_updt_cs[0]_i_5_n_0\,
      O => \FSM_sequential_updt_cs[0]_i_1_n_0\
    );
\FSM_sequential_updt_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => updt_cs(0),
      I1 => updt_cs(2),
      I2 => \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\,
      I3 => ftch_error,
      I4 => s_axis_mm2s_updtsts_tvalid,
      I5 => s_axis_s2mm_updtsts_tvalid,
      O => \FSM_sequential_updt_cs[0]_i_2_n_0\
    );
\FSM_sequential_updt_cs[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => updt_cs(1),
      I1 => updt_cs(2),
      O => \FSM_sequential_updt_cs[0]_i_3_n_0\
    );
\FSM_sequential_updt_cs[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F7F7F7F7F7"
    )
        port map (
      I0 => updt_cs(0),
      I1 => \FSM_sequential_updt_cs_reg[1]_0\,
      I2 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I3 => ftch_error,
      I4 => s_axis_s2mm_updtsts_tvalid,
      I5 => \^gen_ch1_update.ch1_active_i_reg_0\,
      O => \FSM_sequential_updt_cs[0]_i_4_n_0\
    );
\FSM_sequential_updt_cs[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF00000000"
    )
        port map (
      I0 => ftch_error,
      I1 => s_axis_mm2s_updtsts_tvalid,
      I2 => \FSM_sequential_updt_cs_reg[1]_0\,
      I3 => updt_cs(0),
      I4 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I5 => \FSM_sequential_updt_cs[0]_i_6_n_0\,
      O => \FSM_sequential_updt_cs[0]_i_5_n_0\
    );
\FSM_sequential_updt_cs[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => updt_cs(1),
      I1 => \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\,
      I2 => updt_cs(2),
      O => \FSM_sequential_updt_cs[0]_i_6_n_0\
    );
\FSM_sequential_updt_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001F001000300030"
    )
        port map (
      I0 => \FSM_sequential_updt_cs_reg[1]_0\,
      I1 => \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\,
      I2 => updt_cs(1),
      I3 => updt_cs(2),
      I4 => E(0),
      I5 => updt_cs(0),
      O => \FSM_sequential_updt_cs[1]_i_1_n_0\
    );
\FSM_sequential_updt_cs[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440E"
    )
        port map (
      I0 => updt_cs(2),
      I1 => \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\,
      I2 => updt_cs(0),
      I3 => updt_cs(1),
      O => \FSM_sequential_updt_cs[2]_i_1_n_0\
    );
\FSM_sequential_updt_cs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \FSM_sequential_updt_cs[0]_i_1_n_0\,
      Q => updt_cs(0),
      R => SR(0)
    );
\FSM_sequential_updt_cs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \FSM_sequential_updt_cs[1]_i_1_n_0\,
      Q => updt_cs(1),
      R => SR(0)
    );
\FSM_sequential_updt_cs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \FSM_sequential_updt_cs[2]_i_1_n_0\,
      Q => updt_cs(2),
      R => SR(0)
    );
\GEN_ASYNC_RESET.s_soft_reset_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^mm2s_updt_idle\,
      I1 => mm2s_ftch_idle,
      I2 => mm2s_cs,
      I3 => cmnds_queued_shift,
      O => \^gen_ch1_update.ch1_updt_idle_reg_0\
    );
\GEN_CH1_UPDATE.ch1_active_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EEE0E0"
    )
        port map (
      I0 => mm2s_scndry_resetn,
      I1 => s2mm_scndry_resetn,
      I2 => ch1_active_set,
      I3 => \FSM_sequential_updt_cs_reg[1]_0\,
      I4 => \^gen_ch1_update.ch1_active_i_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_active_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000800000F"
    )
        port map (
      I0 => \FSM_sequential_updt_cs_reg[1]_0\,
      I1 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I2 => \GEN_CH1_UPDATE.ch1_active_i_reg_1\,
      I3 => updt_cs(1),
      I4 => updt_cs(0),
      I5 => \GEN_CH2_UPDATE.ch2_active_i_i_5_n_0\,
      O => ch1_active_set
    );
\GEN_CH1_UPDATE.ch1_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_active_i_reg_0\,
      R => '0'
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_sequential_updt_cs_reg[1]_0\,
      I1 => ch1_dma_decerr,
      I2 => \^gen_ch1_update.ch1_dma_decerr_set_reg_1\,
      O => \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_dma_decerr_set_reg_1\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_sequential_updt_cs_reg[1]_0\,
      I1 => ch1_dma_interr,
      I2 => \^gen_ch1_update.ch1_dma_interr_set_reg_1\,
      O => \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_dma_interr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_dma_interr_set_reg_1\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_sequential_updt_cs_reg[1]_0\,
      I1 => ch1_dma_slverr,
      I2 => \^gen_ch1_update.ch1_dma_slverr_set_reg_1\,
      O => \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_dma_slverr_set_reg_1\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I1 => updt_decerr,
      I2 => \^gen_ch1_update.ch1_updt_decerr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_updt_decerr_set_reg_0\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_active_i0,
      Q => ch1_updt_done,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF32FFFFFFFF"
    )
        port map (
      I0 => \^mm2s_updt_idle\,
      I1 => s_axis_mm2s_updtsts_tvalid,
      I2 => \GEN_CH1_UPDATE.ch1_updt_idle_i_2_n_0\,
      I3 => \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\,
      I4 => ftch_error,
      I5 => m_axi_sg_aresetn,
      O => \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"030001FF"
    )
        port map (
      I0 => \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\,
      I1 => updt_cs(2),
      I2 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I3 => updt_cs(1),
      I4 => updt_cs(0),
      O => \GEN_CH1_UPDATE.ch1_updt_idle_i_2_n_0\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0\,
      Q => \^mm2s_updt_idle\,
      R => '0'
    );
\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I1 => updt_interr,
      I2 => \^gen_ch1_update.ch1_updt_interr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_updt_interr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_updt_interr_set_reg_0\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch1_updt_ioc_irq_set0,
      Q => \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I1 => updt_slverr,
      I2 => \^gen_ch1_update.ch1_updt_slverr_set_reg_0\,
      O => \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0\
    );
\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0\,
      Q => \^gen_ch1_update.ch1_updt_slverr_set_reg_0\,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_active_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0EEE0"
    )
        port map (
      I0 => mm2s_scndry_resetn,
      I1 => s2mm_scndry_resetn,
      I2 => ch2_active_set,
      I3 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I4 => \FSM_sequential_updt_cs_reg[1]_0\,
      O => \GEN_CH2_UPDATE.ch2_active_i_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_active_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008888888B"
    )
        port map (
      I0 => \GEN_CH2_UPDATE.ch2_active_i_i_3_n_0\,
      I1 => updt_cs(1),
      I2 => updt_cs(0),
      I3 => s_axis_mm2s_updtsts_tvalid,
      I4 => \GEN_CH2_UPDATE.ch2_active_i_reg_1\,
      I5 => \GEN_CH2_UPDATE.ch2_active_i_i_5_n_0\,
      O => ch2_active_set
    );
\GEN_CH2_UPDATE.ch2_active_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => updt_cs(0),
      I1 => \FSM_sequential_updt_cs_reg[1]_0\,
      I2 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I3 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I4 => s_axis_s2mm_updtsts_tvalid,
      I5 => ftch_error,
      O => \GEN_CH2_UPDATE.ch2_active_i_i_3_n_0\
    );
\GEN_CH2_UPDATE.ch2_active_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => updt_cs(2),
      I1 => \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\,
      O => \GEN_CH2_UPDATE.ch2_active_i_i_5_n_0\
    );
\GEN_CH2_UPDATE.ch2_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_active_i_i_1_n_0\,
      Q => \^gen_ch2_update.ch2_active_i_reg_0\,
      R => '0'
    );
\GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_sequential_updt_cs_reg[1]_0\,
      I1 => ch2_dma_decerr,
      I2 => \^gen_ch2_update.ch2_dma_decerr_set_reg_1\,
      O => \GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1_n_0\,
      Q => \^gen_ch2_update.ch2_dma_decerr_set_reg_1\,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_sequential_updt_cs_reg[1]_0\,
      I1 => ch2_dma_interr,
      I2 => \^gen_ch2_update.ch2_dma_interr_set_reg_1\,
      O => \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_dma_interr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1_n_0\,
      Q => \^gen_ch2_update.ch2_dma_interr_set_reg_1\,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_sequential_updt_cs_reg[1]_0\,
      I1 => ch2_dma_slverr,
      I2 => \^gen_ch2_update.ch2_dma_slverr_set_reg_1\,
      O => \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1_n_0\,
      Q => \^gen_ch2_update.ch2_dma_slverr_set_reg_1\,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => updt_decerr,
      I1 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I2 => \^gen_ch2_update.ch2_updt_decerr_set_reg_0\,
      O => \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0\,
      Q => \^gen_ch2_update.ch2_updt_decerr_set_reg_0\,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_updt_done_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I1 => \FSM_sequential_updt_cs_reg[1]_0\,
      O => ch2_active_i0
    );
\GEN_CH2_UPDATE.ch2_updt_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_active_i0,
      Q => ch2_updt_done,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_updt_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF32FFFFFFFF"
    )
        port map (
      I0 => \^s2mm_updt_idle\,
      I1 => s_axis_s2mm_updtsts_tvalid,
      I2 => \GEN_CH2_UPDATE.ch2_updt_idle_i_2_n_0\,
      I3 => \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\,
      I4 => ftch_error,
      I5 => m_axi_sg_aresetn,
      O => \GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_idle_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"030001FF"
    )
        port map (
      I0 => \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\,
      I1 => updt_cs(2),
      I2 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I3 => updt_cs(1),
      I4 => updt_cs(0),
      O => \GEN_CH2_UPDATE.ch2_updt_idle_i_2_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0\,
      Q => \^s2mm_updt_idle\,
      R => '0'
    );
\GEN_CH2_UPDATE.ch2_updt_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I1 => updt_interr,
      I2 => \^gen_ch2_update.ch2_updt_interr_set_reg_0\,
      O => \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_interr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0\,
      Q => \^gen_ch2_update.ch2_updt_interr_set_reg_0\,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_updt_ioc_irq_set0,
      Q => \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0\,
      R => SR(0)
    );
\GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => updt_slverr,
      I1 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I2 => \^gen_ch2_update.ch2_updt_slverr_set_reg_0\,
      O => \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0\,
      Q => \^gen_ch2_update.ch2_updt_slverr_set_reg_0\,
      R => SR(0)
    );
\GEN_DESC_UPDT_NO_QUEUE.desc_update_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I1 => Q(2),
      I2 => \GEN_DESC_UPDT_NO_QUEUE.desc_update_done_reg\,
      I3 => s_axis_s2mm_updtsts_tdata(0),
      I4 => s_axis_s2mm_updtsts_tvalid,
      O => updt_sts_clr_1
    );
desc_update_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I1 => Q(2),
      I2 => \GEN_DESC_UPDT_NO_QUEUE.desc_update_done_reg\,
      I3 => s_axis_mm2s_updtsts_tdata(0),
      I4 => s_axis_mm2s_updtsts_tvalid,
      O => updt_sts_clr
    );
dma_decerr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_dma_decerr_set_reg_1\,
      I1 => dma_decerr_reg,
      O => \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0\
    );
\dma_decerr_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_dma_decerr_set_reg_1\,
      I1 => dma_decerr_reg_0,
      O => \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0\
    );
dma_interr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_dma_interr_set_reg_1\,
      I1 => dma_interr_reg,
      O => \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0\
    );
\dma_interr_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_dma_interr_set_reg_1\,
      I1 => dma_interr_reg_0,
      O => \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0\
    );
dma_slverr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_dma_slverr_set_reg_1\,
      I1 => dma_slverr_reg,
      O => \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0\
    );
\dma_slverr_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_dma_slverr_set_reg_1\,
      I1 => dma_slverr_reg_0,
      O => \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0\
    );
\ftch_error_addr[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_dma_decerr_set_reg_1\,
      I1 => \^gen_ch1_update.ch1_updt_interr_set_reg_0\,
      I2 => ftch_error_capture,
      I3 => \ftch_error_addr[31]_i_4_n_0\,
      I4 => \ftch_error_addr[31]_i_5_n_0\,
      O => \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2\(0)
    );
\ftch_error_addr[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_updt_interr_set_reg_0\,
      I1 => \^gen_ch2_update.ch2_updt_slverr_set_reg_0\,
      I2 => \^gen_ch2_update.ch2_updt_decerr_set_reg_0\,
      I3 => \^gen_ch2_update.ch2_dma_interr_set_reg_1\,
      O => \ftch_error_addr[31]_i_4_n_0\
    );
\ftch_error_addr[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_ch1_update.ch1_dma_slverr_set_reg_1\,
      I1 => \^gen_ch1_update.ch1_dma_interr_set_reg_1\,
      I2 => \^gen_ch2_update.ch2_dma_decerr_set_reg_1\,
      I3 => \^gen_ch2_update.ch2_dma_slverr_set_reg_1\,
      I4 => \^gen_ch1_update.ch1_updt_slverr_set_reg_0\,
      I5 => \^gen_ch1_update.ch1_updt_decerr_set_reg_0\,
      O => \ftch_error_addr[31]_i_5_n_0\
    );
idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AAAA00000800"
    )
        port map (
      I0 => idle_reg,
      I1 => \^gen_ch1_update.ch1_updt_idle_reg_0\,
      I2 => \mm2s_ns0__1\,
      I3 => mm2s_dmacr(0),
      I4 => all_is_idle_d1,
      I5 => idle_reg_0,
      O => \dmacr_i_reg[0]\
    );
s_axis_updt_cmd_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040004"
    )
        port map (
      I0 => updt_cs(0),
      I1 => updt_cs(1),
      I2 => \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\,
      I3 => updt_cs(2),
      I4 => s_axis_updt_cmd_tready,
      I5 => s_axis_updt_cmd_tvalid,
      O => \FSM_sequential_updt_cs_reg[0]_0\
    );
\sg_updt_error_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_updt_slverr_set_reg_0\,
      I1 => \^gen_ch2_update.ch2_updt_decerr_set_reg_0\,
      I2 => dma_interr_reg_0,
      I3 => dma_slverr_reg_0,
      I4 => dma_decerr_reg_0,
      I5 => \^gen_ch2_update.ch2_updt_interr_set_reg_0\,
      O => sg_updt_error0
    );
\update_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(4),
      Q => \^update_address_reg[31]_0\(5),
      R => SR(0)
    );
\update_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(5),
      Q => \^update_address_reg[31]_0\(6),
      R => SR(0)
    );
\update_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(6),
      Q => \^update_address_reg[31]_0\(7),
      R => SR(0)
    );
\update_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(7),
      Q => \^update_address_reg[31]_0\(8),
      R => SR(0)
    );
\update_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(8),
      Q => \^update_address_reg[31]_0\(9),
      R => SR(0)
    );
\update_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(9),
      Q => \^update_address_reg[31]_0\(10),
      R => SR(0)
    );
\update_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(10),
      Q => \^update_address_reg[31]_0\(11),
      R => SR(0)
    );
\update_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(11),
      Q => \^update_address_reg[31]_0\(12),
      R => SR(0)
    );
\update_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(12),
      Q => \^update_address_reg[31]_0\(13),
      R => SR(0)
    );
\update_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(13),
      Q => \^update_address_reg[31]_0\(14),
      R => SR(0)
    );
\update_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(14),
      Q => \^update_address_reg[31]_0\(15),
      R => SR(0)
    );
\update_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(15),
      Q => \^update_address_reg[31]_0\(16),
      R => SR(0)
    );
\update_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(16),
      Q => \^update_address_reg[31]_0\(17),
      R => SR(0)
    );
\update_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(17),
      Q => \^update_address_reg[31]_0\(18),
      R => SR(0)
    );
\update_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(18),
      Q => \^update_address_reg[31]_0\(19),
      R => SR(0)
    );
\update_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(19),
      Q => \^update_address_reg[31]_0\(20),
      R => SR(0)
    );
\update_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(20),
      Q => \^update_address_reg[31]_0\(21),
      R => SR(0)
    );
\update_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(21),
      Q => \^update_address_reg[31]_0\(22),
      R => SR(0)
    );
\update_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(22),
      Q => \^update_address_reg[31]_0\(23),
      R => SR(0)
    );
\update_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(23),
      Q => \^update_address_reg[31]_0\(24),
      R => SR(0)
    );
\update_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(24),
      Q => \^update_address_reg[31]_0\(25),
      R => SR(0)
    );
\update_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(25),
      Q => \^update_address_reg[31]_0\(26),
      R => SR(0)
    );
\update_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => '1',
      Q => \^update_address_reg[31]_0\(0),
      R => SR(0)
    );
\update_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(0),
      Q => \^update_address_reg[31]_0\(1),
      R => SR(0)
    );
\update_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(1),
      Q => \^update_address_reg[31]_0\(2),
      R => SR(0)
    );
\update_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(2),
      Q => \^update_address_reg[31]_0\(3),
      R => SR(0)
    );
\update_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => \update_address_reg[31]_1\(3),
      Q => \^update_address_reg[31]_0\(4),
      R => SR(0)
    );
\updt_curdesc[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => Q(1),
      I1 => \^gen_ch1_update.ch1_active_i_reg_0\,
      I2 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I3 => s_axis_mm2s_updtptr_tvalid,
      I4 => s_axis_s2mm_updtptr_tvalid,
      O => \^fsm_onehot_pntr_cs_reg[1]\(0)
    );
\updt_error_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => updt_cs(2),
      I1 => \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\,
      I2 => updt_cs(1),
      I3 => updt_cs(0),
      O => updt_cmnd_wr
    );
\updt_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(5),
      Q => \updt_error_addr_reg[31]_0\(4),
      R => SR(0)
    );
\updt_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(6),
      Q => \updt_error_addr_reg[31]_0\(5),
      R => SR(0)
    );
\updt_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(7),
      Q => \updt_error_addr_reg[31]_0\(6),
      R => SR(0)
    );
\updt_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(8),
      Q => \updt_error_addr_reg[31]_0\(7),
      R => SR(0)
    );
\updt_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(9),
      Q => \updt_error_addr_reg[31]_0\(8),
      R => SR(0)
    );
\updt_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(10),
      Q => \updt_error_addr_reg[31]_0\(9),
      R => SR(0)
    );
\updt_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(11),
      Q => \updt_error_addr_reg[31]_0\(10),
      R => SR(0)
    );
\updt_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(12),
      Q => \updt_error_addr_reg[31]_0\(11),
      R => SR(0)
    );
\updt_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(13),
      Q => \updt_error_addr_reg[31]_0\(12),
      R => SR(0)
    );
\updt_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(14),
      Q => \updt_error_addr_reg[31]_0\(13),
      R => SR(0)
    );
\updt_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(15),
      Q => \updt_error_addr_reg[31]_0\(14),
      R => SR(0)
    );
\updt_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(16),
      Q => \updt_error_addr_reg[31]_0\(15),
      R => SR(0)
    );
\updt_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(17),
      Q => \updt_error_addr_reg[31]_0\(16),
      R => SR(0)
    );
\updt_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(18),
      Q => \updt_error_addr_reg[31]_0\(17),
      R => SR(0)
    );
\updt_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(19),
      Q => \updt_error_addr_reg[31]_0\(18),
      R => SR(0)
    );
\updt_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(20),
      Q => \updt_error_addr_reg[31]_0\(19),
      R => SR(0)
    );
\updt_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(21),
      Q => \updt_error_addr_reg[31]_0\(20),
      R => SR(0)
    );
\updt_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(22),
      Q => \updt_error_addr_reg[31]_0\(21),
      R => SR(0)
    );
\updt_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(23),
      Q => \updt_error_addr_reg[31]_0\(22),
      R => SR(0)
    );
\updt_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(24),
      Q => \updt_error_addr_reg[31]_0\(23),
      R => SR(0)
    );
\updt_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(25),
      Q => \updt_error_addr_reg[31]_0\(24),
      R => SR(0)
    );
\updt_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(26),
      Q => \updt_error_addr_reg[31]_0\(25),
      R => SR(0)
    );
\updt_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(1),
      Q => \updt_error_addr_reg[31]_0\(0),
      R => SR(0)
    );
\updt_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(2),
      Q => \updt_error_addr_reg[31]_0\(1),
      R => SR(0)
    );
\updt_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(3),
      Q => \updt_error_addr_reg[31]_0\(2),
      R => SR(0)
    );
\updt_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(4),
      Q => \updt_error_addr_reg[31]_0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wrdata_cntl is
  port (
    sig_push_to_wsc : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    sig_tlast_err_stop : out STD_LOGIC;
    m_axi_sg_wready_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\ : out STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_sts_reg : out STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\ : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_push_err2wsc_reg_0 : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    m_axi_sg_wvalid_0 : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tlast : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_0 : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    s_axis_mm2s_updtsts_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_updtsts_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wrdata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wrdata_cntl is
  signal \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\ : STD_LOGIC;
  signal \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\ : STD_LOGIC;
  signal m_axi_sg_wlast_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_sg_wready_0\ : STD_LOGIC;
  signal m_axi_sg_wvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal m_axi_sg_wvalid_INST_0_i_2_n_0 : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt0 : STD_LOGIC;
  signal sig_data2wsc_last_err_i_1_n_0 : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr_eq_0__6\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_dqual_reg_full_i_3_n_0 : STD_LOGIC;
  signal sig_dqual_reg_full_i_4_n_0 : STD_LOGIC;
  signal \sig_good_mmap_dbeat9_out__0\ : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg_i_1_n_0 : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal sig_push_err2wsc_i_1_n_0 : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal sig_push_to_wsc0 : STD_LOGIC;
  signal sig_push_to_wsc_i_2_n_0 : STD_LOGIC;
  signal \^sig_tlast_err_stop\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][6]_srl3_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of desc_update_done_i_2 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of m_axi_sg_wlast_INST_0 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of m_axi_sg_wvalid_INST_0_i_2 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of sig_data2wsc_cmd_cmplt_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of sig_data2wsc_last_err_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of sig_data2wsc_last_err_i_2 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of sig_dqual_reg_full_i_3 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair47";
begin
  \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ <= \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\;
  m_axi_sg_wready_0 <= \^m_axi_sg_wready_0\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
  sig_tlast_err_stop <= \^sig_tlast_err_stop\;
\GEN_DESC_UPDT_NO_QUEUE.updt_sts_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => s_axis_s2mm_updtsts_tvalid,
      I1 => s_axis_s2mm_updtsts_tdata(0),
      I2 => \^m_axi_sg_wready_0\,
      I3 => Q(0),
      I4 => \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_0\,
      O => \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\,
      I2 => \^sig_push_to_wsc\,
      I3 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I4 => \^sig_tlast_err_stop\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\,
      Q => \^sig_tlast_err_stop\,
      R => sig_stream_rst
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_data2wsc_last_err_i_1_n_0,
      Q => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      R => sig_stream_rst
    );
\INFERRED_GEN.data_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^sig_tlast_err_stop\,
      I1 => \^sig_push_to_wsc\,
      I2 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\,
      I3 => sig_inhibit_rdy_n,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AA8888AAAA8888"
    )
        port map (
      I0 => sig_push_err2wsc_reg_0,
      I1 => E(0),
      I2 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I3 => sig_addr2wsc_cmd_fifo_empty,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_cmd_reg_empty,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
desc_update_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_sg_wready,
      I1 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      I2 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      O => \^m_axi_sg_wready_0\
    );
m_axi_sg_wlast_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I2 => sig_dbeat_cntr(7),
      I3 => sig_dbeat_cntr(6),
      I4 => sig_dbeat_cntr(5),
      O => m_axi_sg_wlast
    );
m_axi_sg_wlast_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(2),
      I4 => sig_dbeat_cntr(4),
      O => m_axi_sg_wlast_INST_0_i_1_n_0
    );
m_axi_sg_wvalid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA888A888888888"
    )
        port map (
      I0 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      I1 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I2 => s_axis_s2mm_updtsts_tvalid,
      I3 => m_axi_sg_wvalid_0,
      I4 => s_axis_mm2s_updtsts_tvalid,
      I5 => Q(0),
      O => m_axi_sg_wvalid
    );
m_axi_sg_wvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFEFE00000000"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      I5 => m_axi_sg_wvalid_INST_0_i_2_n_0,
      O => m_axi_sg_wvalid_INST_0_i_1_n_0
    );
m_axi_sg_wvalid_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_next_calc_error_reg,
      O => m_axi_sg_wvalid_INST_0_i_2_n_0
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9996664"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \out\,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC98E6CC"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E0F8F0"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_stream_rst
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_next_calc_error_reg,
      Q => \in\(2),
      R => sig_push_to_wsc0
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I1 => sig_dqual_reg_full,
      I2 => \sig_good_mmap_dbeat9_out__0\,
      I3 => s_axis_s2mm_tlast,
      O => sig_data2wsc_cmd_cmplt0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_data2wsc_cmd_cmplt0,
      Q => \in\(0),
      R => sig_push_to_wsc0
    );
sig_data2wsc_last_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4888"
    )
        port map (
      I0 => s_axis_s2mm_tlast,
      I1 => \sig_good_mmap_dbeat9_out__0\,
      I2 => \sig_dbeat_cntr_eq_0__6\,
      I3 => sig_dqual_reg_full,
      I4 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      O => sig_data2wsc_last_err_i_1_n_0
    );
sig_data2wsc_last_err_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => sig_dbeat_cntr(6),
      I2 => sig_dbeat_cntr(7),
      I3 => m_axi_sg_wlast_INST_0_i_1_n_0,
      O => \sig_dbeat_cntr_eq_0__6\
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_data2wsc_last_err_i_1_n_0,
      Q => \in\(1),
      R => sig_push_to_wsc0
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[0]_i_1_n_0\
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[1]_i_1_n_0\
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[2]_i_1_n_0\
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[3]_i_1_n_0\
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(2),
      I5 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[4]_i_1_n_0\
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I2 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[5]_i_1_n_0\
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(5),
      I2 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I3 => sig_dbeat_cntr(6),
      O => \sig_dbeat_cntr[6]_i_1_n_0\
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => sig_dbeat_cntr(6),
      I2 => sig_dbeat_cntr(7),
      I3 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I4 => \sig_good_mmap_dbeat9_out__0\,
      I5 => sig_data2mstr_cmd_ready,
      O => \sig_dbeat_cntr[7]_i_1_n_0\
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FE0001"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I2 => sig_dbeat_cntr(6),
      I3 => sig_data2mstr_cmd_ready,
      I4 => sig_dbeat_cntr(7),
      O => \sig_dbeat_cntr[7]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA888A888888888"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_4_n_0\,
      I1 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I2 => s_axis_s2mm_updtsts_tvalid,
      I3 => m_axi_sg_wvalid_0,
      I4 => s_axis_mm2s_updtsts_tvalid,
      I5 => Q(0),
      O => \sig_good_mmap_dbeat9_out__0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      I1 => m_axi_sg_wready,
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[0]_i_1_n_0\,
      Q => sig_dbeat_cntr(0),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[1]_i_1_n_0\,
      Q => sig_dbeat_cntr(1),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[2]_i_1_n_0\,
      Q => sig_dbeat_cntr(2),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[3]_i_1_n_0\,
      Q => sig_dbeat_cntr(3),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[4]_i_1_n_0\,
      Q => sig_dbeat_cntr(4),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[5]_i_1_n_0\,
      Q => sig_dbeat_cntr(5),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[6]_i_1_n_0\,
      Q => sig_dbeat_cntr(6),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[7]_i_2_n_0\,
      Q => sig_dbeat_cntr(7),
      R => sig_stream_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_dqual_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFFF"
    )
        port map (
      I0 => sig_dqual_reg_full_i_3_n_0,
      I1 => sig_next_calc_error_reg,
      I2 => sig_dqual_reg_full,
      I3 => sig_data2mstr_cmd_ready,
      I4 => sig_push_err2wsc_reg_0,
      O => sig_clr_dqual_reg
    );
sig_dqual_reg_full_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => sig_dqual_reg_full_i_4_n_0,
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      O => sig_data2mstr_cmd_ready
    );
sig_dqual_reg_full_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \sig_dbeat_cntr_eq_0__6\,
      I1 => sig_last_mmap_dbeat_reg_reg_0,
      I2 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      I3 => m_axi_sg_wready,
      O => sig_dqual_reg_full_i_3_n_0
    );
sig_dqual_reg_full_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000000020"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => sig_next_calc_error_reg,
      I2 => sig_dqual_reg_empty,
      I3 => sig_wdc_status_going_full,
      I4 => sig_wsc2stat_status_valid,
      I5 => sig_stat2wsc_status_ready,
      O => sig_dqual_reg_full_i_4_n_0
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_dqual_reg_full,
      R => sig_clr_dqual_reg
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_dqual_reg_full_i_3_n_0,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_stream_rst
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_push_err2wsc_reg_0,
      I2 => sig_data2mstr_cmd_ready,
      O => sig_ld_new_cmd_reg_i_1_n_0
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_ld_new_cmd_reg_i_1_n_0,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => sig_calc2dm_calc_err,
      Q => sig_next_calc_error_reg,
      R => sig_clr_dqual_reg
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_push_err2wsc_reg_0,
      I1 => sig_push_err2wsc,
      I2 => sig_next_calc_error_reg,
      I3 => sig_ld_new_cmd_reg,
      O => sig_push_err2wsc_i_1_n_0
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_push_err2wsc_i_1_n_0,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000000FFFFFFFF"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => sig_dqual_reg_full_i_3_n_0,
      I2 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\,
      I3 => sig_inhibit_rdy_n,
      I4 => \^sig_push_to_wsc\,
      I5 => sig_push_err2wsc_reg_0,
      O => sig_push_to_wsc0
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_dqual_reg_full_i_3_n_0,
      I1 => sig_push_err2wsc,
      I2 => \^sig_tlast_err_stop\,
      O => sig_push_to_wsc_i_2_n_0
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => '1',
      Q => \^sig_push_to_wsc\,
      R => sig_push_to_wsc0
    );
updt_sts_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => s_axis_mm2s_updtsts_tvalid,
      I1 => s_axis_mm2s_updtsts_tdata(0),
      I2 => \^m_axi_sg_wready_0\,
      I3 => Q(0),
      I4 => m_axi_sg_wvalid_0,
      O => updt_sts_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    split_cmd1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    split_out : in STD_LOGIC;
    cmd_proc_cdc_from : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    \split_cmd_reg[0]\ : in STD_LOGIC;
    stride_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prmry_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \split_cmd_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q_0 : STD_LOGIC;
  signal ready_for_next_cmd_tlast_cdc : STD_LOGIC;
  signal \^split_cmd1\ : STD_LOGIC;
  signal \split_cmd[11]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd[11]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[11]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[11]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[11]_i_6_n_0\ : STD_LOGIC;
  signal \split_cmd[11]_i_7_n_0\ : STD_LOGIC;
  signal \split_cmd[11]_i_8_n_0\ : STD_LOGIC;
  signal \split_cmd[11]_i_9_n_0\ : STD_LOGIC;
  signal \split_cmd[15]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd[15]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[15]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[15]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[15]_i_6_n_0\ : STD_LOGIC;
  signal \split_cmd[15]_i_7_n_0\ : STD_LOGIC;
  signal \split_cmd[15]_i_8_n_0\ : STD_LOGIC;
  signal \split_cmd[15]_i_9_n_0\ : STD_LOGIC;
  signal \split_cmd[19]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd[19]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[19]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[19]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[23]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd[23]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[23]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[23]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[27]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd[27]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[27]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[27]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[31]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[31]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[31]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[31]_i_6_n_0\ : STD_LOGIC;
  signal \split_cmd[3]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd[3]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[3]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[3]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[3]_i_6_n_0\ : STD_LOGIC;
  signal \split_cmd[3]_i_7_n_0\ : STD_LOGIC;
  signal \split_cmd[3]_i_8_n_0\ : STD_LOGIC;
  signal \split_cmd[3]_i_9_n_0\ : STD_LOGIC;
  signal \split_cmd[7]_i_2_n_0\ : STD_LOGIC;
  signal \split_cmd[7]_i_3_n_0\ : STD_LOGIC;
  signal \split_cmd[7]_i_4_n_0\ : STD_LOGIC;
  signal \split_cmd[7]_i_5_n_0\ : STD_LOGIC;
  signal \split_cmd[7]_i_6_n_0\ : STD_LOGIC;
  signal \split_cmd[7]_i_7_n_0\ : STD_LOGIC;
  signal \split_cmd[7]_i_8_n_0\ : STD_LOGIC;
  signal \split_cmd[7]_i_9_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \split_cmd_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \split_cmd_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \split_cmd_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \split_cmd_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_split_cmd_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \split_cmd[31]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \vsize_data_int[22]_i_1\ : label is "soft_lutpair433";
begin
  split_cmd1 <= \^split_cmd1\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in,
      Q => Q_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => Q_0,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => ready_for_next_cmd_tlast_cdc,
      R => '0'
    );
\split_cmd[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(11),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[11]_i_2_n_0\
    );
\split_cmd[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(10),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[11]_i_3_n_0\
    );
\split_cmd[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(9),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[11]_i_4_n_0\
    );
\split_cmd[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(8),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[11]_i_5_n_0\
    );
\split_cmd[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(11),
      I1 => Q(11),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(11),
      O => \split_cmd[11]_i_6_n_0\
    );
\split_cmd[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(10),
      I1 => Q(10),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(10),
      O => \split_cmd[11]_i_7_n_0\
    );
\split_cmd[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(9),
      I1 => Q(9),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(9),
      O => \split_cmd[11]_i_8_n_0\
    );
\split_cmd[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(8),
      I1 => Q(8),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(8),
      O => \split_cmd[11]_i_9_n_0\
    );
\split_cmd[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(15),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[15]_i_2_n_0\
    );
\split_cmd[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(14),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[15]_i_3_n_0\
    );
\split_cmd[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(13),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[15]_i_4_n_0\
    );
\split_cmd[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(12),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[15]_i_5_n_0\
    );
\split_cmd[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(15),
      I1 => Q(15),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(15),
      O => \split_cmd[15]_i_6_n_0\
    );
\split_cmd[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(14),
      I1 => Q(14),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(14),
      O => \split_cmd[15]_i_7_n_0\
    );
\split_cmd[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(13),
      I1 => Q(13),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(13),
      O => \split_cmd[15]_i_8_n_0\
    );
\split_cmd[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(12),
      I1 => Q(12),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(12),
      O => \split_cmd[15]_i_9_n_0\
    );
\split_cmd[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(19),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(19),
      O => \split_cmd[19]_i_2_n_0\
    );
\split_cmd[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(18),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(18),
      O => \split_cmd[19]_i_3_n_0\
    );
\split_cmd[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(17),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(17),
      O => \split_cmd[19]_i_4_n_0\
    );
\split_cmd[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(16),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(16),
      O => \split_cmd[19]_i_5_n_0\
    );
\split_cmd[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(23),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(23),
      O => \split_cmd[23]_i_2_n_0\
    );
\split_cmd[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(22),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(22),
      O => \split_cmd[23]_i_3_n_0\
    );
\split_cmd[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(21),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(21),
      O => \split_cmd[23]_i_4_n_0\
    );
\split_cmd[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(20),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(20),
      O => \split_cmd[23]_i_5_n_0\
    );
\split_cmd[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(27),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(27),
      O => \split_cmd[27]_i_2_n_0\
    );
\split_cmd[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(26),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(26),
      O => \split_cmd[27]_i_3_n_0\
    );
\split_cmd[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(25),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(25),
      O => \split_cmd[27]_i_4_n_0\
    );
\split_cmd[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(24),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(24),
      O => \split_cmd[27]_i_5_n_0\
    );
\split_cmd[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => split_out,
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => E(0)
    );
\split_cmd[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(31),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(31),
      O => \split_cmd[31]_i_3_n_0\
    );
\split_cmd[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(30),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(30),
      O => \split_cmd[31]_i_4_n_0\
    );
\split_cmd[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(29),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(29),
      O => \split_cmd[31]_i_5_n_0\
    );
\split_cmd[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \split_cmd_reg[31]\(28),
      I1 => \split_cmd_reg[0]\,
      I2 => s_axis_mm2s_cmd_tvalid_split,
      I3 => ready_for_next_cmd_tlast_cdc,
      I4 => cmd_proc_cdc_from,
      I5 => Q(28),
      O => \split_cmd[31]_i_6_n_0\
    );
\split_cmd[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(3),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[3]_i_2_n_0\
    );
\split_cmd[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(2),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[3]_i_3_n_0\
    );
\split_cmd[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(1),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[3]_i_4_n_0\
    );
\split_cmd[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(0),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[3]_i_5_n_0\
    );
\split_cmd[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(3),
      I1 => Q(3),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(3),
      O => \split_cmd[3]_i_6_n_0\
    );
\split_cmd[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(2),
      I1 => Q(2),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(2),
      O => \split_cmd[3]_i_7_n_0\
    );
\split_cmd[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(1),
      I1 => Q(1),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(1),
      O => \split_cmd[3]_i_8_n_0\
    );
\split_cmd[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(0),
      I1 => Q(0),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(0),
      O => \split_cmd[3]_i_9_n_0\
    );
\split_cmd[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(7),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[7]_i_2_n_0\
    );
\split_cmd[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(6),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[7]_i_3_n_0\
    );
\split_cmd[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(5),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[7]_i_4_n_0\
    );
\split_cmd[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => stride_data(4),
      I1 => cmd_proc_cdc_from,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => s_axis_mm2s_cmd_tvalid_split,
      I4 => \split_cmd_reg[0]\,
      O => \split_cmd[7]_i_5_n_0\
    );
\split_cmd[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(7),
      I1 => Q(7),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(7),
      O => \split_cmd[7]_i_6_n_0\
    );
\split_cmd[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(6),
      I1 => Q(6),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(6),
      O => \split_cmd[7]_i_7_n_0\
    );
\split_cmd[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(5),
      I1 => Q(5),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(5),
      O => \split_cmd[7]_i_8_n_0\
    );
\split_cmd[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_data(4),
      I1 => Q(4),
      I2 => \^split_cmd1\,
      I3 => \split_cmd_reg[31]\(4),
      O => \split_cmd[7]_i_9_n_0\
    );
\split_cmd_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \split_cmd_reg[7]_i_1_n_0\,
      CO(3) => \split_cmd_reg[11]_i_1_n_0\,
      CO(2) => \split_cmd_reg[11]_i_1_n_1\,
      CO(1) => \split_cmd_reg[11]_i_1_n_2\,
      CO(0) => \split_cmd_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \split_cmd[11]_i_2_n_0\,
      DI(2) => \split_cmd[11]_i_3_n_0\,
      DI(1) => \split_cmd[11]_i_4_n_0\,
      DI(0) => \split_cmd[11]_i_5_n_0\,
      O(3 downto 0) => \out\(11 downto 8),
      S(3) => \split_cmd[11]_i_6_n_0\,
      S(2) => \split_cmd[11]_i_7_n_0\,
      S(1) => \split_cmd[11]_i_8_n_0\,
      S(0) => \split_cmd[11]_i_9_n_0\
    );
\split_cmd_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \split_cmd_reg[11]_i_1_n_0\,
      CO(3) => \split_cmd_reg[15]_i_1_n_0\,
      CO(2) => \split_cmd_reg[15]_i_1_n_1\,
      CO(1) => \split_cmd_reg[15]_i_1_n_2\,
      CO(0) => \split_cmd_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \split_cmd[15]_i_2_n_0\,
      DI(2) => \split_cmd[15]_i_3_n_0\,
      DI(1) => \split_cmd[15]_i_4_n_0\,
      DI(0) => \split_cmd[15]_i_5_n_0\,
      O(3 downto 0) => \out\(15 downto 12),
      S(3) => \split_cmd[15]_i_6_n_0\,
      S(2) => \split_cmd[15]_i_7_n_0\,
      S(1) => \split_cmd[15]_i_8_n_0\,
      S(0) => \split_cmd[15]_i_9_n_0\
    );
\split_cmd_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \split_cmd_reg[15]_i_1_n_0\,
      CO(3) => \split_cmd_reg[19]_i_1_n_0\,
      CO(2) => \split_cmd_reg[19]_i_1_n_1\,
      CO(1) => \split_cmd_reg[19]_i_1_n_2\,
      CO(0) => \split_cmd_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \out\(19 downto 16),
      S(3) => \split_cmd[19]_i_2_n_0\,
      S(2) => \split_cmd[19]_i_3_n_0\,
      S(1) => \split_cmd[19]_i_4_n_0\,
      S(0) => \split_cmd[19]_i_5_n_0\
    );
\split_cmd_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \split_cmd_reg[19]_i_1_n_0\,
      CO(3) => \split_cmd_reg[23]_i_1_n_0\,
      CO(2) => \split_cmd_reg[23]_i_1_n_1\,
      CO(1) => \split_cmd_reg[23]_i_1_n_2\,
      CO(0) => \split_cmd_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \out\(23 downto 20),
      S(3) => \split_cmd[23]_i_2_n_0\,
      S(2) => \split_cmd[23]_i_3_n_0\,
      S(1) => \split_cmd[23]_i_4_n_0\,
      S(0) => \split_cmd[23]_i_5_n_0\
    );
\split_cmd_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \split_cmd_reg[23]_i_1_n_0\,
      CO(3) => \split_cmd_reg[27]_i_1_n_0\,
      CO(2) => \split_cmd_reg[27]_i_1_n_1\,
      CO(1) => \split_cmd_reg[27]_i_1_n_2\,
      CO(0) => \split_cmd_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \out\(27 downto 24),
      S(3) => \split_cmd[27]_i_2_n_0\,
      S(2) => \split_cmd[27]_i_3_n_0\,
      S(1) => \split_cmd[27]_i_4_n_0\,
      S(0) => \split_cmd[27]_i_5_n_0\
    );
\split_cmd_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \split_cmd_reg[27]_i_1_n_0\,
      CO(3) => \NLW_split_cmd_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \split_cmd_reg[31]_i_2_n_1\,
      CO(1) => \split_cmd_reg[31]_i_2_n_2\,
      CO(0) => \split_cmd_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \out\(31 downto 28),
      S(3) => \split_cmd[31]_i_3_n_0\,
      S(2) => \split_cmd[31]_i_4_n_0\,
      S(1) => \split_cmd[31]_i_5_n_0\,
      S(0) => \split_cmd[31]_i_6_n_0\
    );
\split_cmd_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \split_cmd_reg[3]_i_1_n_0\,
      CO(2) => \split_cmd_reg[3]_i_1_n_1\,
      CO(1) => \split_cmd_reg[3]_i_1_n_2\,
      CO(0) => \split_cmd_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \split_cmd[3]_i_2_n_0\,
      DI(2) => \split_cmd[3]_i_3_n_0\,
      DI(1) => \split_cmd[3]_i_4_n_0\,
      DI(0) => \split_cmd[3]_i_5_n_0\,
      O(3 downto 0) => \out\(3 downto 0),
      S(3) => \split_cmd[3]_i_6_n_0\,
      S(2) => \split_cmd[3]_i_7_n_0\,
      S(1) => \split_cmd[3]_i_8_n_0\,
      S(0) => \split_cmd[3]_i_9_n_0\
    );
\split_cmd_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \split_cmd_reg[3]_i_1_n_0\,
      CO(3) => \split_cmd_reg[7]_i_1_n_0\,
      CO(2) => \split_cmd_reg[7]_i_1_n_1\,
      CO(1) => \split_cmd_reg[7]_i_1_n_2\,
      CO(0) => \split_cmd_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \split_cmd[7]_i_2_n_0\,
      DI(2) => \split_cmd[7]_i_3_n_0\,
      DI(1) => \split_cmd[7]_i_4_n_0\,
      DI(0) => \split_cmd[7]_i_5_n_0\,
      O(3 downto 0) => \out\(7 downto 4),
      S(3) => \split_cmd[7]_i_6_n_0\,
      S(2) => \split_cmd[7]_i_7_n_0\,
      S(1) => \split_cmd[7]_i_8_n_0\,
      S(0) => \split_cmd[7]_i_9_n_0\
    );
\vsize_data_int[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \split_cmd_reg[0]\,
      I1 => s_axis_mm2s_cmd_tvalid_split,
      I2 => ready_for_next_cmd_tlast_cdc,
      I3 => cmd_proc_cdc_from,
      O => \^split_cmd1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1 is
  port (
    m_axis_mm2s_tready_0 : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    mm2s_strm_wlast : in STD_LOGIC;
    \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg\ : in STD_LOGIC;
    \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_1\ : in STD_LOGIC;
    \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_2\ : in STD_LOGIC;
    cmd_proc_cdc_from : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_i_2_n_0\ : STD_LOGIC;
  signal cmd_proc_cdc : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => cmd_proc_cdc_from,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => cmd_proc_cdc,
      R => '0'
    );
\SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => mm2s_strm_wlast,
      I2 => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg\,
      I3 => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_0\,
      I4 => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_i_2_n_0\,
      O => m_axis_mm2s_tready_0
    );
\SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F7F0F000F00"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => mm2s_strm_wlast,
      I2 => CO(0),
      I3 => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_1\,
      I4 => cmd_proc_cdc,
      I5 => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_2\,
      O => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_10 is
  port (
    \GEN_ASYNC_RESET.s_soft_reset_i_reg\ : out STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    \mm2s_ns0__1\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_10 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_10 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal s_halt_cmplt : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => prmry_in,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => s_halt_cmplt,
      R => '0'
    );
\GEN_ASYNC_RESET.s_soft_reset_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4444444444444"
    )
        port map (
      I0 => soft_reset_clr,
      I1 => s_soft_reset_i,
      I2 => s_halt_cmplt,
      I3 => \mm2s_ns0__1\,
      I4 => \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\,
      I5 => soft_reset,
      O => \GEN_ASYNC_RESET.s_soft_reset_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_11 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \GEN_ASYNC_RESET.halt_i_reg\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_11 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_11 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_RESET.halt_i_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => mm2s_halt,
      I2 => \GEN_ASYNC_RESET.halt_i_reg\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2 is
  port (
    m_axis_mm2s_tlast : out STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_strm_wlast : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal eof_bit_cdc : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => D(0),
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => eof_bit_cdc,
      R => '0'
    );
m_axis_mm2s_tlast_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => eof_bit_cdc,
      I1 => CO(0),
      I2 => mm2s_strm_wlast,
      O => m_axis_mm2s_tlast
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_39 is
  port (
    mm2s_introut : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_39 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_39 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => mm2s_introut,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4 is
  port (
    scndry_out : out STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => axi_resetn,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_40 is
  port (
    s2mm_introut : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_40 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_40 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => s2mm_introut,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_41 is
  port (
    \GEN_ASYNC_WRITE.awvalid_to2_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \GEN_ASYNC_WRITE.awvalid_to2\ : in STD_LOGIC;
    \GEN_ASYNC_WRITE.ip_addr_cap\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_41 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_41 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => prmry_in,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_WRITE.ip_addr_cap_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awvalid_to2\,
      I1 => \^scndry_out\,
      I2 => \GEN_ASYNC_WRITE.ip_addr_cap\,
      O => \GEN_ASYNC_WRITE.awvalid_to2_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_42 is
  port (
    \GEN_ASYNC_WRITE.rdy_to2_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    \GEN_ASYNC_WRITE.bvalid_i_reg\ : in STD_LOGIC;
    \GEN_ASYNC_WRITE.bvalid_i_reg_0\ : in STD_LOGIC;
    s_axi_lite_bvalid : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_42 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_42 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.bvalid_i_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of s_axi_lite_wready_INST_0 : label is "soft_lutpair237";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_WRITE.bvalid_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020F020"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.bvalid_i_reg\,
      I1 => \^scndry_out\,
      I2 => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      I3 => s_axi_lite_bvalid,
      I4 => s_axi_lite_bready,
      O => \GEN_ASYNC_WRITE.rdy_to2_reg\
    );
s_axi_lite_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.bvalid_i_reg\,
      I1 => \^scndry_out\,
      O => s_axi_lite_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_43 is
  port (
    \GEN_ASYNC_WRITE.ip_addr_cap0\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \GEN_ASYNC_WRITE.rdy_back\ : in STD_LOGIC;
    \GEN_ASYNC_WRITE.rdy_cdc_from_reg\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_43 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_43 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => prmry_in,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_WRITE.ip_addr_cap_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.rdy_back\,
      I1 => \^scndry_out\,
      I2 => \GEN_ASYNC_WRITE.rdy_cdc_from_reg\,
      O => \GEN_ASYNC_WRITE.ip_addr_cap0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_44 is
  port (
    \GEN_ASYNC_WRITE.wvalid_to2_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \GEN_ASYNC_WRITE.wvalid_to2\ : in STD_LOGIC;
    \GEN_ASYNC_WRITE.ip_data_cap\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_44 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_44 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => prmry_in,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_WRITE.ip_data_cap_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.wvalid_to2\,
      I1 => \^scndry_out\,
      I2 => \GEN_ASYNC_WRITE.ip_data_cap\,
      O => \GEN_ASYNC_WRITE.wvalid_to2_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5 is
  port (
    scndry_out : out STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_6 is
  port (
    scndry_out : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_6 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_6 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_7 is
  port (
    \GEN_ASYNC_RESET.s_soft_reset_i_reg\ : out STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_1\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_7 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_7 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal s_halt_cmplt : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => prmry_in,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => s_halt_cmplt,
      R => '0'
    );
\GEN_ASYNC_RESET.s_soft_reset_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444F4444444"
    )
        port map (
      I0 => soft_reset_clr,
      I1 => s_soft_reset_i,
      I2 => s_halt_cmplt,
      I3 => s2mm_all_idle,
      I4 => \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\,
      I5 => \GEN_ASYNC_RESET.s_soft_reset_i_reg_1\,
      O => \GEN_ASYNC_RESET.s_soft_reset_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_8 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \GEN_ASYNC_RESET.halt_i_reg\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_8 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_8 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_RESET.halt_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => s2mm_halt,
      I2 => \GEN_ASYNC_RESET.halt_i_reg\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_9 is
  port (
    scndry_out : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_9 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_9 is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_7\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_8\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_9\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_10\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_11\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_12\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_13\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_14\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_15\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_16\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_17\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_18\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_19\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_20\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_21\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_22\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_23\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\ : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\ is
  signal \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[126]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[62]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[94]_i_2_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[0]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[102]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[110]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[118]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[11]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[126]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[12]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[134]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[13]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[1]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[30]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[38]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[46]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[4]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[54]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[62]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[70]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[78]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[86]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[94]_i_1\ : label is "soft_lutpair246";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(0),
      Q => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(1),
      Q => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(2),
      Q => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(3),
      Q => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(4),
      Q => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(5),
      Q => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(6),
      Q => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(7),
      Q => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(9),
      R => '0'
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_20\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[102]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[126]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_15\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[110]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[126]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_16\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[118]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[126]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_17\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(2),
      I2 => \GEN_ASYNC_WRITE.axi2ip_wrce[11]_i_2_n_0\,
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_23\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(8),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(9),
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(4),
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(3),
      I4 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(7),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[11]_i_2_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[126]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[126]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_18\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[126]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(7),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(3),
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(4),
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(9),
      I4 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(8),
      I5 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(2),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[126]_i_2_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(2),
      I2 => \GEN_ASYNC_WRITE.axi2ip_wrce[13]_i_2_n_0\,
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[134]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_3_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(2),
      I2 => \GEN_ASYNC_WRITE.axi2ip_wrce[13]_i_2_n_0\,
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(8),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(9),
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(4),
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(3),
      I4 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(7),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[13]_i_2_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_3_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(7),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(3),
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(4),
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(9),
      I4 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(8),
      I5 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(2),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_3_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[30]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_21\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(7),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(3),
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(4),
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(9),
      I4 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(8),
      I5 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(2),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(2),
      I2 => \GEN_ASYNC_WRITE.axi2ip_wrce[1]_i_2_n_0\,
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_19\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(8),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(9),
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(4),
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(3),
      I4 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(7),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[1]_i_2_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(2),
      I2 => \GEN_ASYNC_WRITE.axi2ip_wrce[11]_i_2_n_0\,
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_22\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[30]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(7),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(3),
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(4),
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(9),
      I4 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(8),
      I5 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(2),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[30]_i_2_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[62]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_7\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[62]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_8\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(2),
      I2 => \GEN_ASYNC_WRITE.axi2ip_wrce[13]_i_2_n_0\,
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I4 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[62]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_9\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[62]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_10\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(7),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(3),
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(4),
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(9),
      I4 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(8),
      I5 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(2),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[62]_i_2_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[94]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_11\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[78]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[94]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_12\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[86]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[94]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_13\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[94]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(5),
      I1 => \GEN_ASYNC_WRITE.axi2ip_wrce[94]_i_2_n_0\,
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(6),
      I3 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_14\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[94]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(7),
      I1 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(3),
      I2 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(4),
      I3 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(9),
      I4 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(8),
      I5 => \GEN_ASYNC_WRITE.awaddr_d1_cdc_tig\(2),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[94]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\ is
  port (
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 29 downto 0 );
    irqthresh_wren0 : out STD_LOGIC;
    irqdelay_wren0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\ : out STD_LOGIC;
    \dmacr_i_reg[2]_1\ : in STD_LOGIC;
    irqdelay_wren_reg : in STD_LOGIC;
    \dmacr_i_reg[2]_2\ : in STD_LOGIC;
    mm2s_soft_reset_done : in STD_LOGIC;
    s2mm_soft_reset_done : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dmacr_i_reg[16]\ : in STD_LOGIC;
    \dmacr_i_reg[16]_0\ : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mm2s_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    s2mm_dly_irq_set : in STD_LOGIC;
    dly_irq_reg_1 : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\ is
  signal \dmacr_i[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \dmacr_i[23]_i_2_n_0\ : STD_LOGIC;
  signal irqdelay_wren_i_2_n_0 : STD_LOGIC;
  signal irqdelay_wren_i_3_n_0 : STD_LOGIC;
  signal irqdelay_wren_i_4_n_0 : STD_LOGIC;
  signal irqthresh_wren_i_2_n_0 : STD_LOGIC;
  signal irqthresh_wren_i_3_n_0 : STD_LOGIC;
  signal irqthresh_wren_i_4_n_0 : STD_LOGIC;
  signal \^scndry_vect_out\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
  scndry_vect_out(29 downto 0) <= \^scndry_vect_out\(29 downto 0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(0),
      Q => \^scndry_vect_out\(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(8),
      Q => \^scndry_vect_out\(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(9),
      Q => \^scndry_vect_out\(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(10),
      Q => \^scndry_vect_out\(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(11),
      Q => \^scndry_vect_out\(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(12),
      Q => \^scndry_vect_out\(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(13),
      Q => \^scndry_vect_out\(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(14),
      Q => \^scndry_vect_out\(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(15),
      Q => \^scndry_vect_out\(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(16),
      Q => \^scndry_vect_out\(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(17),
      Q => \^scndry_vect_out\(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(1),
      Q => \^scndry_vect_out\(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(18),
      Q => \^scndry_vect_out\(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(19),
      Q => \^scndry_vect_out\(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(20),
      Q => \^scndry_vect_out\(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(21),
      Q => \^scndry_vect_out\(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(22),
      Q => \^scndry_vect_out\(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(23),
      Q => \^scndry_vect_out\(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(24),
      Q => \^scndry_vect_out\(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(25),
      Q => \^scndry_vect_out\(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(26),
      Q => \^scndry_vect_out\(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(27),
      Q => \^scndry_vect_out\(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(2),
      Q => \^scndry_vect_out\(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(28),
      Q => \^scndry_vect_out\(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(29),
      Q => \^scndry_vect_out\(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(3),
      Q => \^scndry_vect_out\(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(4),
      Q => \^scndry_vect_out\(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(5),
      Q => \^scndry_vect_out\(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(6),
      Q => \^scndry_vect_out\(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(7),
      Q => \^scndry_vect_out\(7),
      R => '0'
    );
dly_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^scndry_vect_out\(11),
      I1 => dly_irq_reg(0),
      I2 => mm2s_dly_irq_set,
      I3 => dly_irq_reg_0,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\
    );
\dly_irq_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^scndry_vect_out\(11),
      I1 => dly_irq_reg(2),
      I2 => s2mm_dly_irq_set,
      I3 => dly_irq_reg_1,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\
    );
\dmacr_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010001000100FFFF"
    )
        port map (
      I0 => \^scndry_vect_out\(16),
      I1 => \^scndry_vect_out\(15),
      I2 => \^scndry_vect_out\(14),
      I3 => \dmacr_i[23]_i_2__0_n_0\,
      I4 => \dmacr_i_reg[16]\,
      I5 => \dmacr_i_reg[16]_0\,
      O => SS(0)
    );
\dmacr_i[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100010001FFFF"
    )
        port map (
      I0 => \dmacr_i[23]_i_2_n_0\,
      I1 => \^scndry_vect_out\(17),
      I2 => \^scndry_vect_out\(16),
      I3 => \^scndry_vect_out\(18),
      I4 => \dmacr_i_reg[16]\,
      I5 => \dmacr_i_reg[16]_0\,
      O => SR(0)
    );
\dmacr_i[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => irqdelay_wren_reg,
      I1 => \^scndry_vect_out\(15),
      I2 => \^scndry_vect_out\(14),
      I3 => \^scndry_vect_out\(19),
      I4 => \^scndry_vect_out\(20),
      I5 => \^scndry_vect_out\(21),
      O => \dmacr_i[23]_i_2_n_0\
    );
\dmacr_i[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^scndry_vect_out\(17),
      I1 => \^scndry_vect_out\(18),
      I2 => \^scndry_vect_out\(19),
      I3 => \^scndry_vect_out\(20),
      I4 => \^scndry_vect_out\(21),
      I5 => dly_irq_reg(1),
      O => \dmacr_i[23]_i_2__0_n_0\
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEFAFEFAFEFA"
    )
        port map (
      I0 => \dmacr_i_reg[2]_1\,
      I1 => irqdelay_wren_reg,
      I2 => \dmacr_i_reg[2]_2\,
      I3 => \^scndry_vect_out\(2),
      I4 => mm2s_soft_reset_done,
      I5 => s2mm_soft_reset_done,
      O => \dmacr_i_reg[2]\
    );
\dmacr_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEFAFEFAFEFA"
    )
        port map (
      I0 => \dmacr_i_reg[2]_2\,
      I1 => dly_irq_reg(1),
      I2 => \dmacr_i_reg[2]_1\,
      I3 => \^scndry_vect_out\(2),
      I4 => mm2s_soft_reset_done,
      I5 => s2mm_soft_reset_done,
      O => \dmacr_i_reg[2]_0\
    );
ioc_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^scndry_vect_out\(10),
      I1 => dly_irq_reg(0),
      I2 => mm2s_ioc_irq_set,
      I3 => ioc_irq_reg,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\
    );
\ioc_irq_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^scndry_vect_out\(10),
      I1 => dly_irq_reg(2),
      I2 => s2mm_ioc_irq_set,
      I3 => ioc_irq_reg_0,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\
    );
irqdelay_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => irqdelay_wren_reg,
      I1 => irqdelay_wren_i_2_n_0,
      I2 => irqdelay_wren_i_3_n_0,
      I3 => irqdelay_wren_i_4_n_0,
      O => irqdelay_wren0
    );
irqdelay_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^scndry_vect_out\(25),
      I1 => mm2s_dmacr(11),
      I2 => mm2s_dmacr(13),
      I3 => \^scndry_vect_out\(27),
      I4 => mm2s_dmacr(12),
      I5 => \^scndry_vect_out\(26),
      O => irqdelay_wren_i_2_n_0
    );
irqdelay_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^scndry_vect_out\(22),
      I1 => mm2s_dmacr(8),
      I2 => mm2s_dmacr(9),
      I3 => \^scndry_vect_out\(23),
      I4 => mm2s_dmacr(10),
      I5 => \^scndry_vect_out\(24),
      O => irqdelay_wren_i_3_n_0
    );
irqdelay_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^scndry_vect_out\(28),
      I1 => mm2s_dmacr(14),
      I2 => \^scndry_vect_out\(29),
      I3 => mm2s_dmacr(15),
      O => irqdelay_wren_i_4_n_0
    );
irqthresh_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => irqdelay_wren_reg,
      I1 => irqthresh_wren_i_2_n_0,
      I2 => irqthresh_wren_i_3_n_0,
      I3 => irqthresh_wren_i_4_n_0,
      O => irqthresh_wren0
    );
irqthresh_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^scndry_vect_out\(17),
      I1 => mm2s_dmacr(3),
      I2 => mm2s_dmacr(5),
      I3 => \^scndry_vect_out\(19),
      I4 => mm2s_dmacr(4),
      I5 => \^scndry_vect_out\(18),
      O => irqthresh_wren_i_2_n_0
    );
irqthresh_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^scndry_vect_out\(14),
      I1 => mm2s_dmacr(0),
      I2 => mm2s_dmacr(1),
      I3 => \^scndry_vect_out\(15),
      I4 => mm2s_dmacr(2),
      I5 => \^scndry_vect_out\(16),
      O => irqthresh_wren_i_3_n_0
    );
irqthresh_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^scndry_vect_out\(20),
      I1 => mm2s_dmacr(6),
      I2 => \^scndry_vect_out\(21),
      I3 => mm2s_dmacr(7),
      O => irqthresh_wren_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\ is
  port (
    scndry_vect_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\ is
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Q : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(0),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(1),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(2),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(3),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(4),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(5),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(6),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(7),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(8),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(9),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(0),
      Q => scndry_vect_out(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(1),
      Q => scndry_vect_out(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(2),
      Q => scndry_vect_out(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(3),
      Q => scndry_vect_out(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(4),
      Q => scndry_vect_out(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(5),
      Q => scndry_vect_out(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(6),
      Q => scndry_vect_out(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(7),
      Q => scndry_vect_out(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(8),
      Q => scndry_vect_out(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(9),
      Q => scndry_vect_out(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(6),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(7),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(8),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(9),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : out STD_LOGIC;
    \GEN_ASYNC_READ.ip_arvalid_d3\ : in STD_LOGIC;
    s_axi_lite_arready : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\ is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_arready,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => \GEN_ASYNC_READ.ip_arvalid_d3\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized4\ is
  port (
    scndry_vect_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    prmry_vect_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized4\ : entity is "cdc_sync";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized4\ is
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Q : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(0),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(10),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(11),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(12),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(13),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(14),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(15),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(16),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(17),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(18),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(19),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(1),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(20),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(21),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(22),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(23),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(24),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(25),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(26),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(27),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(28),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(29),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(2),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(30),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(31),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(3),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(4),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(5),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(6),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(7),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(8),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2\(9),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(0),
      Q => scndry_vect_out(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(10),
      Q => scndry_vect_out(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(11),
      Q => scndry_vect_out(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(12),
      Q => scndry_vect_out(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(13),
      Q => scndry_vect_out(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(14),
      Q => scndry_vect_out(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(15),
      Q => scndry_vect_out(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(16),
      Q => scndry_vect_out(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(17),
      Q => scndry_vect_out(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(18),
      Q => scndry_vect_out(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(19),
      Q => scndry_vect_out(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(1),
      Q => scndry_vect_out(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(20),
      Q => scndry_vect_out(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(21),
      Q => scndry_vect_out(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(22),
      Q => scndry_vect_out(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(23),
      Q => scndry_vect_out(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(24),
      Q => scndry_vect_out(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(25),
      Q => scndry_vect_out(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(26),
      Q => scndry_vect_out(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(27),
      Q => scndry_vect_out(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(28),
      Q => scndry_vect_out(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(29),
      Q => scndry_vect_out(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(2),
      Q => scndry_vect_out(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(30),
      Q => scndry_vect_out(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(31),
      Q => scndry_vect_out(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(3),
      Q => scndry_vect_out(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(4),
      Q => scndry_vect_out(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(5),
      Q => scndry_vect_out(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(6),
      Q => scndry_vect_out(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(7),
      Q => scndry_vect_out(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(8),
      Q => scndry_vect_out(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3\(9),
      Q => scndry_vect_out(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(0),
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(10),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(11),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(12),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(13),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(14),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(15),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(16),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(17),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(18),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(19),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(1),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(20),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(21),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(22),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(23),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(24),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(25),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(26),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(27),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(28),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(29),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(2),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(30),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(31),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(3),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(4),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(5),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(6),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(7),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(8),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_vect_in(9),
      Q => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_halt_reg_dly3_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_2\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    \sig_s_ready_dup_i_2__1\ : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_s_ready_dup_i_3__0_0\ : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_addr_posted_cntr_reg[0]\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3_reg\ : STD_LOGIC;
  signal \^sig_m_valid_out_reg\ : STD_LOGIC;
  signal sig_next_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal sig_next_calc_error_reg_i_6_n_0 : STD_LOGIC;
  signal sig_s_ready_dup_i_4_n_0 : STD_LOGIC;
  signal \^sig_s_ready_out_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__8\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__8\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \sig_first_dbeat_i_1__0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_4 : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \sig_ld_new_cmd_reg_i_1__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_1 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_6 : label is "soft_lutpair416";
begin
  \INFERRED_GEN.cnt_i_reg[1]_0\(1 downto 0) <= \^inferred_gen.cnt_i_reg[1]_0\(1 downto 0);
  \sig_addr_posted_cntr_reg[0]\ <= \^sig_addr_posted_cntr_reg[0]\;
  sig_halt_reg_dly3_reg <= \^sig_halt_reg_dly3_reg\;
  sig_m_valid_out_reg <= \^sig_m_valid_out_reg\;
  sig_s_ready_out_reg <= \^sig_s_ready_out_reg\;
\FIFO_Full_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008208"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\(1),
      I1 => \USE_SRL_FIFO.sig_wr_fifo\,
      I2 => \^sig_s_ready_out_reg\,
      I3 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      I4 => \USE_SRL_FIFO.sig_rd_empty\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669666"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      I1 => \^sig_s_ready_out_reg\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => sig_mstr2data_cmd_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_2\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA6A5595AAAA"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\(1),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I2 => sig_mstr2data_cmd_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_2\,
      I4 => \^sig_s_ready_out_reg\,
      I5 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A3A"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      I2 => \^sig_s_ready_out_reg\,
      I3 => \USE_SRL_FIFO.sig_wr_fifo\,
      I4 => \^inferred_gen.cnt_i_reg[1]_0\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^inferred_gen.cnt_i_reg[1]_0\(0),
      S => \INFERRED_GEN.cnt_i_reg[2]_0\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^inferred_gen.cnt_i_reg[1]_0\(1),
      S => \INFERRED_GEN.cnt_i_reg[2]_0\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \USE_SRL_FIFO.sig_rd_empty\,
      S => \INFERRED_GEN.cnt_i_reg[2]_0\(0)
    );
\sig_dbeat_cntr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^sig_s_ready_out_reg\,
      I3 => \out\(0),
      O => D(0)
    );
\sig_dbeat_cntr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^sig_s_ready_out_reg\,
      I4 => \out\(1),
      O => D(1)
    );
\sig_dbeat_cntr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \^sig_s_ready_out_reg\,
      I5 => \out\(2),
      O => D(2)
    );
\sig_dbeat_cntr[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => Q(4),
      I1 => \sig_dbeat_cntr_reg[4]\,
      I2 => \^sig_s_ready_out_reg\,
      I3 => \out\(3),
      O => D(3)
    );
\sig_dbeat_cntr[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^sig_s_ready_out_reg\,
      I1 => \sig_dbeat_cntr_reg[5]\,
      I2 => Q(5),
      O => D(4)
    );
\sig_dbeat_cntr[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^sig_s_ready_out_reg\,
      I1 => \sig_dbeat_cntr_reg[6]\,
      I2 => Q(6),
      O => D(5)
    );
\sig_dbeat_cntr[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_s_ready_out_reg\,
      I1 => \sig_dbeat_cntr_reg[0]\,
      O => E(0)
    );
\sig_dbeat_cntr[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \^sig_s_ready_out_reg\,
      I1 => Q(6),
      I2 => \sig_dbeat_cntr_reg[6]\,
      I3 => Q(7),
      O => D(6)
    );
\sig_first_dbeat_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080000"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[0]\,
      I1 => sig_first_dbeat_reg_0,
      I2 => \^sig_s_ready_out_reg\,
      I3 => sig_first_dbeat_reg_1,
      I4 => sig_mmap_rst_reg_n,
      O => sig_first_dbeat_reg
    );
sig_halt_cmplt_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      O => \^sig_addr_posted_cntr_reg[0]\
    );
\sig_ld_new_cmd_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => \^sig_s_ready_out_reg\,
      I2 => sig_ld_new_cmd_reg,
      O => sig_mmap_rst_reg_n_reg
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^sig_s_ready_out_reg\,
      I1 => sig_next_cmd_cmplt_reg_reg,
      I2 => sig_mmap_rst_reg_n,
      O => SR(0)
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00004000"
    )
        port map (
      I0 => \^sig_m_valid_out_reg\,
      I1 => sig_dqual_reg_empty_reg,
      I2 => sig_dqual_reg_empty_reg_0,
      I3 => sig_next_sequential_reg,
      I4 => sig_next_calc_error_reg_i_5_n_0,
      I5 => sig_dqual_reg_empty,
      O => \^sig_s_ready_out_reg\
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAB"
    )
        port map (
      I0 => \^sig_halt_reg_dly3_reg\,
      I1 => sig_dqual_reg_empty_reg_1,
      I2 => sig_data2addr_stop_req,
      I3 => sig_last_mmap_dbeat_reg,
      O => \^sig_m_valid_out_reg\
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFDFFFFFFFD"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_6_n_0,
      I1 => sig_dqual_reg_empty_reg_2,
      I2 => sig_wdc_status_going_full,
      I3 => \USE_SRL_FIFO.sig_rd_empty\,
      I4 => sig_wsc2stat_status_valid,
      I5 => sig_stat2wsc_status_ready,
      O => sig_next_calc_error_reg_i_5_n_0
    );
sig_next_calc_error_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      O => sig_next_calc_error_reg_i_6_n_0
    );
\sig_s_ready_dup_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFFFFF"
    )
        port map (
      I0 => sig_s_ready_dup_i_4_n_0,
      I1 => sig_halt_reg_dly3,
      I2 => sig_dqual_reg_empty_reg_2,
      I3 => \sig_s_ready_dup_i_2__1\,
      I4 => \^sig_addr_posted_cntr_reg[0]\,
      O => \^sig_halt_reg_dly3_reg\
    );
sig_s_ready_dup_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \sig_s_ready_dup_i_3__0_0\,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_dqual_reg_empty_reg_2,
      O => sig_s_ready_dup_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_13 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_13 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_13 is
  signal \INFERRED_GEN.cnt_i[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__9\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__4\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2__2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \sig_posted_to_axi_2_i_1__2\ : label is "soft_lutpair411";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082002000820082"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INFERRED_GEN.cnt_i[2]_i_2__4_n_0\,
      I2 => \^q\(0),
      I3 => \USE_SRL_FIFO.sig_rd_empty\,
      I4 => sig_data2addr_stop_req,
      I5 => FIFO_Full_reg,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66966666"
    )
        port map (
      I0 => \^sig_push_addr_reg1_out\,
      I1 => \^q\(0),
      I2 => sig_mstr2addr_cmd_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA5955A6AAAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_mstr2addr_cmd_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \^q\(0),
      I5 => \^sig_push_addr_reg1_out\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABA45AAAAAA"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => sig_data2addr_stop_req,
      I2 => FIFO_Full_reg,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \INFERRED_GEN.cnt_i[2]_i_2__4_n_0\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_mstr2addr_cmd_valid,
      O => \INFERRED_GEN.cnt_i[2]_i_2__4_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \USE_SRL_FIFO.sig_rd_empty\,
      S => SR(0)
    );
\sig_next_addr_reg[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_data2addr_stop_req,
      I2 => \USE_SRL_FIFO.sig_rd_empty\,
      O => \^sig_push_addr_reg1_out\
    );
\sig_posted_to_axi_2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => sig_data2addr_stop_req,
      I2 => FIFO_Full_reg,
      I3 => sig_mmap_rst_reg_n,
      O => \INFERRED_GEN.cnt_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_14 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_need_cmd_flush : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_14 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_14 is
  signal \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_cmdcntl_sm_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__6\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_cmdcntl_sm_state[0]_i_3\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_2__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__6\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of sig_sm_ld_dre_cmd_i_1 : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of sig_sm_pop_cmd_fifo_i_1 : label is "soft_lutpair407";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14010000"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_sm_pop_cmd_fifo,
      I2 => \INFERRED_GEN.cnt_i[2]_i_2__3_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8FFFF8888FF"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0\,
      I1 => \FSM_sequential_sig_cmdcntl_sm_state[0]_i_3_n_0\,
      I2 => sig_need_cmd_flush,
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(0),
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2),
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(1),
      O => D(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_scatter2drc_cmd_ready,
      O => \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \out\(0),
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2),
      O => \FSM_sequential_sig_cmdcntl_sm_state[0]_i_3_n_0\
    );
\FSM_sequential_sig_cmdcntl_sm_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000055550F080000"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(1),
      I1 => sig_need_cmd_flush,
      I2 => \^q\(2),
      I3 => \out\(0),
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(0),
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2),
      O => D(1)
    );
\INFERRED_GEN.cnt_i[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF20DF2020DF20"
    )
        port map (
      I0 => sig_mstr2dre_cmd_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_sm_pop_cmd_fifo,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A99999AA6AAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sig_mstr2dre_cmd_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I5 => \INFERRED_GEN.cnt_i[1]_i_2__1_n_0\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_sm_pop_cmd_fifo,
      I1 => \^q\(2),
      O => \INFERRED_GEN.cnt_i[1]_i_2__1_n_0\
    );
\INFERRED_GEN.cnt_i[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A1AAAAEA"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_sm_pop_cmd_fifo,
      I2 => \INFERRED_GEN.cnt_i[2]_i_2__3_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_mstr2dre_cmd_valid,
      O => \INFERRED_GEN.cnt_i[2]_i_2__3_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
sig_sm_ld_dre_cmd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04440000"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_scatter2drc_cmd_ready,
      I2 => sig_need_cmd_flush,
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(1),
      I4 => sig_sm_ld_dre_cmd_reg,
      O => sig_sm_ld_dre_cmd_ns
    );
sig_sm_pop_cmd_fifo_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32220000"
    )
        port map (
      I0 => sig_scatter2drc_cmd_ready,
      I1 => \^q\(2),
      I2 => sig_need_cmd_flush,
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(1),
      I4 => sig_sm_ld_dre_cmd_reg,
      O => sig_sm_pop_cmd_fifo_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_22 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_22 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_22 is
  signal \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_fifo__0\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
  signal \^sig_halt_reg_reg\ : STD_LOGIC;
  signal \sig_next_tag_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_next_tag_reg[0]_i_5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_2__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \sig_ld_new_cmd_reg_i_1__0\ : label is "soft_lutpair332";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
  sig_halt_reg_reg <= \^sig_halt_reg_reg\;
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080082"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\,
      I3 => \USE_SRL_FIFO.sig_rd_empty\,
      I4 => \^sig_dqual_reg_empty_reg\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2D22DD2D2D2D2D2"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \USE_SRL_FIFO.sig_rd_empty\,
      I2 => \^q\(0),
      I3 => sig_mstr2data_cmd_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF5D550400A2AA"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_fifo__0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => sig_mstr2data_cmd_valid,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \USE_SRL_FIFO.sig_rd_empty\,
      O => \USE_SRL_FIFO.sig_rd_fifo__0\
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC46DCCC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \USE_SRL_FIFO.sig_rd_empty\,
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\,
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_mstr2data_cmd_valid,
      O => \INFERRED_GEN.cnt_i[2]_i_2__1_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \USE_SRL_FIFO.sig_rd_empty\,
      S => SS(0)
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(0),
      I1 => \sig_dbeat_cntr_reg[7]\(1),
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => \out\(0),
      O => D(0)
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(2),
      I1 => \sig_dbeat_cntr_reg[7]\(1),
      I2 => \sig_dbeat_cntr_reg[7]\(0),
      I3 => \^sig_dqual_reg_empty_reg\,
      I4 => \out\(1),
      O => D(1)
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(3),
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \sig_dbeat_cntr_reg[7]\(1),
      I3 => \sig_dbeat_cntr_reg[7]\(2),
      I4 => \^sig_dqual_reg_empty_reg\,
      I5 => \out\(2),
      O => D(2)
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(3),
      I2 => \sig_dbeat_cntr_reg[7]\(0),
      I3 => \sig_dbeat_cntr_reg[7]\(1),
      I4 => \sig_dbeat_cntr_reg[7]\(2),
      I5 => \sig_dbeat_cntr_reg[7]\(4),
      O => D(3)
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \sig_dbeat_cntr_reg[5]\,
      I2 => \sig_dbeat_cntr_reg[7]\(5),
      O => D(4)
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4441"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(6),
      I2 => \sig_dbeat_cntr_reg[7]\(5),
      I3 => \sig_dbeat_cntr_reg[5]\,
      O => D(5)
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \sig_dbeat_cntr_reg[5]\,
      I2 => \sig_dbeat_cntr_reg[7]\(7),
      I3 => \sig_dbeat_cntr_reg[7]\(5),
      I4 => \sig_dbeat_cntr_reg[7]\(6),
      I5 => \^sig_dqual_reg_empty_reg\,
      O => E(0)
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005401"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(6),
      I2 => \sig_dbeat_cntr_reg[7]\(5),
      I3 => \sig_dbeat_cntr_reg[7]\(7),
      I4 => \sig_dbeat_cntr_reg[5]\,
      O => D(6)
    );
\sig_ld_new_cmd_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_ld_new_cmd_reg,
      I2 => \^sig_dqual_reg_empty_reg\,
      O => sig_mmap_rst_reg_n_reg
    );
\sig_next_tag_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004000FFFFFFFF"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \^sig_halt_reg_reg\,
      I2 => sig_dqual_reg_full,
      I3 => m_axi_mm2s_rlast,
      I4 => sig_next_calc_error_reg,
      I5 => sig_mmap_rst_reg_n,
      O => SR(0)
    );
\sig_next_tag_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \sig_next_tag_reg[0]_i_4_n_0\,
      I1 => sig_dqual_reg_empty,
      I2 => sig_dqual_reg_empty_reg_0,
      I3 => sig_next_sequential_reg,
      I4 => \^sig_halt_reg_reg\,
      O => \^sig_dqual_reg_empty_reg\
    );
\sig_next_tag_reg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00000"
    )
        port map (
      I0 => sig_dqual_reg_empty_reg_1,
      I1 => full,
      I2 => m_axi_mm2s_rvalid,
      I3 => sig_data2rsc_valid,
      I4 => sig_dqual_reg_empty_reg_2,
      O => \^sig_halt_reg_reg\
    );
\sig_next_tag_reg[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => \USE_SRL_FIFO.sig_rd_empty\,
      I2 => \sig_next_tag_reg[0]_i_5_n_0\,
      I3 => sig_rsc2stat_status_valid,
      I4 => sig_stat2rsc_status_ready,
      O => \sig_next_tag_reg[0]_i_4_n_0\
    );
\sig_next_tag_reg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      O => \sig_next_tag_reg[0]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_29 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_halt_reg_reg_0 : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_29 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_29 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_halt_reg_reg\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2__1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sig_posted_to_axi_2_i_1__1\ : label is "soft_lutpair280";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_halt_reg_reg <= \^sig_halt_reg_reg\;
  sig_inhibit_rdy_n_reg <= \^sig_inhibit_rdy_n_reg\;
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02404004"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^sig_inhibit_rdy_n_reg\,
      I4 => \^sig_halt_reg_reg\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66966666"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \^q\(0),
      I2 => sig_mstr2addr_cmd_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF5D550400A2AA"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => sig_mstr2addr_cmd_valid,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA69AAA"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => \^q\(1),
      I2 => \^sig_halt_reg_reg\,
      I3 => \^sig_inhibit_rdy_n_reg\,
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_mstr2addr_cmd_valid,
      O => \^sig_inhibit_rdy_n_reg\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \USE_SRL_FIFO.sig_rd_empty\,
      S => SS(0)
    );
\sig_next_addr_reg[31]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => sig_sf_allow_addr_req,
      I2 => \USE_SRL_FIFO.sig_rd_empty\,
      I3 => sig_addr_reg_empty,
      O => \^sig_halt_reg_reg\
    );
\sig_posted_to_axi_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => sig_sf_allow_addr_req,
      I2 => sig_addr_reg_empty,
      I3 => \USE_SRL_FIFO.sig_rd_empty\,
      I4 => sig_mmap_rst_reg_n,
      O => sig_halt_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_31 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OMIT_UNPACKING.lsig_ld_cmd\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_31 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_31 is
  signal \INFERRED_GEN.cnt_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_3\ : label is "soft_lutpair276";
begin
  Q(0) <= \^q\(0);
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02404004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg_n_0_[1]\,
      I2 => \INFERRED_GEN.cnt_i_reg_n_0_[0]\,
      I3 => \INFERRED_GEN.cnt_i[2]_i_3_n_0\,
      I4 => \OMIT_UNPACKING.lsig_ld_cmd\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66966666"
    )
        port map (
      I0 => \OMIT_UNPACKING.lsig_ld_cmd\,
      I1 => \INFERRED_GEN.cnt_i_reg_n_0_[0]\,
      I2 => sig_mstr2sf_cmd_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF5D550400A2AA"
    )
        port map (
      I0 => \OMIT_UNPACKING.lsig_ld_cmd\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => sig_mstr2sf_cmd_valid,
      I4 => \INFERRED_GEN.cnt_i_reg_n_0_[0]\,
      I5 => \INFERRED_GEN.cnt_i_reg_n_0_[1]\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA69AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg_n_0_[1]\,
      I2 => \OMIT_UNPACKING.lsig_ld_cmd\,
      I3 => \INFERRED_GEN.cnt_i[2]_i_3_n_0\,
      I4 => \INFERRED_GEN.cnt_i_reg_n_0_[0]\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_mstr2sf_cmd_valid,
      O => \INFERRED_GEN.cnt_i[2]_i_3_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \INFERRED_GEN.cnt_i_reg_n_0_[0]\,
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \INFERRED_GEN.cnt_i_reg_n_0_[1]\,
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(0),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_63 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_63 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_63 is
  signal \INFERRED_GEN.cnt_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_fifo__0\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2\ : label is "soft_lutpair52";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000024248224"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \INFERRED_GEN.cnt_i[2]_i_2_n_0\,
      I3 => sig_coelsc_reg_empty,
      I4 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => m_axi_sg_bvalid,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_inhibit_rdy_n,
      I3 => \USE_SRL_FIFO.sig_rd_fifo__0\,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF5D550400A2AA"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_fifo__0\,
      I1 => sig_inhibit_rdy_n,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => m_axi_sg_bvalid,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I2 => sig_coelsc_reg_empty,
      O => \USE_SRL_FIFO.sig_rd_fifo__0\
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0055A2FF04FF00"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_coelsc_reg_empty,
      I2 => \INFERRED_GEN.cnt_i_reg[2]_0\(0),
      I3 => \^q\(2),
      I4 => \INFERRED_GEN.cnt_i[2]_i_2_n_0\,
      I5 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => m_axi_sg_bvalid,
      O => \INFERRED_GEN.cnt_i[2]_i_2_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_64 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_64 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_64 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__0\ : label is "soft_lutpair51";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04401004"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \USE_SRL_FIFO.sig_wr_fifo\,
      I4 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD42"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I1 => \USE_SRL_FIFO.sig_wr_fifo\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I3 => \USE_SRL_FIFO.sig_wr_fifo\,
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^use_srl_fifo.sig_wr_fifo\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \USE_SRL_FIFO.sig_wr_fifo\ <= \^use_srl_fifo.sig_wr_fifo\;
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000820008"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => sig_push_coelsc_reg,
      I3 => \^q\(3),
      I4 => \^use_srl_fifo.sig_wr_fifo\,
      I5 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF4040BFBF40BF40"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I1 => sig_inhibit_rdy_n,
      I2 => m_axi_s2mm_bvalid,
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => sig_push_coelsc_reg,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA6A5595AAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => m_axi_s2mm_bvalid,
      I2 => sig_inhibit_rdy_n,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7FFE7F80800180"
    )
        port map (
      I0 => \^use_srl_fifo.sig_wr_fifo\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => sig_push_coelsc_reg,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46CCCCCCCCCCCCDC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => sig_push_coelsc_reg,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^use_srl_fifo.sig_wr_fifo\,
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \INFERRED_GEN.cnt_i_reg[3]_1\(0),
      I2 => sig_coelsc_reg_empty,
      O => \INFERRED_GEN.cnt_i_reg[3]_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \INFERRED_GEN.cnt_i_reg[3]_2\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \INFERRED_GEN.cnt_i_reg[3]_2\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \INFERRED_GEN.cnt_i_reg[3]_2\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \INFERRED_GEN.cnt_i_reg[3]_2\(0)
    );
\INFERRED_GEN.data_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I1 => sig_inhibit_rdy_n,
      I2 => m_axi_s2mm_bvalid,
      O => \^use_srl_fifo.sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_12\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_2\ : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_12\ : entity is "cntr_incr_decr_addn_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0102021000000000"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[3]_1\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => FIFO_Full_reg,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA6A5595AAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_data2wsc_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_2\,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_coelsc_reg_empty,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_3\(0),
      O => \INFERRED_GEN.cnt_i_reg[3]_0\
    );
\INFERRED_GEN.cnt_i[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2CCCCCCCCCCCCCCD"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[3]_1\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => FIFO_Full_reg,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      S => \INFERRED_GEN.cnt_i_reg[3]_2\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \INFERRED_GEN.cnt_i_reg[3]_2\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \INFERRED_GEN.cnt_i_reg[3]_2\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \INFERRED_GEN.cnt_i_reg[3]_2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_dre2ibtt_tlast : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_2\ : in STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg : in STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_strm_tlast : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\ : entity is "cntr_incr_decr_addn_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\ is
  signal FIFO_Full_i_2_n_0 : STD_LOGIC;
  signal FIFO_Full_i_3_n_0 : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^sig_dre2ibtt_tlast\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_2 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of FIFO_Full_i_3 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__7\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_3\ : label is "soft_lutpair403";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  SS(0) <= \^ss\(0);
  sig_dre2ibtt_tlast <= \^sig_dre2ibtt_tlast\;
\FIFO_Full_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0000440"
    )
        port map (
      I0 => \^q\(4),
      I1 => FIFO_Full_i_2_n_0,
      I2 => \^q\(3),
      I3 => FIFO_Full_i_3_n_0,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      O => fifo_full_p1
    );
FIFO_Full_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"61000008"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[3]_i_2__0_n_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => FIFO_Full_i_2_n_0
    );
FIFO_Full_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCCCCCC4"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[3]_i_2__0_n_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => FIFO_Full_i_3_n_0
    );
\INCLUDE_PACKING.lsig_first_dbeat_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sig_dre2ibtt_tlast\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg\
    );
\INFERRED_GEN.cnt_i[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66966666"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_2\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => slice_insert_valid,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF5D550400A2AA"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => slice_insert_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_2\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFF71008"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[3]_i_2__0_n_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9AAAAAAAA6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \INFERRED_GEN.cnt_i[3]_i_2__0_n_0\,
      I5 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_2\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => slice_insert_valid,
      O => \INFERRED_GEN.cnt_i[3]_i_2__0_n_0\
    );
\INFERRED_GEN.cnt_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_mmap_rst_reg_n,
      O => \^ss\(0)
    );
\INFERRED_GEN.cnt_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2212222222222E22"
    )
        port map (
      I0 => \^q\(4),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \^q\(3),
      I3 => \INFERRED_GEN.cnt_i[4]_i_3_n_0\,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => addr_i_p1(4)
    );
\INFERRED_GEN.cnt_i[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DFDFFF"
    )
        port map (
      I0 => slice_insert_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_2\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \^q\(0),
      O => \INFERRED_GEN.cnt_i[4]_i_3_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(4),
      Q => \^q\(4),
      S => \^ss\(0)
    );
sig_dre2ibtt_tlast_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => sig_dre2ibtt_tlast_reg_reg,
      I1 => \^q\(4),
      I2 => sig_dre2ibtt_tlast_reg_reg_0,
      I3 => \out\(0),
      I4 => sig_strm_tlast,
      O => \^sig_dre2ibtt_tlast\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  port (
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    \INFERRED_GEN.data_reg[2][0]_srl3_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_sg_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair53";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 ";
begin
  \out\(0) <= \^out\(0);
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => sig_wresp_sfifo_out(0),
      I1 => \^out\(0),
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      I3 => D(0),
      O => sig_coelsc_decerr_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => \^out\(0),
      I1 => sig_wresp_sfifo_out(0),
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      I3 => D(1),
      O => sig_coelsc_slverr_reg0
    );
\INFERRED_GEN.data_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_sg_aclk,
      D => m_axi_sg_bresp(1),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_sg_aclk,
      D => m_axi_sg_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
\INFERRED_GEN.data_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_sg_bvalid,
      I1 => \INFERRED_GEN.data_reg[2][0]_srl3_0\,
      I2 => sig_inhibit_rdy_n,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  port (
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_data2wsc_calc_err_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  signal \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^inferred_gen.cnt_i_reg[2]\ : STD_LOGIC;
  signal \^sig_data2wsc_calc_err_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][6]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][6]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 ";
begin
  \INFERRED_GEN.cnt_i_reg[2]\ <= \^inferred_gen.cnt_i_reg[2]\;
  sig_data2wsc_calc_err_reg(1 downto 0) <= \^sig_data2wsc_calc_err_reg\(1 downto 0);
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444404"
    )
        port map (
      I0 => Q(2),
      I1 => sig_coelsc_reg_empty,
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      I3 => \^sig_data2wsc_calc_err_reg\(1),
      I4 => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1),
      O => \^inferred_gen.cnt_i_reg[2]\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1),
      I1 => \^sig_data2wsc_calc_err_reg\(1),
      I2 => D(0),
      O => sig_coelsc_interr_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => D(2),
      I1 => \out\(0),
      I2 => D(0),
      I3 => D(1),
      I4 => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1),
      I5 => \^sig_data2wsc_calc_err_reg\(1),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_data2wsc_calc_err_reg\(0),
      O => sig_data2wsc_cmd_cmplt_reg
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FBFFFBFF0400"
    )
        port map (
      I0 => sig_tlast_err_stop,
      I1 => sig_push_to_wsc,
      I2 => \INFERRED_GEN.cnt_i_reg[0]\,
      I3 => sig_inhibit_rdy_n,
      I4 => \^inferred_gen.cnt_i_reg[2]\,
      I5 => Q(0),
      O => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\(0)
    );
\INFERRED_GEN.data_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_sg_aclk,
      D => \in\(2),
      Q => \^sig_data2wsc_calc_err_reg\(1)
    );
\INFERRED_GEN.data_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_sg_aclk,
      D => \in\(1),
      Q => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1)
    );
\INFERRED_GEN.data_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_sg_aclk,
      D => \in\(0),
      Q => \^sig_data2wsc_calc_err_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ is
  port (
    sig_xfer_calc_err_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \sig_next_addr_reg_reg[0]\ : in STD_LOGIC;
    \sig_next_addr_reg_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 46 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ is
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(47 downto 0) <= \^out\(47 downto 0);
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(46),
      Q => \^out\(47)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(37),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(45),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(44),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(43),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(42),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => \sig_next_addr_reg_reg[0]\,
      I2 => \sig_next_addr_reg_reg[0]_0\,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(41),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(40),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(39),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(38),
      Q => \^out\(39)
    );
\sig_addr_valid_reg_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(39),
      O => sig_xfer_calc_err_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_30\ is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \sig_next_addr_reg_reg[0]\ : in STD_LOGIC;
    \sig_next_addr_reg_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 45 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_30\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_30\ is
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(46 downto 0) <= \^out\(46 downto 0);
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(45),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(44),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(43),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(42),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(41),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => \sig_next_addr_reg_reg[0]\,
      I2 => \sig_next_addr_reg_reg[0]_0\,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(40),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(39),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(38),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(37),
      Q => \^out\(38)
    );
\sig_addr_valid_reg_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(38),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ is
  port (
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_next_tag_reg_reg[0]\ : in STD_LOGIC;
    \sig_next_tag_reg_reg[0]_0\ : in STD_LOGIC;
    sig_dbeat_cntr_eq_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_dbeat_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ is
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal sig_first_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_last_dbeat3_out : STD_LOGIC;
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_first_dbeat_i_2 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_4 : label is "soft_lutpair333";
begin
  \out\(15 downto 0) <= \^out\(15 downto 0);
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => sig_cmd_fifo_data_out(6)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => \sig_next_tag_reg_reg[0]\,
      I2 => \sig_next_tag_reg_reg[0]_0\,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg(0),
      A1 => sig_next_calc_error_reg_reg(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(9)
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(6),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888800A08888A0A0"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_first_dbeat_i_2_n_0,
      I2 => sig_first_dbeat_reg,
      I3 => sig_first_dbeat_reg_0,
      I4 => \sig_dbeat_cntr_reg[0]\,
      I5 => sig_first_dbeat_reg_1,
      O => sig_mmap_rst_reg_n_reg
    );
sig_first_dbeat_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(1),
      I1 => sig_cmd_fifo_data_out(6),
      I2 => \^out\(3),
      I3 => \^out\(2),
      O => sig_first_dbeat_i_2_n_0
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAEAEAAA2A2A2"
    )
        port map (
      I0 => sig_last_dbeat3_out,
      I1 => sig_mmap_rst_reg_n,
      I2 => \sig_dbeat_cntr_reg[0]\,
      I3 => sig_first_dbeat_reg_1,
      I4 => sig_first_dbeat_reg_0,
      I5 => sig_last_dbeat_reg,
      O => sig_mmap_rst_reg_n_reg_0
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => sig_last_dbeat_i_4_n_0,
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => sig_first_dbeat_reg_1,
      I3 => sig_dbeat_cntr_eq_1,
      I4 => sig_mmap_rst_reg_n,
      O => sig_last_dbeat3_out
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_cmd_fifo_data_out(6),
      I2 => \^out\(1),
      I3 => \^out\(3),
      I4 => \^out\(2),
      O => sig_last_dbeat_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\ is
  port (
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\ is
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair425";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
begin
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => sig_wresp_sfifo_out(0),
      I1 => sig_wresp_sfifo_out(1),
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      I3 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(1),
      O => sig_coelsc_decerr_reg0
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_wresp_sfifo_out(1),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(1),
      I3 => \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      I4 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(2),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => sig_wresp_sfifo_out(1),
      I1 => sig_wresp_sfifo_out(0),
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      I3 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(2),
      O => sig_coelsc_slverr_reg0
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\ is
  signal \^fifo_full_reg\ : STD_LOGIC;
  signal \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_2\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_3\ : label is "soft_lutpair424";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][24]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][24]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][24]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][25]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][25]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][25]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 ";
begin
  FIFO_Full_reg <= \^fifo_full_reg\;
  \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ <= \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\;
  \out\(5 downto 0) <= \^out\(5 downto 0);
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \^out\(0),
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      I3 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(3),
      O => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      O => sig_coelsc_interr_reg0
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => sig_data2wsc_cmd_cmplt_reg
    );
\INFERRED_GEN.cnt_i[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => sig_data2wsc_valid,
      I4 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      O => FIFO_Full_reg_0(0)
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[5][25]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_data2wsc_valid,
      O => \^fifo_full_reg\
    );
\INFERRED_GEN.data_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(2),
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96869696C3C3C3C3"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => \^fifo_full_reg\,
      O => D(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E718EE11"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\,
      I3 => Q(2),
      I4 => \^fifo_full_reg\,
      O => D(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55455555AAAAAAA8"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => \^fifo_full_reg\,
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC6CCCCCC3CCC9"
    )
        port map (
      I0 => \^fifo_full_reg\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\,
      I5 => Q(2),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\ is
  port (
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : out STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ : in STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\ : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : in STD_LOGIC;
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\ is
  signal \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_sig_cmdcntl_sm_state_reg[2]\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 31 to 31 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ <= \^fsm_sequential_sig_cmdcntl_sm_state_reg[2]\;
  \out\(25 downto 0) <= \^out\(25 downto 0);
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0A008A8"
    )
        port map (
      I0 => \^fsm_sequential_sig_cmdcntl_sm_state_reg[2]\,
      I1 => sig_scatter2drc_cmd_ready,
      I2 => Q(1),
      I3 => sig_need_cmd_flush,
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(2),
      I5 => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\,
      O => D(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5100"
    )
        port map (
      I0 => Q(2),
      I1 => \^out\(23),
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(2),
      I3 => Q(0),
      O => \^fsm_sequential_sig_cmdcntl_sm_state_reg[2]\
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sig_cmd_fifo_data_out(31),
      I3 => Q(2),
      O => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA002000000000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_need_cmd_flush,
      I2 => E(0),
      I3 => sig_cmd_fifo_data_out(31),
      I4 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\,
      I5 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      O => sig_mmap_rst_reg_n_reg
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2dre_cmd_valid,
      I1 => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\,
      I2 => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => sig_cmd_fifo_data_out(31)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      A1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1),
      A2 => '0',
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized7\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.data_reg[15][0]_srl16_0\ : in STD_LOGIC;
    \INFERRED_GEN.data_reg[15][0]_srl16_1\ : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 3 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized7\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized7\ is
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
begin
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(3),
      A1 => addr(2),
      A2 => addr(1),
      A3 => addr(0),
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(3),
      A1 => addr(2),
      A2 => addr(1),
      A3 => addr(0),
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => slice_insert_valid,
      I1 => \INFERRED_GEN.data_reg[15][0]_srl16_0\,
      I2 => \INFERRED_GEN.data_reg[15][0]_srl16_1\,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized8\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    \sig_xfer_len_reg_reg[2]\ : out STD_LOGIC;
    \sig_xfer_addr_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_single_dbeat_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_single_dbeat_reg_0 : in STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_next_calc_error_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized8\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized8\ is
  signal \^use_srl_fifo.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^sig_xfer_len_reg_reg[2]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[0]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[2]_i_1\ : label is "soft_lutpair418";
begin
  \USE_SRL_FIFO.sig_wr_fifo\ <= \^use_srl_fifo.sig_wr_fifo\;
  \out\(6 downto 0) <= \^out\(6 downto 0);
  \sig_xfer_len_reg_reg[2]\ <= \^sig_xfer_len_reg_reg[2]\;
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(9),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(6),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(5),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(4),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(3),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(8),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(2),
      Q => sig_cmd_fifo_data_out(6)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(1),
      Q => sig_cmd_fifo_data_out(5)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(0),
      Q => sig_cmd_fifo_data_out(4)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_next_calc_error_reg_reg,
      I1 => sig_mstr2data_cmd_valid,
      I2 => sig_next_calc_error_reg_reg_0,
      O => \^use_srl_fifo.sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(7),
      Q => \^out\(4)
    );
\sig_dbeat_cntr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(6),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
\sig_last_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050FCCC50500CCC"
    )
        port map (
      I0 => \^sig_xfer_len_reg_reg[2]\,
      I1 => sig_last_dbeat_reg,
      I2 => sig_mmap_rst_reg_n,
      I3 => sig_single_dbeat_reg,
      I4 => \sig_dbeat_cntr_reg[0]\,
      I5 => sig_last_dbeat_reg_0,
      O => sig_mmap_rst_reg_n_reg
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^out\(1),
      I1 => sig_cmd_fifo_data_out(6),
      I2 => \^out\(0),
      I3 => \^out\(3),
      I4 => \^out\(2),
      O => \^sig_xfer_len_reg_reg[2]\
    );
\sig_next_strt_strb_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(4),
      I1 => sig_cmd_fifo_data_out(5),
      O => \sig_xfer_addr_reg_reg[0]\(0)
    );
\sig_next_strt_strb_reg[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(5),
      O => \sig_xfer_addr_reg_reg[0]\(1)
    );
\sig_next_strt_strb_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(4),
      I1 => sig_cmd_fifo_data_out(5),
      O => \sig_xfer_addr_reg_reg[0]\(2)
    );
sig_single_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44C04400"
    )
        port map (
      I0 => \^sig_xfer_len_reg_reg[2]\,
      I1 => sig_mmap_rst_reg_n,
      I2 => sig_single_dbeat_reg,
      I3 => \sig_dbeat_cntr_reg[0]\,
      I4 => sig_single_dbeat_reg_0,
      O => sig_mmap_rst_reg_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair206";
begin
  dest_out_bin(4) <= \dest_graysync_ff[3]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(3),
      I4 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair172";
begin
  dest_out_bin(4) <= \dest_graysync_ff[3]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(3),
      I4 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair176";
begin
  dest_out_bin(4) <= \dest_graysync_ff[3]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(3),
      I4 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair202";
begin
  dest_out_bin(4) <= \dest_graysync_ff[3]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(3),
      I4 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 6;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \dest_graysync_ff[5]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[5]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[5]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[5]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair174";
begin
  dest_out_bin(5) <= \dest_graysync_ff[5]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(0),
      Q => \dest_graysync_ff[5]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(1),
      Q => \dest_graysync_ff[5]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(2),
      Q => \dest_graysync_ff[5]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(3),
      Q => \dest_graysync_ff[5]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(4),
      Q => \dest_graysync_ff[5]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(5),
      Q => \dest_graysync_ff[5]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(0),
      I1 => \dest_graysync_ff[5]\(2),
      I2 => \dest_graysync_ff[5]\(4),
      I3 => \dest_graysync_ff[5]\(5),
      I4 => \dest_graysync_ff[5]\(3),
      I5 => \dest_graysync_ff[5]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(1),
      I1 => \dest_graysync_ff[5]\(3),
      I2 => \dest_graysync_ff[5]\(5),
      I3 => \dest_graysync_ff[5]\(4),
      I4 => \dest_graysync_ff[5]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(2),
      I1 => \dest_graysync_ff[5]\(4),
      I2 => \dest_graysync_ff[5]\(5),
      I3 => \dest_graysync_ff[5]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(3),
      I1 => \dest_graysync_ff[5]\(5),
      I2 => \dest_graysync_ff[5]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(4),
      I1 => \dest_graysync_ff[5]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair208";
begin
  dest_out_bin(5) <= \dest_graysync_ff[3]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      I5 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(4),
      I4 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair177";
begin
  dest_out_bin(5) <= \dest_graysync_ff[3]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      I5 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(4),
      I4 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair204";
begin
  dest_out_bin(5) <= \dest_graysync_ff[3]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      I5 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(4),
      I4 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 4;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  port (
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\ : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  signal count_value_i : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair211";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_value_i(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_value_i(0),
      I1 => count_value_i(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => count_value_i(1),
      I1 => count_value_i(0),
      I2 => count_value_i(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => count_value_i(0),
      I1 => count_value_i(1),
      I2 => count_value_i(2),
      I3 => count_value_i(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => count_value_i(0),
      I1 => count_value_i(3),
      I2 => count_value_i(2),
      I3 => count_value_i(1),
      I4 => count_value_i(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => count_value_i(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => count_value_i(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => count_value_i(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => count_value_i(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => count_value_i(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE0000000E"
    )
        port map (
      I0 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\,
      I2 => rst,
      I3 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\,
      I4 => clr_full,
      I5 => almost_full,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => count_value_i(3),
      I2 => Q(4),
      I3 => count_value_i(4),
      I4 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4_n_0\,
      I5 => wr_pntr_plus1_pf_carry,
      O => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_n_0\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_value_i(2),
      I1 => Q(2),
      I2 => count_value_i(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => count_value_i(0),
      O => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_51 is
  port (
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\ : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_51 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_51 is
  signal count_value_i : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair179";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_value_i(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_value_i(0),
      I1 => count_value_i(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => count_value_i(1),
      I1 => count_value_i(0),
      I2 => count_value_i(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => count_value_i(0),
      I1 => count_value_i(1),
      I2 => count_value_i(2),
      I3 => count_value_i(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => count_value_i(0),
      I1 => count_value_i(3),
      I2 => count_value_i(2),
      I3 => count_value_i(1),
      I4 => count_value_i(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => count_value_i(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => count_value_i(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => count_value_i(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => count_value_i(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => count_value_i(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE0000000E"
    )
        port map (
      I0 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\,
      I2 => rst,
      I3 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\,
      I4 => clr_full,
      I5 => almost_full,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => count_value_i(3),
      I2 => Q(4),
      I3 => count_value_i(4),
      I4 => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3_n_0\,
      I5 => wr_pntr_plus1_pf_carry,
      O => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_n_0\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_value_i(2),
      I1 => Q(2),
      I2 => count_value_i(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => count_value_i(0),
      O => \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__5\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__5\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__5\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__5\ : label is "soft_lutpair209";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__5_n_0\
    );
\count_value_i[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__5_n_0\
    );
\count_value_i[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__5_n_0\
    );
\count_value_i[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__5_n_0\
    );
\count_value_i[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__5_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__5_n_0\,
      Q => \^q\(1),
      S => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__5_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__5_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__5_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_50\ is
  port (
    \count_value_i_reg[4]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_50\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_50\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair226";
begin
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[1]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I1 => \count_value_i_reg_n_0_[4]\,
      I2 => Q(4),
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => Q(3),
      O => \count_value_i_reg[4]_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_62\ is
  port (
    \count_value_i_reg[4]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_62\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_62\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair194";
begin
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[1]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I1 => \count_value_i_reg_n_0_[4]\,
      I2 => Q(4),
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => Q(3),
      O => \count_value_i_reg[4]_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A88A655"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \count_value_i_reg[0]_1\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[0]_1\(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFF755500008AA"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gwdc.wr_data_count_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      I2 => \gwdc.wr_data_count_i_reg[0]\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized10\ is
  port (
    going_full1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    enb : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gwdc.wr_data_count_i_reg[4]\ : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized10\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair357";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]_0\(2),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => count_value_i(1),
      I5 => \gwdc.wr_data_count_i_reg[4]_0\(1),
      O => D(0)
    );
\gwdc.wr_data_count_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => \gwdc.wr_data_count_i_reg[4]_0\(1),
      I3 => \^q\(0),
      I4 => count_value_i(0),
      I5 => \gwdc.wr_data_count_i_reg[4]_0\(0),
      O => \gwdc.wr_data_count_i[2]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]_0\(3),
      I2 => \^q\(3),
      I3 => \gwdc.wr_data_count_i_reg[4]_0\(2),
      I4 => \^q\(2),
      O => D(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]\,
      I2 => \gwdc.wr_data_count_i_reg[4]_0\(4),
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \gwdc.wr_data_count_i_reg[4]_0\(3),
      I5 => \^q\(3),
      O => D(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F999FFF990009990"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[4]_0\(2),
      I2 => \gwdc.wr_data_count_i_reg[4]_0\(1),
      I3 => count_value_i(1),
      I4 => \^q\(1),
      I5 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized10_15\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : out STD_LOGIC;
    enb : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    full : in STD_LOGIC;
    going_full1 : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized10_15\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized10_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized10_15\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ram_empty_i_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_3\ : label is "soft_lutpair362";
begin
  \count_value_i_reg[4]_0\(4 downto 0) <= \^count_value_i_reg[4]_0\(4 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \^count_value_i_reg[4]_0\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \^count_value_i_reg[4]_0\(1),
      I2 => \^count_value_i_reg[4]_0\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(1),
      I1 => \^count_value_i_reg[4]_0\(0),
      I2 => \^count_value_i_reg[4]_0\(2),
      I3 => \^count_value_i_reg[4]_0\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(2),
      I1 => \^count_value_i_reg[4]_0\(0),
      I2 => \^count_value_i_reg[4]_0\(1),
      I3 => \^count_value_i_reg[4]_0\(3),
      I4 => \^count_value_i_reg[4]_0\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(0),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(1),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(2),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(3),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(4),
      R => \count_value_i_reg[4]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => full,
      I1 => enb,
      I2 => leaving_empty0,
      I3 => going_full1,
      I4 => E(0),
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000008200"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I1 => Q(1),
      I2 => \^count_value_i_reg[4]_0\(1),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I4 => \^count_value_i_reg[4]_0\(0),
      I5 => Q(0),
      O => leaving_empty0
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(3),
      I1 => Q(3),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(2),
      I1 => Q(2),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^count_value_i_reg[4]_0\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^count_value_i_reg[4]_0\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \^count_value_i_reg[4]_0\(1),
      I2 => count_value_i(1),
      I3 => Q(1),
      I4 => count_value_i(0),
      I5 => Q(0),
      O => D(0)
    );
\gwdc.wr_data_count_i[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(2),
      I1 => Q(2),
      O => \count_value_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair358";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => enb,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => enb,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => enb,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => enb,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11_16\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11_16\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11_16\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair363";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\ is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gwdc.wr_data_count_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_12\ : label is "lutpair0";
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_16\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  \count_value_i_reg[1]_0\(0) <= \^count_value_i_reg[1]_0\(0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A88A655"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \count_value_i_reg[0]_1\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[0]_1\(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFF755500008AA"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      I5 => \^count_value_i_reg[1]_0\(0),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => count_value_i(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[1]_0\(0),
      R => '0'
    );
\gwdc.wr_data_count_i[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      O => \^di\(0)
    );
\gwdc.wr_data_count_i[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => Q(1),
      I2 => \^count_value_i_reg[1]_0\(0),
      I3 => \gwdc.wr_data_count_i_reg[7]_i_2\(1),
      O => S(1)
    );
\gwdc.wr_data_count_i[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => count_value_i(0),
      I1 => Q(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_i_2\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_56\ is
  port (
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_1\ : in STD_LOGIC;
    \count_value_i_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_56\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_56\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[0]_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC;
begin
  \count_value_i_reg[0]_0\ <= \^count_value_i_reg[0]_0\;
  \count_value_i_reg[1]_0\ <= \^count_value_i_reg[1]_0\;
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1210222021211121"
    )
        port map (
      I0 => \^count_value_i_reg[0]_0\,
      I1 => \count_value_i_reg[1]_1\,
      I2 => \count_value_i_reg[1]_2\(1),
      I3 => \count_value_i_reg[1]_2\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222022222222"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[1]_1\,
      I2 => \count_value_i_reg[1]_2\(1),
      I3 => \count_value_i_reg[1]_2\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBFDDDD42402222"
    )
        port map (
      I0 => \^count_value_i_reg[0]_0\,
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_2\(0),
      I4 => \count_value_i_reg[1]_2\(1),
      I5 => \^count_value_i_reg[1]_0\,
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i_reg[0]_0\,
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[1]_0\,
      R => '0'
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[0]_0\,
      I1 => Q(0),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_value_i_reg[0]_0\,
      I1 => Q(0),
      O => DI(1)
    );
\grdc.rd_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[0]_0\,
      I1 => Q(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  port (
    empty_i0 : out STD_LOGIC;
    \count_value_i_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    leaving_aempty : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__4\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_2__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ram_empty_i_i_3\ : label is "soft_lutpair213";
begin
  E(0) <= \^e\(0);
  \count_value_i_reg[5]_0\(5 downto 0) <= \^count_value_i_reg[5]_0\(5 downto 0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[5]_0\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[5]_0\(0),
      I1 => \^count_value_i_reg[5]_0\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_value_i_reg[5]_0\(0),
      I1 => \^count_value_i_reg[5]_0\(1),
      I2 => \^count_value_i_reg[5]_0\(2),
      O => \count_value_i[2]_i_1__4_n_0\
    );
\count_value_i[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[5]_0\(2),
      I1 => \^count_value_i_reg[5]_0\(1),
      I2 => \^count_value_i_reg[5]_0\(0),
      I3 => \^count_value_i_reg[5]_0\(3),
      O => \count_value_i[3]_i_1__4_n_0\
    );
\count_value_i[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^count_value_i_reg[5]_0\(0),
      I1 => \^count_value_i_reg[5]_0\(1),
      I2 => \^count_value_i_reg[5]_0\(2),
      I3 => \^count_value_i_reg[5]_0\(3),
      I4 => \^count_value_i_reg[5]_0\(4),
      O => \count_value_i[4]_i_1__4_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \^count_value_i_reg[5]_0\(4),
      I1 => \^count_value_i_reg[5]_0\(3),
      I2 => \^count_value_i_reg[5]_0\(2),
      I3 => \^count_value_i_reg[5]_0\(1),
      I4 => \count_value_i[5]_i_2__0_n_0\,
      I5 => \^count_value_i_reg[5]_0\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^count_value_i_reg[5]_0\(0),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\,
      I2 => rd_en,
      O => \count_value_i[5]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^count_value_i_reg[5]_0\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^count_value_i_reg[5]_0\(1),
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__4_n_0\,
      Q => \^count_value_i_reg[5]_0\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__4_n_0\,
      Q => \^count_value_i_reg[5]_0\(3),
      R => SR(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__4_n_0\,
      Q => \^count_value_i_reg[5]_0\(4),
      R => SR(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^count_value_i_reg[5]_0\(5),
      R => SR(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\,
      I2 => \^count_value_i_reg[5]_0\(0),
      I3 => Q(0),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(2),
      I1 => \^count_value_i_reg[5]_0\(2),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => Q(3),
      I1 => \^count_value_i_reg[5]_0\(3),
      I2 => Q(2),
      I3 => \^count_value_i_reg[5]_0\(2),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      O => D(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF0DFFFF0000DF0D"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\,
      I2 => \^count_value_i_reg[5]_0\(0),
      I3 => Q(0),
      I4 => \^count_value_i_reg[5]_0\(1),
      I5 => Q(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => Q(4),
      I1 => \^count_value_i_reg[5]_0\(4),
      I2 => Q(3),
      I3 => \^count_value_i_reg[5]_0\(3),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\,
      O => D(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I1 => \^count_value_i_reg[5]_0\(2),
      I2 => Q(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF820082008200"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I1 => Q(3),
      I2 => \^count_value_i_reg[5]_0\(3),
      I3 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I4 => \^e\(0),
      I5 => leaving_aempty,
      O => empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[5]_0\(0),
      I1 => Q(0),
      I2 => \^count_value_i_reg[5]_0\(2),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^count_value_i_reg[5]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_value_i_reg[5]_0\(4),
      I1 => Q(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_48\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_48\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_48\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair222";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[5]_i_1\ : label is 35;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i[5]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => rst_d1,
      I4 => wrst_busy,
      I5 => \^q\(1),
      O => \count_value_i[5]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[5]\(3),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[5]\(2),
      O => \gwdc.wr_data_count_i[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[5]\(1),
      O => \gwdc.wr_data_count_i[3]_i_4_n_0\
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[5]\(0),
      O => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[5]\(5),
      O => \gwdc.wr_data_count_i[5]_i_2_n_0\
    );
\gwdc.wr_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[5]\(4),
      O => \gwdc.wr_data_count_i[5]_i_3_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[3]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[3]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gwdc.wr_data_count_i_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(4),
      O(3 downto 2) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \gwdc.wr_data_count_i[5]_i_2_n_0\,
      S(0) => \gwdc.wr_data_count_i[5]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_57\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_rd_en_i : out STD_LOGIC;
    src_in_bin : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[3]\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[3]_0\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_57\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_57\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_9_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \^ram_rd_en_i\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__4\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__4\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__4\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_2__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\ : label is "soft_lutpair182";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[5]_i_2\ : label is 35;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  ram_rd_en_i <= \^ram_rd_en_i\;
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_en,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__4_n_0\
    );
\count_value_i[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__4_n_0\
    );
\count_value_i[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__4_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \count_value_i[5]_i_2__0_n_0\,
      I5 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDFDD"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      O => \count_value_i[5]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[2]_i_1__4_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[3]_i_1__4_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[4]_i_1__4_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[5]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[5]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\,
      I2 => \^q\(3),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAFFEF10550010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \grdc.rd_data_count_i_reg[3]_0\,
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[3]\,
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A55AA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \grdc.rd_data_count_i_reg[3]_0\,
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[3]\,
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[3]\,
      I2 => \grdc.rd_data_count_i_reg[3]_0\,
      I3 => \^q\(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDD4D"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[3]\,
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[3]_0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FBFF04FF0400FB"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => \^q\(0),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I2 => \^ram_rd_en_i\,
      I3 => \^q\(0),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      O => D(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71FF0071"
    )
        port map (
      I0 => \^ram_rd_en_i\,
      I1 => \^q\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAEAAAAAAAAEAAE"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I1 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I4 => \^q\(4),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_0\(4),
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^ram_rd_en_i\
    );
\grdc.rd_data_count_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[5]_0\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[5]_0\(3),
      O => \grdc.rd_data_count_i[3]_i_6_n_0\
    );
\grdc.rd_data_count_i[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[3]\,
      I2 => \grdc.rd_data_count_i_reg[5]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[5]_0\(2),
      O => \grdc.rd_data_count_i[3]_i_7_n_0\
    );
\grdc.rd_data_count_i[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[3]_0\,
      I2 => \grdc.rd_data_count_i_reg[5]_0\(1),
      I3 => \grdc.rd_data_count_i_reg[3]\,
      I4 => \^q\(1),
      O => \grdc.rd_data_count_i[3]_i_8_n_0\
    );
\grdc.rd_data_count_i[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[3]_0\,
      I2 => \grdc.rd_data_count_i_reg[5]_0\(0),
      O => \grdc.rd_data_count_i[3]_i_9_n_0\
    );
\grdc.rd_data_count_i[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[5]_0\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[5]_0\(4),
      O => \grdc.rd_data_count_i[5]_i_5_n_0\
    );
\grdc.rd_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \reg_out_i_reg[3]\(3 downto 0),
      S(3) => \grdc.rd_data_count_i[3]_i_6_n_0\,
      S(2) => \grdc.rd_data_count_i[3]_i_7_n_0\,
      S(1) => \grdc.rd_data_count_i[3]_i_8_n_0\,
      S(0) => \grdc.rd_data_count_i[3]_i_9_n_0\
    );
\grdc.rd_data_count_i_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grdc.rd_data_count_i_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grdc.rd_data_count_i_reg[5]\(0),
      O(3 downto 2) => \NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \reg_out_i_reg[3]\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => \grdc.rd_data_count_i[5]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_60\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_60\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_60\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair190";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[5]_i_1\ : label is 35;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i[5]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => rst_d1,
      I4 => wrst_busy,
      I5 => \^q\(1),
      O => \count_value_i[5]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[5]\(3),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[5]\(2),
      O => \gwdc.wr_data_count_i[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[5]\(1),
      O => \gwdc.wr_data_count_i[3]_i_4_n_0\
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[5]\(0),
      O => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[5]\(5),
      O => \gwdc.wr_data_count_i[5]_i_2_n_0\
    );
\gwdc.wr_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[5]\(4),
      O => \gwdc.wr_data_count_i[5]_i_3_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[3]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[3]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gwdc.wr_data_count_i_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(4),
      O(3 downto 2) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \gwdc.wr_data_count_i[5]_i_2_n_0\,
      S(0) => \gwdc.wr_data_count_i[5]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  port (
    leaving_aempty : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ram_empty_i_i_4\ : label is "soft_lutpair219";
begin
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => SR(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => SR(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => Q(1),
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => Q(0),
      O => leaving_aempty
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_49\ is
  port (
    \count_value_i_reg[4]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_49\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_49\ is
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair224";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1\ : label is 35;
begin
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(2),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => wr_pntr_plus1_pf(1),
      I2 => wr_pntr_plus1_pf(3),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(2),
      I2 => wr_pntr_plus1_pf(3),
      I3 => wr_pntr_plus1_pf(4),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(4),
      I2 => wr_pntr_plus1_pf(3),
      I3 => wr_pntr_plus1_pf(2),
      I4 => wr_pntr_plus1_pf(5),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(1),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(2),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(3),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(4),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I1 => wr_pntr_plus1_pf(5),
      I2 => Q(4),
      I3 => wr_pntr_plus1_pf(4),
      I4 => Q(3),
      O => \count_value_i_reg[4]_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => Q(2),
      I2 => wr_pntr_plus1_pf(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => wr_pntr_plus1_pf(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(4),
      I1 => Q(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => Q(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => Q(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => Q(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(5),
      I1 => Q(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => wr_pntr_plus1_pf_carry,
      DI(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(3),
      S(3 downto 1) => B"000",
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_58\ is
  port (
    \reg_out_i_reg[0]\ : out STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_58\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_58\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_58\ is
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair188";
begin
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => rd_en,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rd_en,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(0),
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(1),
      I3 => \count_value_i_reg_n_0_[1]\,
      I4 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I5 => E(0),
      O => \reg_out_i_reg[0]\
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(4),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(3),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_2_0\(2),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_61\ is
  port (
    \count_value_i_reg[4]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_61\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_61\ is
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair192";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1\ : label is 35;
begin
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(2),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => wr_pntr_plus1_pf(1),
      I2 => wr_pntr_plus1_pf(3),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(2),
      I2 => wr_pntr_plus1_pf(3),
      I3 => wr_pntr_plus1_pf(4),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(4),
      I2 => wr_pntr_plus1_pf(3),
      I3 => wr_pntr_plus1_pf(2),
      I4 => wr_pntr_plus1_pf(5),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(1),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(2),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(3),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(4),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I1 => wr_pntr_plus1_pf(5),
      I2 => Q(4),
      I3 => wr_pntr_plus1_pf(4),
      I4 => Q(3),
      O => \count_value_i_reg[4]_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => Q(2),
      I2 => wr_pntr_plus1_pf(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => wr_pntr_plus1_pf(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(4),
      I1 => Q(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => Q(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => Q(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => Q(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(5),
      I1 => Q(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => wr_pntr_plus1_pf_carry,
      DI(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      O(3) => D(0),
      O(2 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(1),
      S(3 downto 1) => B"000",
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    leaving_empty0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    enb : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair346";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\,
      I1 => \^enb\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => E(0),
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_18\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_18\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair348";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[6]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[6]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[6]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[6]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[6]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[6]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[6]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[6]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_33\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_33\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_33\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair264";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(6 downto 0) <= \^q\(6 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[7]\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[7]\(3),
      I2 => \gwdc.wr_data_count_i_reg[7]\(5),
      I3 => \^q\(5),
      I4 => \gwdc.wr_data_count_i_reg[7]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]\(2),
      I3 => \^q\(2),
      I4 => \gwdc.wr_data_count_i_reg[7]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gwdc.wr_data_count_i[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[7]_i_2\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]\(1),
      O => DI(0)
    );
\gwdc.wr_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[7]\(2),
      I2 => \^q\(3),
      I3 => \gwdc.wr_data_count_i_reg[7]\(3),
      O => \count_value_i_reg[2]_0\(0)
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[7]\(6),
      I2 => \count_value_i_reg_n_0_[7]\,
      I3 => \gwdc.wr_data_count_i_reg[7]\(7),
      O => S(3)
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[7]\(5),
      I2 => \^q\(6),
      I3 => \gwdc.wr_data_count_i_reg[7]\(6),
      O => S(2)
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[7]\(4),
      I2 => \^q\(5),
      I3 => \gwdc.wr_data_count_i_reg[7]\(5),
      O => S(1)
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[7]\(3),
      I2 => \^q\(4),
      I3 => \gwdc.wr_data_count_i_reg[7]\(4),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_36\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gwdc.wr_data_count_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_36\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_36\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_10_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair266";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_2\ : label is 35;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[7]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[7]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      O => \gwdc.wr_data_count_i[7]_i_10_n_0\
    );
\gwdc.wr_data_count_i[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[7]_i_2_0\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(0),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[7]_i_14_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(4),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(3),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(2),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_2_n_0\,
      CO(3) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(1) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(0) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => \gwdc.wr_data_count_i_reg[7]\(3 downto 0)
    );
\gwdc.wr_data_count_i_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_2_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_2_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_2_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[7]_i_10_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(3 downto 0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => S(2),
      S(2) => \gwdc.wr_data_count_i[7]_i_14_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair347";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_19\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_19\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_19\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair350";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_34\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_34\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_34\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair265";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_37\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_37\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_37\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair268";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_17 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_17 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_17 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_35 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_35 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_35 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_47 is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_int_reg_0 : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    d_out_int_reg_1 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_47 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_47 is
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  signal \^wr_pntr_plus1_pf_carry\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair221";
begin
  rst_d1 <= \^rst_d1\;
  wr_pntr_plus1_pf_carry <= \^wr_pntr_plus1_pf_carry\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F800F8"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\,
      I1 => \^wr_pntr_plus1_pf_carry\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\,
      I3 => \^rst_d1\,
      I4 => rst,
      O => d_out_int_reg_1
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3A200A2"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      I1 => \^rst_d1\,
      I2 => rst,
      I3 => \gof.overflow_i_reg\,
      I4 => prog_full,
      O => d_out_int_reg_0
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \gof.overflow_i_reg\,
      I2 => \^rst_d1\,
      I3 => wrst_busy,
      O => \^wr_pntr_plus1_pf_carry\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      I3 => wr_en,
      O => overflow_i0
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_59 is
  port (
    rst_d1 : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    d_out_int_reg_0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_59 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_59 is
  signal \^rst_d1\ : STD_LOGIC;
  signal \^wr_pntr_plus1_pf_carry\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair189";
begin
  rst_d1 <= \^rst_d1\;
  wr_pntr_plus1_pf_carry <= \^wr_pntr_plus1_pf_carry\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F800F8"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\,
      I1 => \^wr_pntr_plus1_pf_carry\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\,
      I3 => \^rst_d1\,
      I4 => rst,
      O => d_out_int_reg_0
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \gof.overflow_i_reg\,
      I2 => \^rst_d1\,
      I3 => wrst_busy,
      O => \^wr_pntr_plus1_pf_carry\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      I3 => wr_en,
      O => overflow_i0
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_45 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : out STD_LOGIC;
    \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    leaving_aempty : in STD_LOGIC;
    almost_empty : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_45 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_45 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_4_n_0\ : STD_LOGIC;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2_n_0\,
      I1 => leaving_aempty,
      I2 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\,
      I3 => almost_empty,
      O => \gen_pf_ic_rc.ram_empty_i_reg\
    );
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_3_n_0\,
      I1 => \^q\(2),
      I2 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2_0\(2),
      I3 => \^q\(3),
      I4 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2_0\(3),
      I5 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_4_n_0\,
      O => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2_0\(4),
      I2 => \^q\(0),
      I3 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2_0\(0),
      O => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0900"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2_0\(1),
      I2 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\,
      I3 => rd_en,
      O => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696666699996696"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\(1),
      I2 => rd_en,
      I3 => \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\(0),
      I5 => \^q\(0),
      O => D(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_52 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_52 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_52 is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_54 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_54 is
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\ : STD_LOGIC;
  signal \^reg_out_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2\ : label is "soft_lutpair181";
begin
  \reg_out_i_reg[4]_0\(4 downto 0) <= \^reg_out_i_reg[4]_0\(4 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => Q(2),
      I1 => \^reg_out_i_reg[4]_0\(2),
      I2 => \^reg_out_i_reg[4]_0\(1),
      I3 => Q(1),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0\,
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2B2B2B2B2BBB2B2"
    )
        port map (
      I0 => \^reg_out_i_reg[4]_0\(0),
      I1 => Q(0),
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\(1),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => Q(4),
      I1 => \^reg_out_i_reg[4]_0\(4),
      I2 => \^reg_out_i_reg[4]_0\(3),
      I3 => Q(3),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \^reg_out_i_reg[4]_0\(1),
      I1 => Q(1),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0\,
      I3 => Q(2),
      I4 => \^reg_out_i_reg[4]_0\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(0),
      Q => \^reg_out_i_reg[4]_0\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(1),
      Q => \^reg_out_i_reg[4]_0\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(2),
      Q => \^reg_out_i_reg[4]_0\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(3),
      Q => \^reg_out_i_reg[4]_0\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(4),
      Q => \^reg_out_i_reg[4]_0\(4),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_46\ is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_46\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_46\ is
  signal \grdc.rd_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[5]_i_1\ : label is 35;
begin
\grdc.rd_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[3]\,
      I1 => Q(3),
      O => \grdc.rd_data_count_i[3]_i_2_n_0\
    );
\grdc.rd_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[2]\,
      I1 => Q(2),
      O => \grdc.rd_data_count_i[3]_i_3_n_0\
    );
\grdc.rd_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[1]\,
      I1 => Q(1),
      O => \grdc.rd_data_count_i[3]_i_4_n_0\
    );
\grdc.rd_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[0]\,
      I1 => Q(0),
      O => \grdc.rd_data_count_i[3]_i_5_n_0\
    );
\grdc.rd_data_count_i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[5]\,
      I1 => Q(5),
      O => \grdc.rd_data_count_i[5]_i_2_n_0\
    );
\grdc.rd_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[4]\,
      I1 => Q(4),
      O => \grdc.rd_data_count_i[5]_i_3_n_0\
    );
\grdc.rd_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \reg_out_i_reg_n_0_[3]\,
      DI(2) => \reg_out_i_reg_n_0_[2]\,
      DI(1) => \reg_out_i_reg_n_0_[1]\,
      DI(0) => \reg_out_i_reg_n_0_[0]\,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \grdc.rd_data_count_i[3]_i_2_n_0\,
      S(2) => \grdc.rd_data_count_i[3]_i_3_n_0\,
      S(1) => \grdc.rd_data_count_i[3]_i_4_n_0\,
      S(0) => \grdc.rd_data_count_i[3]_i_5_n_0\
    );
\grdc.rd_data_count_i_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_grdc.rd_data_count_i_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grdc.rd_data_count_i_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \reg_out_i_reg_n_0_[4]\,
      O(3 downto 2) => \NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \grdc.rd_data_count_i[5]_i_2_n_0\,
      S(0) => \grdc.rd_data_count_i[5]_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_0\(0),
      Q => \reg_out_i_reg_n_0_[0]\,
      R => SR(0)
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_0\(1),
      Q => \reg_out_i_reg_n_0_[1]\,
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_0\(2),
      Q => \reg_out_i_reg_n_0_[2]\,
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_0\(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => SR(0)
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_0\(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => SR(0)
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_0\(5),
      Q => \reg_out_i_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_53\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_53\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_53\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_55\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[3]\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[5]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_55\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_55\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \reg_out_i_reg_n_0_[5]\ : STD_LOGIC;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\grdc.rd_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[5]\(1),
      O => DI(1)
    );
\grdc.rd_data_count_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[3]\,
      I2 => \grdc.rd_data_count_i_reg[5]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[5]\(2),
      O => \reg_out_i_reg[3]_0\(0)
    );
\grdc.rd_data_count_i[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[5]\(3),
      I2 => \grdc.rd_data_count_i_reg[5]\(4),
      I3 => \reg_out_i_reg_n_0_[5]\,
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \reg_out_i_reg_n_0_[5]\,
      R => \reg_out_i_reg[5]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0_20\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0_20\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0_20\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[6]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0_38\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0_38\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0_38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0_38\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[6]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 448;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 14;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 16;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 448;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is 448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13";
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is "NONE";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is 448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13";
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is "NONE";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is "auto";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 11;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(0),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(0),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(10),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(10),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(11),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(11),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(12),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(12),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(13),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(13),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(1),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(1),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(2),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(2),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(3),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(3),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(4),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(4),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(5),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(5),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(6),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(6),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(7),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(8),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(8),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(9),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(9),
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(5 downto 4),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(12),
      DPO => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(12),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(13),
      DPO => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(13),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(7 downto 6),
      DIB(1 downto 0) => dina(9 downto 8),
      DIC(1 downto 0) => dina(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(7 downto 6),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(9 downto 8),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(11 downto 10),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 448;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 14;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 16;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 448;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is 448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13";
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is "NONE";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is 448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13";
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is "NONE";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is "auto";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 11;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(5 downto 4),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(12),
      DPO => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(12),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      D => dina(13),
      DPO => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(13),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_13__0_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(7 downto 6),
      DIB(1 downto 0) => dina(9 downto 8),
      DIC(1 downto 0) => dina(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(7 downto 6),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(9 downto 8),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_reg.doutb_reg_reg0\(11 downto 10),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 38 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 38 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 7;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 7;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 39;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 39;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 4992;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 128;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 39;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 39;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 39;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 39;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 39;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 7;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 7;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 7;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 7;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 39;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 39;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 39;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 39;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 39;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 39;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 40;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d38";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 37;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d38";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 37;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 4992;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "block";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 37;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(38) <= \<const0>\;
  doutb(37 downto 0) <= \^doutb\(37 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"100",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 13) => B"100",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 6) => B"11111111111111111111111111",
      DIBDI(5 downto 0) => dina(37 downto 32),
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => \^doutb\(31 downto 0),
      DOBDO(31 downto 6) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(31 downto 6),
      DOBDO(5 downto 0) => \^doutb\(37 downto 32),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 9;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 9;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 12;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[8]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is 144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is "auto";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is 8;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(0),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(0),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(1),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(1),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(2),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(2),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(3),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(3),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(4),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(4),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(5),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(5),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(6),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(6),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(7),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(8),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg\(8),
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(5 downto 4),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(7 downto 6),
      DIB(1) => '0',
      DIB(0) => dina(8),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(7 downto 6),
      DOB(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOB_UNCONNECTED\(1),
      DOB(0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0\(8),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 37 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 37 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 7;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 7;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 38;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 38;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 4864;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 128;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 38;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 7;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 7;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 7;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 7;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 38;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 38;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 38;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 38;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 38;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 38;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ : entity is 40;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d38";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 37;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d38";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 37;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 4864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "block";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 37;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"100",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 13) => B"100",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 6) => B"11111111111111111111111111",
      DIBDI(5 downto 0) => dina(37 downto 32),
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => doutb(31 downto 0),
      DOBDO(31 downto 6) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(31 downto 6),
      DOBDO(5 downto 0) => doutb(37 downto 32),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
  port (
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 50 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    sig_calc_error_reg_reg_2 : in STD_LOGIC;
    sig_push_input_reg11_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
  signal I_CMD_FIFO_n_2 : STD_LOGIC;
  signal I_CMD_FIFO_n_3 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_0 : STD_LOGIC;
begin
\CACHE_ENABLE.I_CACHE_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_23\
     port map (
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(7 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(7 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(7 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(58 downto 51),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => I_CMD_FIFO_n_2
    );
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0_24\
     port map (
      D(4 downto 0) => D(4 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(4 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(4 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2rsc_status_ready,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_init_done => sig_init_done_0,
      sig_init_done_reg_0 => I_CMD_FIFO_n_3,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_25
     port map (
      E(0) => E(0),
      Q(50 downto 0) => Q(50 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]_0\(50 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(50 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      \in\(0) => \in\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => sig_calc_error_reg_reg_0,
      sig_calc_error_reg_reg_1 => sig_calc_error_reg_reg_1,
      sig_calc_error_reg_reg_2 => sig_calc_error_reg_reg_2,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_cmd_stat_rst_int_reg_n_reg => I_CMD_FIFO_n_2,
      sig_cmd_stat_rst_int_reg_n_reg_0 => I_CMD_FIFO_n_3,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_push_input_reg11_out => sig_push_input_reg11_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0\ is
  port (
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    s_axis_cmd_tvalid_s : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0\ : entity is "axi_datamover_cmd_status";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0\ is
  signal I_CMD_FIFO_n_2 : STD_LOGIC;
  signal I_CMD_FIFO_n_3 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_0 : STD_LOGIC;
begin
\CACHE_ENABLE.I_CACHE_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\
     port map (
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(7 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(7 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(7 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(56 downto 49),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_cmd_tvalid_s => s_axis_cmd_tvalid_s,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => I_CMD_FIFO_n_2,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt
    );
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4\
     port map (
      D(7 downto 0) => D(7 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]_0\(7 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\(7 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2wsc_status_ready,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_init_done => sig_init_done_0,
      sig_init_done_reg_0 => I_CMD_FIFO_n_3,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
     port map (
      Q(48 downto 0) => Q(48 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(48 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(48 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_cmd_tvalid_s => s_axis_cmd_tvalid_s,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_cmd_stat_rst_int_reg_n_reg => I_CMD_FIFO_n_2,
      sig_cmd_stat_rst_int_reg_n_reg_0 => I_CMD_FIFO_n_3,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc is
  port (
    sig_init_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    sig_push_input_reg11_out : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sig_mstr2sf_cmd_valid : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n_reg : out STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n_reg_0 : out STD_LOGIC;
    sig_calc_error_pushed_reg_0 : out STD_LOGIC;
    sig_calc_error_pushed_reg_1 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 50 downto 0 );
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    sig_cmd2dre_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_ld_xfer_reg_tmp_reg_0 : in STD_LOGIC;
    sig_ld_xfer_reg_tmp_reg_1 : in STD_LOGIC;
    sig_ld_xfer_reg_tmp_reg_2 : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    \sig_input_user_type_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_4BIT_CASE.lsig_end_vect\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \GEN_4BIT_CASE.lsig_start_vect\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_4_n_0 : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[19]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[19]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[19]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[19]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal \sig_last_addr_offset_im2__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sig_last_xfer_valid_im1 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2sf_cmd_valid\ : STD_LOGIC;
  signal sig_mstr2sf_eof : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_pop_xfer_reg0_out : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal \^sig_push_input_reg11_out\ : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_strbgen_bytes_ireg2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \sig_strbgen_bytes_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_xfer_end_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_im2 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_xfer_strt_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1\ : label is "soft_lutpair302";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[0]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[2]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][3]_srl4_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1\ : label is "soft_lutpair300";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[1]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[4]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[0]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[10]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[11]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[12]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[13]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[14]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[15]_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[1]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[2]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[3]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[4]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[5]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[6]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[7]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[8]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[9]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[0]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[1]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[2]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[4]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[5]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_1 : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_zero_ireg1_i_1 : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_2 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_4 : label is "soft_lutpair299";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa_im01_carry : label is 11;
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of sig_last_addr_offset_im2 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of sig_ld_xfer_reg_i_1 : label is "soft_lutpair296";
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of sig_xfer_reg_empty_i_1 : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_1\ : label is "soft_lutpair295";
begin
  \in\(45 downto 0) <= \^in\(45 downto 0);
  sig_init_reg <= \^sig_init_reg\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2sf_cmd_valid <= \^sig_mstr2sf_cmd_valid\;
  sig_push_input_reg11_out <= \^sig_push_input_reg11_out\;
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFFFFAAEAAAEA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I1 => sig_parent_done,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => sig_calc_error_pushed,
      I4 => \^sig_push_input_reg11_out\,
      I5 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => sig_parent_done,
      I3 => \^sig_push_input_reg11_out\,
      I4 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I2 => sig_sm_ld_calc3_reg,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => sig_pop_xfer_reg0_out,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00101510003F3F3F"
    )
        port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => sig_ld_xfer_reg_tmp_reg_0,
      I2 => \^sig_mstr2sf_cmd_valid\,
      I3 => \^sig_mstr2data_cmd_valid\,
      I4 => sig_ld_xfer_reg_tmp_reg_1,
      I5 => sig_ld_xfer_reg_tmp_reg_2,
      O => sig_pop_xfer_reg0_out
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      S => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_sm_ld_calc2_reg_ns,
      R => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD0DDD"
    )
        port map (
      I0 => sig_last_xfer_valid_im1,
      I1 => sig_xfer_end_strb_ireg3(0),
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_first_xfer_im0,
      I4 => sig_xfer_strt_strb_ireg3(0),
      O => sig_calc_error_reg_reg_0(5)
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF00000"
    )
        port map (
      I0 => sig_addr_aligned_ireg1,
      I1 => sig_brst_cnt_eq_one_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_btt_eq_b2mbaa_ireg1,
      I4 => sig_brst_cnt_eq_zero_ireg1,
      I5 => sig_no_btt_residue_ireg1,
      O => sig_last_xfer_valid_im1
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(4)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(3)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(2)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(1)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \^in\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_last_xfer_valid_im1,
      I1 => \^in\(37),
      O => sig_calc_error_reg_reg_0(11)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115BBBFBBBFBBBF"
    )
        port map (
      I0 => sig_no_btt_residue_ireg1,
      I1 => sig_brst_cnt_eq_zero_ireg1,
      I2 => sig_btt_eq_b2mbaa_ireg1,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => sig_brst_cnt_eq_one_ireg1,
      I5 => sig_addr_aligned_ireg1,
      O => sig_calc_error_reg_reg_0(10)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_mstr2sf_eof,
      I1 => sig_last_xfer_valid_im1,
      O => sig_calc_error_reg_reg_0(9)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD0DDD"
    )
        port map (
      I0 => sig_last_xfer_valid_im1,
      I1 => sig_xfer_end_strb_ireg3(3),
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_first_xfer_im0,
      I4 => sig_xfer_strt_strb_ireg3(3),
      O => sig_calc_error_reg_reg_0(8)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD0DDD"
    )
        port map (
      I0 => sig_last_xfer_valid_im1,
      I1 => sig_xfer_end_strb_ireg3(2),
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_first_xfer_im0,
      I4 => sig_xfer_strt_strb_ireg3(2),
      O => sig_calc_error_reg_reg_0(7)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD0DDD"
    )
        port map (
      I0 => sig_last_xfer_valid_im1,
      I1 => sig_xfer_end_strb_ireg3(1),
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_first_xfer_im0,
      I4 => sig_xfer_strt_strb_ireg3(1),
      O => sig_calc_error_reg_reg_0(6)
    );
I_STRT_STRB_GEN: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2
     port map (
      D(1) => \GEN_4BIT_CASE.lsig_end_vect\(3),
      D(0) => \GEN_4BIT_CASE.lsig_start_vect\(0),
      Q(1 downto 0) => sig_strbgen_addr_ireg2(1 downto 0),
      \sig_xfer_strt_strb_ireg3_reg[3]\ => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      \sig_xfer_strt_strb_ireg3_reg[3]_0\ => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      \sig_xfer_strt_strb_ireg3_reg[3]_1\ => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      O => sig_calc_error_pushed_reg_0
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => sig_cmd2mstr_cmd_valid,
      O => sig_calc_error_pushed_reg_1
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A808A8"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => E(0),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_calc_error_pushed,
      O => sig_cmd_stat_rst_int_reg_n_reg
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A808A8"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0),
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_calc_error_pushed,
      O => sig_cmd_stat_rst_int_reg_n_reg_0
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => p_1_in_0,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => \^sig_push_input_reg11_out\,
      O => \sig_addr_cntr_im0_msh[0]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(34),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(0),
      O => \sig_addr_cntr_im0_msh[0]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(37),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[0]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(36),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(2),
      O => \sig_addr_cntr_im0_msh[0]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(35),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(1),
      O => \sig_addr_cntr_im0_msh[0]_i_6_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => Q(34),
      I2 => \^sig_push_input_reg11_out\,
      O => \sig_addr_cntr_im0_msh[0]_i_7_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(49),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(15),
      O => \sig_addr_cntr_im0_msh[12]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(48),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(14),
      O => \sig_addr_cntr_im0_msh[12]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(47),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(13),
      O => \sig_addr_cntr_im0_msh[12]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(46),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(12),
      O => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(41),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(7),
      O => \sig_addr_cntr_im0_msh[4]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(40),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      O => \sig_addr_cntr_im0_msh[4]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(39),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(5),
      O => \sig_addr_cntr_im0_msh[4]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(38),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(45),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(11),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(44),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(10),
      O => \sig_addr_cntr_im0_msh[8]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(43),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(9),
      O => \sig_addr_cntr_im0_msh[8]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(42),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_addr_cntr_im0_msh[0]_i_3_n_0\,
      O(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[0]_i_4_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[0]_i_5_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[0]_i_6_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[0]_i_7_n_0\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[12]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[12]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[12]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[4]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[4]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[4]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[8]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[8]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_bytes_to_mbaa_ireg1(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_bytes_to_mbaa_ireg1(3),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_addr_aligned_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(32),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_push_input_reg11_out\,
      I1 => sig_pop_xfer_reg0_out,
      O => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(33),
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \^sig_push_input_reg11_out\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => p_1_in_0,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(18),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(28),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(29),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(30),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(31),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(32),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(33),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(34),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(35),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(36),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(37),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(19),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(38),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(39),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(40),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(41),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(42),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(43),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(44),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(45),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(46),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(47),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(20),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(48),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(49),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(21),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(22),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(23),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(24),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(25),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(26),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(27),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => sig_adjusted_addr_incr_im1(0)
    );
\sig_adjusted_addr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969696966999999"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      I4 => sig_first_xfer_im0,
      I5 => sig_btt_lt_b2mbaa_ireg1,
      O => sig_adjusted_addr_incr_im1(1)
    );
\sig_adjusted_addr_incr_ireg2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFFFFF"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      O => sig_adjusted_addr_incr_im1(2)
    );
\sig_adjusted_addr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9996555"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      I4 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => sig_adjusted_addr_incr_im1(3)
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FFFFF"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9996555"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_adjusted_addr_incr_im1(4)
    );
\sig_adjusted_addr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD2D2D22D222222"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      I1 => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => sig_bytes_to_mbaa_ireg1(5),
      I5 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      O => sig_adjusted_addr_incr_im1(5)
    );
\sig_adjusted_addr_incr_ireg2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBEFFF"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      I4 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I3 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I4 => sig_brst_cnt_eq_zero_ireg1_i_3_n_0,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => \^sig_init_reg\
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I3 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I4 => sig_brst_cnt_eq_zero_ireg1_i_3_n_0,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I4 => sig_brst_cnt_eq_zero_ireg1_i_4_n_0,
      O => sig_brst_cnt_eq_zero_ireg1_i_2_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_3_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_4_n_0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => \^sig_push_input_reg11_out\,
      I2 => Q(11),
      O => \sig_btt_cntr_im0[11]_i_2_n_0\
    );
\sig_btt_cntr_im0[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => \^sig_push_input_reg11_out\,
      I2 => Q(10),
      O => \sig_btt_cntr_im0[11]_i_3_n_0\
    );
\sig_btt_cntr_im0[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => \^sig_push_input_reg11_out\,
      I2 => Q(9),
      O => \sig_btt_cntr_im0[11]_i_4_n_0\
    );
\sig_btt_cntr_im0[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \^sig_push_input_reg11_out\,
      I2 => Q(8),
      O => \sig_btt_cntr_im0[11]_i_5_n_0\
    );
\sig_btt_cntr_im0[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => \^sig_push_input_reg11_out\,
      I2 => Q(15),
      O => \sig_btt_cntr_im0[15]_i_2_n_0\
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I1 => \^sig_push_input_reg11_out\,
      I2 => Q(14),
      O => \sig_btt_cntr_im0[15]_i_3_n_0\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => \^sig_push_input_reg11_out\,
      I2 => Q(13),
      O => \sig_btt_cntr_im0[15]_i_4_n_0\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => \^sig_push_input_reg11_out\,
      I2 => Q(12),
      O => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_push_input_reg11_out\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      O => \sig_btt_cntr_im0[19]_i_2_n_0\
    );
\sig_btt_cntr_im0[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_push_input_reg11_out\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      O => \sig_btt_cntr_im0[19]_i_3_n_0\
    );
\sig_btt_cntr_im0[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_push_input_reg11_out\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      O => \sig_btt_cntr_im0[19]_i_4_n_0\
    );
\sig_btt_cntr_im0[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_push_input_reg11_out\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      O => \sig_btt_cntr_im0[19]_i_5_n_0\
    );
\sig_btt_cntr_im0[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^in\(37),
      O => \sig_btt_cntr_im0[22]_i_2_n_0\
    );
\sig_btt_cntr_im0[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_push_input_reg11_out\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      O => \sig_btt_cntr_im0[22]_i_3_n_0\
    );
\sig_btt_cntr_im0[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_push_input_reg11_out\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      O => \sig_btt_cntr_im0[22]_i_4_n_0\
    );
\sig_btt_cntr_im0[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_push_input_reg11_out\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      O => \sig_btt_cntr_im0[22]_i_5_n_0\
    );
\sig_btt_cntr_im0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => \^sig_push_input_reg11_out\,
      O => \sig_btt_cntr_im0[3]_i_2_n_0\
    );
\sig_btt_cntr_im0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => \^sig_push_input_reg11_out\,
      O => \sig_btt_cntr_im0[3]_i_3_n_0\
    );
\sig_btt_cntr_im0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => \^sig_push_input_reg11_out\,
      O => \sig_btt_cntr_im0[3]_i_4_n_0\
    );
\sig_btt_cntr_im0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => \^sig_push_input_reg11_out\,
      O => \sig_btt_cntr_im0[3]_i_5_n_0\
    );
\sig_btt_cntr_im0[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(3),
      O => \sig_btt_cntr_im0[3]_i_6_n_0\
    );
\sig_btt_cntr_im0[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(2),
      O => \sig_btt_cntr_im0[3]_i_7_n_0\
    );
\sig_btt_cntr_im0[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(1),
      O => \sig_btt_cntr_im0[3]_i_8_n_0\
    );
\sig_btt_cntr_im0[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(0),
      O => \sig_btt_cntr_im0[3]_i_9_n_0\
    );
\sig_btt_cntr_im0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => \^sig_push_input_reg11_out\,
      O => \sig_btt_cntr_im0[7]_i_2_n_0\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => \^sig_push_input_reg11_out\,
      O => \sig_btt_cntr_im0[7]_i_3_n_0\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => \^sig_push_input_reg11_out\,
      O => \sig_btt_cntr_im0[7]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => \^sig_push_input_reg11_out\,
      I2 => Q(7),
      O => \sig_btt_cntr_im0[7]_i_5_n_0\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(6),
      O => \sig_btt_cntr_im0[7]_i_6_n_0\
    );
\sig_btt_cntr_im0[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(5),
      O => \sig_btt_cntr_im0[7]_i_7_n_0\
    );
\sig_btt_cntr_im0[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(4),
      O => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[11]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[11]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[11]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[11]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[11]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[11]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[11]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[11]_i_2_n_0\,
      S(2) => \sig_btt_cntr_im0[11]_i_3_n_0\,
      S(1) => \sig_btt_cntr_im0[11]_i_4_n_0\,
      S(0) => \sig_btt_cntr_im0[11]_i_5_n_0\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[11]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      S(2) => \sig_btt_cntr_im0[15]_i_3_n_0\,
      S(1) => \sig_btt_cntr_im0[15]_i_4_n_0\,
      S(0) => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[19]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[16]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[19]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[17]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[19]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[18]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[19]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[19]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[19]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[19]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[19]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[19]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[19]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[19]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[19]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[19]_i_2_n_0\,
      S(2) => \sig_btt_cntr_im0[19]_i_3_n_0\,
      S(1) => \sig_btt_cntr_im0[19]_i_4_n_0\,
      S(0) => \sig_btt_cntr_im0[19]_i_5_n_0\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[22]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[20]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[22]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[21]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[22]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[22]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[19]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_im0_reg[22]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_btt_cntr_im0_reg[22]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      O(3) => \NLW_sig_btt_cntr_im0_reg[22]_i_1_O_UNCONNECTED\(3),
      O(2) => \sig_btt_cntr_im0_reg[22]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[22]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[22]_i_1_n_7\,
      S(3) => '0',
      S(2) => \sig_btt_cntr_im0[22]_i_3_n_0\,
      S(1) => \sig_btt_cntr_im0[22]_i_4_n_0\,
      S(0) => \sig_btt_cntr_im0[22]_i_5_n_0\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_btt_cntr_im0_reg[3]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[3]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[3]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[3]_i_1_n_3\,
      CYINIT => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[3]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[3]_i_3_n_0\,
      DI(1) => \sig_btt_cntr_im0[3]_i_4_n_0\,
      DI(0) => \sig_btt_cntr_im0[3]_i_5_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[3]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[3]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[3]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[3]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[3]_i_6_n_0\,
      S(2) => \sig_btt_cntr_im0[3]_i_7_n_0\,
      S(1) => \sig_btt_cntr_im0[3]_i_8_n_0\,
      S(0) => \sig_btt_cntr_im0[3]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[3]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_3_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_4_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[7]_i_5_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_6_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_7_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660600800000000"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_btt_eq_b2mbaa_ireg1_i_2_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I5 => sig_btt_eq_b2mbaa_ireg1_i_3_n_0,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_btt_eq_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_4_n_0,
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => sig_bytes_to_mbaa_im0(2),
      I3 => sig_bytes_to_mbaa_im0(3),
      I4 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I5 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_eq_b2mbaa_ireg1_i_3_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_4_n_0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_init_reg\
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CYINIT => '0',
      DI(3) => sig_addr_aligned_im0,
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0056147E"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_btt_eq_b2mbaa_ireg1_i_2_n_0,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005556015457FE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"064E"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(5),
      I2 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I3 => sig_btt_eq_b2mbaa_ireg1_i_2_n_0,
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212122448484881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_bytes_to_mbaa_im0(1)
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      O => sig_bytes_to_mbaa_im0(2)
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(1),
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => \^sig_init_reg\
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(37),
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => sig_calc_error_pushed,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => sig_calc_error_pushed,
      R => \^sig_init_reg\
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      I2 => Q(10),
      I3 => Q(11),
      I4 => Q(15),
      I5 => Q(14),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(9),
      I5 => Q(8),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_reg_reg_1,
      Q => \^in\(37),
      R => \^sig_init_reg\
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54045454"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_sm_ld_calc3_reg,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => sig_cmd2addr_valid_reg_0,
      I4 => sig_inhibit_rdy_n_0,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54045454"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_sm_ld_calc3_reg,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => sig_cmd2data_valid_reg_0,
      I4 => sig_inhibit_rdy_n_1,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540004055405540"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_first_xfer_im0,
      I2 => sig_sm_ld_calc3_reg,
      I3 => \^sig_mstr2sf_cmd_valid\,
      I4 => sig_cmd2dre_valid_reg_0,
      I5 => sig_inhibit_rdy_n,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => \^sig_mstr2sf_cmd_valid\,
      R => '0'
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_first_xfer_im0,
      I3 => sig_pop_xfer_reg0_out,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_sm_pop_input_reg,
      I1 => sig_calc_error_pushed,
      I2 => \^sig_init_reg\,
      O => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^in\(37),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      O => \^sig_push_input_reg11_out\
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(16),
      Q => \^in\(36),
      R => sig_input_cache_type_reg0
    );
\sig_input_cache_type_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => \sig_input_user_type_reg_reg[3]_0\(0),
      Q => \^in\(42),
      R => sig_input_cache_type_reg0
    );
\sig_input_cache_type_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => \sig_input_user_type_reg_reg[3]_0\(1),
      Q => \^in\(43),
      R => sig_input_cache_type_reg0
    );
\sig_input_cache_type_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => \sig_input_user_type_reg_reg[3]_0\(2),
      Q => \^in\(44),
      R => sig_input_cache_type_reg0
    );
\sig_input_cache_type_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => \sig_input_user_type_reg_reg[3]_0\(3),
      Q => \^in\(45),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(17),
      Q => sig_mstr2sf_eof,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => '0',
      Q => sig_input_reg_empty,
      S => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(50),
      Q => sig_calc_error_reg_reg_0(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_user_type_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => \sig_input_user_type_reg_reg[3]_0\(4),
      Q => \^in\(38),
      R => sig_input_cache_type_reg0
    );
\sig_input_user_type_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => \sig_input_user_type_reg_reg[3]_0\(5),
      Q => \^in\(39),
      R => sig_input_cache_type_reg0
    );
\sig_input_user_type_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => \sig_input_user_type_reg_reg[3]_0\(6),
      Q => \^in\(40),
      R => sig_input_cache_type_reg0
    );
\sig_input_user_type_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_push_input_reg11_out\,
      D => \sig_input_user_type_reg_reg[3]_0\(7),
      Q => \^in\(41),
      R => sig_input_cache_type_reg0
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_last_addr_offset_im2__0\(1)
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0544"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_sm_ld_calc3_reg,
      I2 => sig_xfer_reg_empty,
      I3 => sig_ld_xfer_reg,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_sm_ld_calc3_reg,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_pop_xfer_reg0_out,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SS(0),
      Q => \^sig_init_reg\,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => \^sig_init_reg\
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_last_xfer_valid_im1,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => \^sig_push_input_reg11_out\,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      O => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => p_1_in_0,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(1 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 4),
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => sig_calc_error_pushed,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => \^sig_init_reg\
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_init_reg\
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_calc3_reg,
      R => \^sig_init_reg\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_parent_done,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => sig_calc_error_pushed,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_init_reg\
    );
\sig_strbgen_bytes_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I3 => \^sig_init_reg\,
      I4 => sig_strbgen_bytes_ireg2(2),
      O => \sig_strbgen_bytes_ireg2[0]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I3 => \^sig_init_reg\,
      I4 => sig_strbgen_bytes_ireg2(2),
      O => \sig_strbgen_bytes_ireg2[1]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => sig_strbgen_bytes_ireg2(2),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      I1 => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I5 => sig_sm_ld_calc2_reg,
      O => sig_strbgen_bytes_ireg2(2)
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[0]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[1]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_last_addr_offset_im2__0\(1),
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_init_reg\
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010110"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => sig_xfer_len_eq_0_im2
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_len_eq_0_im2,
      Q => sig_xfer_len_eq_0_ireg3,
      R => \^sig_init_reg\
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEE"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_pop_xfer_reg0_out,
      I2 => sig_ld_xfer_reg,
      I3 => sig_xfer_reg_empty,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_strt_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555FEF0"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => sig_strbgen_addr_ireg2(1),
      O => sig_xfer_strt_strb_im2(2)
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \GEN_4BIT_CASE.lsig_start_vect\(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_strt_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \GEN_4BIT_CASE.lsig_end_vect\(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_init_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_cmd_split is
  port (
    s_axis_mm2s_cmd_tvalid : out STD_LOGIC;
    s_axis_cmd_tready : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid : out STD_LOGIC;
    tvalid_unsplit_reg_0 : out STD_LOGIC;
    mm2s_decerr_i : out STD_LOGIC;
    mm2s_interr_i : out STD_LOGIC;
    mm2s_slverr_i : out STD_LOGIC;
    tvalid_unsplit_reg_1 : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    command_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \cache_info_reg[31]_0\ : in STD_LOGIC_VECTOR ( 85 downto 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    mm2s_strm_wlast : in STD_LOGIC;
    \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_0\ : in STD_LOGIC;
    s_axis_mm2s_cmd_tready : in STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \vsize_reg[22]_0\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axis_mm2s_tlast_i_user : in STD_LOGIC;
    \status_out_int_reg[7]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \status_out_int_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_cmd_split;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_cmd_split is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_mm2s_cs[1]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs[1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs[1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \FSM_sequential_mm2s_cs_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_10\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_11\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_12\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_13\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_14\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_15\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_16\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_17\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_18\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_19\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_2\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_20\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_21\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_22\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_23\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_24\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_25\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_26\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_27\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_28\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_29\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_3\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_30\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_31\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_32\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_33\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_4\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_5\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_6\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_7\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_8\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_9\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.CDC_CMD_PROC1_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast[0]_i_5_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_cdc_from_i_1_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_i_3_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_10_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_11_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_12_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_13_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_14_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_16_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_17_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_18_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_19_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_1_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_20_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_21_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_22_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_23_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_24_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_25_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_26_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_27_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_28_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_29_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_30_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_31_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_3_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_5_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_6_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_7_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_8_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_i_9_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_15_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_15_n_1\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_15_n_2\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_15_n_3\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_2_n_1\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_2_n_2\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_2_n_3\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_4_n_0\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_4_n_1\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_4_n_2\ : STD_LOGIC;
  signal \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_4_n_3\ : STD_LOGIC;
  signal cache_info : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal cmd_proc_cdc_from : STD_LOGIC;
  signal cmd_proc_ns : STD_LOGIC;
  signal command_ns : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal \counter[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter[0]_i_11_n_0\ : STD_LOGIC;
  signal \counter[0]_i_12_n_0\ : STD_LOGIC;
  signal \counter[0]_i_13_n_0\ : STD_LOGIC;
  signal \counter[0]_i_14_n_0\ : STD_LOGIC;
  signal \counter[0]_i_16_n_0\ : STD_LOGIC;
  signal \counter[0]_i_17_n_0\ : STD_LOGIC;
  signal \counter[0]_i_18_n_0\ : STD_LOGIC;
  signal \counter[0]_i_19_n_0\ : STD_LOGIC;
  signal \counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_20_n_0\ : STD_LOGIC;
  signal \counter[0]_i_21_n_0\ : STD_LOGIC;
  signal \counter[0]_i_22_n_0\ : STD_LOGIC;
  signal \counter[0]_i_23_n_0\ : STD_LOGIC;
  signal \counter[0]_i_24_n_0\ : STD_LOGIC;
  signal \counter[0]_i_25_n_0\ : STD_LOGIC;
  signal \counter[0]_i_26_n_0\ : STD_LOGIC;
  signal \counter[0]_i_27_n_0\ : STD_LOGIC;
  signal \counter[0]_i_28_n_0\ : STD_LOGIC;
  signal \counter[0]_i_29_n_0\ : STD_LOGIC;
  signal \counter[0]_i_30_n_0\ : STD_LOGIC;
  signal \counter[0]_i_31_n_0\ : STD_LOGIC;
  signal \counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \counter[0]_i_8_n_0\ : STD_LOGIC;
  signal \counter[0]_i_9_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \counter_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \counter_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_tlast : STD_LOGIC;
  signal eof_bit_cdc_from : STD_LOGIC;
  signal eqOp0_out : STD_LOGIC;
  signal eqOp1_out : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal ltOp13_in : STD_LOGIC;
  signal ltOp15_in : STD_LOGIC;
  signal m_axis_mm2s_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^m_axis_mm2s_sts_tvalid\ : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_10_n_0 : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_1_n_1 : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_1_n_2 : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_1_n_3 : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_2_n_0 : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_2_n_1 : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_2_n_2 : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_2_n_3 : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_3_n_0 : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_4_n_0 : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_5_n_0 : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_6_n_0 : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_7_n_0 : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_8_n_0 : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_9_n_0 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mm2s_cmd : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mm2s_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mm2s_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ready_for_next_cmd_i_1_n_0 : STD_LOGIC;
  signal ready_for_next_cmd_i_2_n_0 : STD_LOGIC;
  signal ready_for_next_cmd_reg_n_0 : STD_LOGIC;
  signal ready_for_next_cmd_tlast_cdc_from : STD_LOGIC;
  signal reset_lock : STD_LOGIC;
  signal reset_lock_i_1_n_0 : STD_LOGIC;
  signal reset_lock_tlast : STD_LOGIC;
  signal \^s_axis_cmd_tready\ : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tvalid\ : STD_LOGIC;
  signal split_cmd : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal split_cmd1 : STD_LOGIC;
  signal split_out : STD_LOGIC;
  signal split_out_ns : STD_LOGIC;
  signal \status_out_int[7]_i_10_n_0\ : STD_LOGIC;
  signal \status_out_int[7]_i_11_n_0\ : STD_LOGIC;
  signal \status_out_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \status_out_int[7]_i_4_n_0\ : STD_LOGIC;
  signal \status_out_int[7]_i_5_n_0\ : STD_LOGIC;
  signal \status_out_int[7]_i_6_n_0\ : STD_LOGIC;
  signal \status_out_int[7]_i_7_n_0\ : STD_LOGIC;
  signal \status_out_int[7]_i_8_n_0\ : STD_LOGIC;
  signal \status_out_int[7]_i_9_n_0\ : STD_LOGIC;
  signal \status_out_int_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \status_out_int_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \status_out_int_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \status_out_int_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \status_out_int_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \status_out_int_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \status_out_int_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal stride_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tvalid_unsplit_i_1_n_0 : STD_LOGIC;
  signal vsize0 : STD_LOGIC;
  signal \vsize[0]_i_10_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_11_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_12_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_13_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_14_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_16_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_17_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_18_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_19_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_20_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_21_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_22_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_23_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_24_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_25_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_26_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_27_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_28_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_29_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_30_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_31_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_5_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_7_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_8_n_0\ : STD_LOGIC;
  signal \vsize[0]_i_9_n_0\ : STD_LOGIC;
  signal vsize_data_int : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \vsize_data_int[12]_i_2_n_0\ : STD_LOGIC;
  signal \vsize_data_int[12]_i_3_n_0\ : STD_LOGIC;
  signal \vsize_data_int[12]_i_4_n_0\ : STD_LOGIC;
  signal \vsize_data_int[12]_i_5_n_0\ : STD_LOGIC;
  signal \vsize_data_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \vsize_data_int[4]_i_3_n_0\ : STD_LOGIC;
  signal \vsize_data_int[4]_i_4_n_0\ : STD_LOGIC;
  signal \vsize_data_int[4]_i_5_n_0\ : STD_LOGIC;
  signal \vsize_data_int[8]_i_2_n_0\ : STD_LOGIC;
  signal \vsize_data_int[8]_i_3_n_0\ : STD_LOGIC;
  signal \vsize_data_int[8]_i_4_n_0\ : STD_LOGIC;
  signal \vsize_data_int[8]_i_5_n_0\ : STD_LOGIC;
  signal \vsize_data_int_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \vsize_data_int_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \vsize_data_int_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \vsize_data_int_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \vsize_data_int_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \vsize_data_int_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \vsize_data_int_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \vsize_data_int_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \vsize_data_int_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \vsize_data_int_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \vsize_data_int_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \vsize_data_int_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal vsize_reg : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \vsize_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \vsize_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \vsize_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \vsize_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \vsize_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \vsize_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \vsize_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \vsize_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \vsize_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \vsize_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \vsize_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \vsize_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \vsize_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \vsize_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \vsize_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \vsize_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \vsize_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \vsize_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \vsize_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \vsize_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \vsize_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_FSM_sequential_mm2s_cs_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_mm2s_cs_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_m_axis_mm2s_tlast_INST_0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_axis_mm2s_tlast_INST_0_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_status_out_int_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_status_out_int_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vsize_data_int_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vsize_data_int_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vsize_reg[0]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vsize_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vsize_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vsize_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_vsize_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_mm2s_cs[0]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \FSM_sequential_mm2s_cs[1]_i_1\ : label is "soft_lutpair436";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_mm2s_cs_reg[0]\ : label is "idle:00,split:10,send:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mm2s_cs_reg[1]\ : label is "idle:00,split:10,send:01";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of cmd_proc_cdc_from_i_1 : label is "soft_lutpair434";
  attribute COMPARATOR_THRESHOLD of \counter_reg[0]_i_15\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter_reg[0]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \counter_reg[0]_i_6\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of mm2s_decerr_i_i_1 : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of mm2s_done_i_1 : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of mm2s_interr_i_i_1 : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of mm2s_slverr_i_i_1 : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \mm2s_tag[0]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of ready_for_next_cmd_i_2 : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of reset_lock_i_1 : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \status_out_int[0]_i_1\ : label is "soft_lutpair439";
  attribute COMPARATOR_THRESHOLD of \vsize_reg[0]_i_15\ : label is 11;
  attribute ADDER_THRESHOLD of \vsize_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \vsize_reg[0]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \vsize_reg[0]_i_6\ : label is 11;
  attribute ADDER_THRESHOLD of \vsize_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \vsize_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \vsize_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \vsize_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \vsize_reg[8]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  m_axis_mm2s_sts_tvalid <= \^m_axis_mm2s_sts_tvalid\;
  s_axis_cmd_tready <= \^s_axis_cmd_tready\;
  s_axis_mm2s_cmd_tvalid <= \^s_axis_mm2s_cmd_tvalid\;
\FSM_sequential_mm2s_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F20FF2"
    )
        port map (
      I0 => \^s_axis_cmd_tready\,
      I1 => cmd_proc_cdc_from,
      I2 => mm2s_cs(1),
      I3 => mm2s_cs(0),
      I4 => s_axis_mm2s_cmd_tready,
      O => mm2s_ns(0)
    );
\FSM_sequential_mm2s_cs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => mm2s_cs(1),
      I1 => mm2s_cs(0),
      I2 => s_axis_mm2s_cmd_tready,
      I3 => eqOp1_out,
      O => mm2s_ns(1)
    );
\FSM_sequential_mm2s_cs[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_data_int(4),
      I1 => vsize_reg(4),
      I2 => vsize_data_int(5),
      I3 => vsize_reg(5),
      I4 => vsize_reg(3),
      I5 => vsize_data_int(3),
      O => \FSM_sequential_mm2s_cs[1]_i_10_n_0\
    );
\FSM_sequential_mm2s_cs[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_data_int(0),
      I1 => vsize_reg(0),
      I2 => vsize_data_int(1),
      I3 => vsize_reg(1),
      I4 => vsize_reg(2),
      I5 => vsize_data_int(2),
      O => \FSM_sequential_mm2s_cs[1]_i_11_n_0\
    );
\FSM_sequential_mm2s_cs[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => vsize_reg(21),
      I1 => vsize_reg(22),
      I2 => vsize_data_int(22),
      O => \FSM_sequential_mm2s_cs[1]_i_4_n_0\
    );
\FSM_sequential_mm2s_cs[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => vsize_reg(18),
      I1 => vsize_reg(19),
      I2 => vsize_reg(20),
      I3 => vsize_data_int(22),
      O => \FSM_sequential_mm2s_cs[1]_i_5_n_0\
    );
\FSM_sequential_mm2s_cs[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => vsize_reg(15),
      I1 => vsize_data_int(22),
      I2 => vsize_reg(16),
      I3 => vsize_reg(17),
      O => \FSM_sequential_mm2s_cs[1]_i_6_n_0\
    );
\FSM_sequential_mm2s_cs[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => vsize_data_int(12),
      I1 => vsize_reg(12),
      I2 => vsize_reg(13),
      I3 => vsize_reg(14),
      I4 => vsize_data_int(22),
      O => \FSM_sequential_mm2s_cs[1]_i_7_n_0\
    );
\FSM_sequential_mm2s_cs[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_data_int(10),
      I1 => vsize_reg(10),
      I2 => vsize_data_int(11),
      I3 => vsize_reg(11),
      I4 => vsize_reg(9),
      I5 => vsize_data_int(9),
      O => \FSM_sequential_mm2s_cs[1]_i_8_n_0\
    );
\FSM_sequential_mm2s_cs[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_data_int(6),
      I1 => vsize_reg(6),
      I2 => vsize_data_int(7),
      I3 => vsize_reg(7),
      I4 => vsize_reg(8),
      I5 => vsize_data_int(8),
      O => \FSM_sequential_mm2s_cs[1]_i_9_n_0\
    );
\FSM_sequential_mm2s_cs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_ns(0),
      Q => mm2s_cs(0),
      R => SR(0)
    );
\FSM_sequential_mm2s_cs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_ns(1),
      Q => mm2s_cs(1),
      R => SR(0)
    );
\FSM_sequential_mm2s_cs_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_mm2s_cs_reg[1]_i_3_n_0\,
      CO(3) => eqOp1_out,
      CO(2) => \FSM_sequential_mm2s_cs_reg[1]_i_2_n_1\,
      CO(1) => \FSM_sequential_mm2s_cs_reg[1]_i_2_n_2\,
      CO(0) => \FSM_sequential_mm2s_cs_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_mm2s_cs_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_mm2s_cs[1]_i_4_n_0\,
      S(2) => \FSM_sequential_mm2s_cs[1]_i_5_n_0\,
      S(1) => \FSM_sequential_mm2s_cs[1]_i_6_n_0\,
      S(0) => \FSM_sequential_mm2s_cs[1]_i_7_n_0\
    );
\FSM_sequential_mm2s_cs_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_mm2s_cs_reg[1]_i_3_n_0\,
      CO(2) => \FSM_sequential_mm2s_cs_reg[1]_i_3_n_1\,
      CO(1) => \FSM_sequential_mm2s_cs_reg[1]_i_3_n_2\,
      CO(0) => \FSM_sequential_mm2s_cs_reg[1]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_mm2s_cs_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_mm2s_cs[1]_i_8_n_0\,
      S(2) => \FSM_sequential_mm2s_cs[1]_i_9_n_0\,
      S(1) => \FSM_sequential_mm2s_cs[1]_i_10_n_0\,
      S(0) => \FSM_sequential_mm2s_cs[1]_i_11_n_0\
    );
\SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync
     port map (
      E(0) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      Q(31 downto 0) => split_cmd(31 downto 0),
      cmd_proc_cdc_from => cmd_proc_cdc_from,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(31) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_2\,
      \out\(30) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_3\,
      \out\(29) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_4\,
      \out\(28) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_5\,
      \out\(27) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_6\,
      \out\(26) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_7\,
      \out\(25) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_8\,
      \out\(24) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_9\,
      \out\(23) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_10\,
      \out\(22) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_11\,
      \out\(21) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_12\,
      \out\(20) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_13\,
      \out\(19) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_14\,
      \out\(18) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_15\,
      \out\(17) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_16\,
      \out\(16) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_17\,
      \out\(15) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_18\,
      \out\(14) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_19\,
      \out\(13) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_20\,
      \out\(12) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_21\,
      \out\(11) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_22\,
      \out\(10) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_23\,
      \out\(9) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_24\,
      \out\(8) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_25\,
      \out\(7) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_26\,
      \out\(6) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_27\,
      \out\(5) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_28\,
      \out\(4) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_29\,
      \out\(3) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_30\,
      \out\(2) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_31\,
      \out\(1) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_32\,
      \out\(0) => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_33\,
      prmry_in => ready_for_next_cmd_tlast_cdc_from,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      split_cmd1 => split_cmd1,
      \split_cmd_reg[0]\ => ready_for_next_cmd_reg_n_0,
      \split_cmd_reg[31]\(31 downto 0) => \cache_info_reg[31]_0\(48 downto 17),
      split_out => split_out,
      stride_data(15 downto 0) => stride_data(15 downto 0)
    );
\SWALLOW_TLAST_GEN.CDC_CMD_PROC1\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1
     port map (
      CO(0) => ltOp,
      \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg\ => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_3_n_0\,
      \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_0\ => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_0\,
      \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_1\ => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_i_3_n_0\,
      \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_2\ => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_n_0\,
      cmd_proc_cdc_from => cmd_proc_cdc_from,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tready_0 => \SWALLOW_TLAST_GEN.CDC_CMD_PROC1_n_0\,
      mm2s_strm_wlast => mm2s_strm_wlast
    );
\SWALLOW_TLAST_GEN.CDC_CMD_PROC2\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2
     port map (
      CO(0) => \^co\(0),
      D(0) => eof_bit_cdc_from,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      mm2s_strm_wlast => mm2s_strm_wlast
    );
\SWALLOW_TLAST_GEN.counter_tlast[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001000FFFFFFFF"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_3_n_0\,
      I1 => reset_lock_tlast,
      I2 => m_axis_mm2s_tready,
      I3 => m_axis_mm2s_tlast_i_user,
      I4 => ltOp,
      I5 => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_0\,
      O => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => mm2s_strm_wlast,
      I2 => ltOp,
      I3 => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_3_n_0\,
      O => counter_tlast
    );
\SWALLOW_TLAST_GEN.counter_tlast[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(0),
      O => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_5_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_7\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(0),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_0\,
      CO(2) => \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_1\,
      CO(1) => \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_2\,
      CO(0) => \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_4\,
      O(2) => \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_5\,
      O(1) => \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_6\,
      O(0) => \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_7\,
      S(3 downto 1) => \SWALLOW_TLAST_GEN.counter_tlast_reg\(3 downto 1),
      S(0) => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_5_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_5\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(10),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_4\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(11),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_7\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(12),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_0\,
      CO(3) => \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_0\,
      CO(2) => \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_1\,
      CO(1) => \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_2\,
      CO(0) => \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_4\,
      O(2) => \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_5\,
      O(1) => \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_6\,
      O(0) => \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_7\,
      S(3 downto 0) => \SWALLOW_TLAST_GEN.counter_tlast_reg\(15 downto 12)
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_6\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(13),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_5\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(14),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_4\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(15),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_7\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(16),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SWALLOW_TLAST_GEN.counter_tlast_reg[12]_i_1_n_0\,
      CO(3) => \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_0\,
      CO(2) => \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_1\,
      CO(1) => \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_2\,
      CO(0) => \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_4\,
      O(2) => \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_5\,
      O(1) => \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_6\,
      O(0) => \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_7\,
      S(3 downto 0) => \SWALLOW_TLAST_GEN.counter_tlast_reg\(19 downto 16)
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_6\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(17),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_5\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(18),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_4\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(19),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_6\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(1),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_n_7\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(20),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SWALLOW_TLAST_GEN.counter_tlast_reg[16]_i_1_n_0\,
      CO(3 downto 2) => \NLW_SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_n_2\,
      CO(0) => \SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_O_UNCONNECTED\(3),
      O(2) => \SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_n_5\,
      O(1) => \SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_n_6\,
      O(0) => \SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \SWALLOW_TLAST_GEN.counter_tlast_reg\(22 downto 20)
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_n_6\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(21),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[20]_i_1_n_5\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(22),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_5\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(2),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_4\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(3),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_7\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(4),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SWALLOW_TLAST_GEN.counter_tlast_reg[0]_i_3_n_0\,
      CO(3) => \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_0\,
      CO(2) => \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_1\,
      CO(1) => \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_2\,
      CO(0) => \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_4\,
      O(2) => \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_5\,
      O(1) => \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_6\,
      O(0) => \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_7\,
      S(3 downto 0) => \SWALLOW_TLAST_GEN.counter_tlast_reg\(7 downto 4)
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_6\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(5),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_5\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(6),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_4\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(7),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_7\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(8),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SWALLOW_TLAST_GEN.counter_tlast_reg[4]_i_1_n_0\,
      CO(3) => \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_0\,
      CO(2) => \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_1\,
      CO(1) => \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_2\,
      CO(0) => \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_4\,
      O(2) => \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_5\,
      O(1) => \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_6\,
      O(0) => \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_7\,
      S(3 downto 0) => \SWALLOW_TLAST_GEN.counter_tlast_reg\(11 downto 8)
    );
\SWALLOW_TLAST_GEN.counter_tlast_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter_tlast,
      D => \SWALLOW_TLAST_GEN.counter_tlast_reg[8]_i_1_n_6\,
      Q => \SWALLOW_TLAST_GEN.counter_tlast_reg\(9),
      R => \SWALLOW_TLAST_GEN.counter_tlast[0]_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_cdc_from_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_n_0\,
      I1 => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_0\,
      O => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_cdc_from_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_cdc_from_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_cdc_from_i_1_n_0\,
      Q => ready_for_next_cmd_tlast_cdc_from,
      R => '0'
    );
\SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^co\(0),
      I1 => mm2s_strm_wlast,
      I2 => m_axis_mm2s_tready,
      I3 => reset_lock_tlast,
      O => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_i_3_n_0\
    );
\SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \SWALLOW_TLAST_GEN.CDC_CMD_PROC1_n_0\,
      Q => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_n_0\,
      R => '0'
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F7F0000FFFFFFFF"
    )
        port map (
      I0 => ltOp,
      I1 => m_axis_mm2s_tready,
      I2 => mm2s_strm_wlast,
      I3 => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_3_n_0\,
      I4 => reset_lock_tlast,
      I5 => \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_0\,
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_1_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(21),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(20),
      I2 => vsize_data_int(22),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_10_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(19),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(18),
      I2 => vsize_data_int(22),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_11_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(17),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(16),
      I2 => vsize_data_int(22),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_12_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vsize_data_int(5),
      I1 => vsize_data_int(4),
      I2 => vsize_data_int(1),
      I3 => vsize_data_int(6),
      I4 => vsize_data_int(8),
      I5 => vsize_data_int(11),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_13_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => vsize_data_int(3),
      I2 => vsize_data_int(2),
      I3 => vsize_data_int(0),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_14_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(15),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(14),
      I2 => vsize_data_int(22),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_16_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(13),
      I2 => vsize_data_int(12),
      I3 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(12),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_17_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(11),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(11),
      I2 => vsize_data_int(10),
      I3 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(10),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_18_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(9),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(9),
      I2 => vsize_data_int(8),
      I3 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(8),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_19_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(15),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(14),
      I2 => vsize_data_int(22),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_20_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(13),
      I1 => vsize_data_int(22),
      I2 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(12),
      I3 => vsize_data_int(12),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_21_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(11),
      I1 => vsize_data_int(11),
      I2 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(10),
      I3 => vsize_data_int(10),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_22_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(9),
      I1 => vsize_data_int(9),
      I2 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(8),
      I3 => vsize_data_int(8),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_23_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(7),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(7),
      I2 => vsize_data_int(6),
      I3 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(6),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_24_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(5),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(5),
      I2 => vsize_data_int(4),
      I3 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(4),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_25_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(3),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(3),
      I2 => vsize_data_int(2),
      I3 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(2),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_26_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(1),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(1),
      I2 => vsize_data_int(0),
      I3 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(0),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_27_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(7),
      I1 => vsize_data_int(7),
      I2 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(6),
      I3 => vsize_data_int(6),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_28_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(5),
      I1 => vsize_data_int(5),
      I2 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(4),
      I3 => vsize_data_int(4),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_29_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_13_n_0\,
      I1 => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_14_n_0\,
      I2 => vsize_data_int(9),
      I3 => vsize_data_int(7),
      I4 => vsize_data_int(12),
      I5 => vsize_data_int(10),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_3_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(3),
      I1 => vsize_data_int(3),
      I2 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(2),
      I3 => vsize_data_int(2),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_30_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(1),
      I1 => vsize_data_int(1),
      I2 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(0),
      I3 => vsize_data_int(0),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_31_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(22),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_5_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(21),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(20),
      I2 => vsize_data_int(22),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_6_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(19),
      I2 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(18),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_7_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(17),
      I2 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(16),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_8_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(22),
      I1 => vsize_data_int(22),
      O => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_9_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_1_n_0\,
      Q => reset_lock_tlast,
      R => '0'
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_15_n_0\,
      CO(2) => \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_15_n_1\,
      CO(1) => \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_15_n_2\,
      CO(0) => \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_24_n_0\,
      DI(2) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_25_n_0\,
      DI(1) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_26_n_0\,
      DI(0) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_27_n_0\,
      O(3 downto 0) => \NLW_SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_28_n_0\,
      S(2) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_29_n_0\,
      S(1) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_30_n_0\,
      S(0) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_31_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_4_n_0\,
      CO(3) => ltOp,
      CO(2) => \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_2_n_1\,
      CO(1) => \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_2_n_2\,
      CO(0) => \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_5_n_0\,
      DI(2) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_6_n_0\,
      DI(1) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_7_n_0\,
      DI(0) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_8_n_0\,
      O(3 downto 0) => \NLW_SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_9_n_0\,
      S(2) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_10_n_0\,
      S(1) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_11_n_0\,
      S(0) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_12_n_0\
    );
\SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_15_n_0\,
      CO(3) => \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_4_n_0\,
      CO(2) => \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_4_n_1\,
      CO(1) => \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_4_n_2\,
      CO(0) => \SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_16_n_0\,
      DI(2) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_17_n_0\,
      DI(1) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_18_n_0\,
      DI(0) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_19_n_0\,
      O(3 downto 0) => \NLW_SWALLOW_TLAST_GEN.reset_lock_tlast_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_20_n_0\,
      S(2) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_21_n_0\,
      S(1) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_22_n_0\,
      S(0) => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_23_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_mm2s_cmd_tvalid\,
      I1 => s_axis_mm2s_cmd_tready,
      O => E(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_mm2s_cmd_tvalid\,
      I1 => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\,
      O => command_valid_reg_0(0)
    );
\cache_info_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(78),
      Q => cache_info(24),
      R => SR(0)
    );
\cache_info_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(79),
      Q => cache_info(25),
      R => SR(0)
    );
\cache_info_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(80),
      Q => cache_info(26),
      R => SR(0)
    );
\cache_info_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(81),
      Q => cache_info(27),
      R => SR(0)
    );
\cache_info_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(82),
      Q => cache_info(28),
      R => SR(0)
    );
\cache_info_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(83),
      Q => cache_info(29),
      R => SR(0)
    );
\cache_info_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(84),
      Q => cache_info(30),
      R => SR(0)
    );
\cache_info_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(85),
      Q => cache_info(31),
      R => SR(0)
    );
cmd_proc_cdc_from_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF4"
    )
        port map (
      I0 => cmd_proc_cdc_from,
      I1 => \^s_axis_cmd_tready\,
      I2 => mm2s_cs(1),
      I3 => mm2s_cs(0),
      O => cmd_proc_ns
    );
cmd_proc_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => cmd_proc_ns,
      Q => cmd_proc_cdc_from,
      R => SR(0)
    );
\command[103]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mm2s_cs(0),
      O => command_ns
    );
\command_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(0),
      Q => Q(0),
      R => SR(0)
    );
\command_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => cache_info(28),
      Q => Q(55),
      R => SR(0)
    );
\command_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => cache_info(29),
      Q => Q(56),
      R => SR(0)
    );
\command_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => cache_info(30),
      Q => Q(57),
      R => SR(0)
    );
\command_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => cache_info(31),
      Q => Q(58),
      R => SR(0)
    );
\command_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(10),
      Q => Q(10),
      R => SR(0)
    );
\command_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(11),
      Q => Q(11),
      R => SR(0)
    );
\command_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(12),
      Q => Q(12),
      R => SR(0)
    );
\command_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(13),
      Q => Q(13),
      R => SR(0)
    );
\command_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(14),
      Q => Q(14),
      R => SR(0)
    );
\command_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(15),
      Q => Q(15),
      R => SR(0)
    );
\command_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(1),
      Q => Q(1),
      R => SR(0)
    );
\command_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(23),
      Q => Q(16),
      R => SR(0)
    );
\command_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(2),
      Q => Q(2),
      R => SR(0)
    );
\command_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => '1',
      Q => Q(17),
      R => SR(0)
    );
\command_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(0),
      Q => Q(18),
      R => SR(0)
    );
\command_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(1),
      Q => Q(19),
      R => SR(0)
    );
\command_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(2),
      Q => Q(20),
      R => SR(0)
    );
\command_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(3),
      Q => Q(21),
      R => SR(0)
    );
\command_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(4),
      Q => Q(22),
      R => SR(0)
    );
\command_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(5),
      Q => Q(23),
      R => SR(0)
    );
\command_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(6),
      Q => Q(24),
      R => SR(0)
    );
\command_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(7),
      Q => Q(25),
      R => SR(0)
    );
\command_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(3),
      Q => Q(3),
      R => SR(0)
    );
\command_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(8),
      Q => Q(26),
      R => SR(0)
    );
\command_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(9),
      Q => Q(27),
      R => SR(0)
    );
\command_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(10),
      Q => Q(28),
      R => SR(0)
    );
\command_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(11),
      Q => Q(29),
      R => SR(0)
    );
\command_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(12),
      Q => Q(30),
      R => SR(0)
    );
\command_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(13),
      Q => Q(31),
      R => SR(0)
    );
\command_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(14),
      Q => Q(32),
      R => SR(0)
    );
\command_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(15),
      Q => Q(33),
      R => SR(0)
    );
\command_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(16),
      Q => Q(34),
      R => SR(0)
    );
\command_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(17),
      Q => Q(35),
      R => SR(0)
    );
\command_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(4),
      Q => Q(4),
      R => SR(0)
    );
\command_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(18),
      Q => Q(36),
      R => SR(0)
    );
\command_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(19),
      Q => Q(37),
      R => SR(0)
    );
\command_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(20),
      Q => Q(38),
      R => SR(0)
    );
\command_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(21),
      Q => Q(39),
      R => SR(0)
    );
\command_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(22),
      Q => Q(40),
      R => SR(0)
    );
\command_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(23),
      Q => Q(41),
      R => SR(0)
    );
\command_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(24),
      Q => Q(42),
      R => SR(0)
    );
\command_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(25),
      Q => Q(43),
      R => SR(0)
    );
\command_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(26),
      Q => Q(44),
      R => SR(0)
    );
\command_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(27),
      Q => Q(45),
      R => SR(0)
    );
\command_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(5),
      Q => Q(5),
      R => SR(0)
    );
\command_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(28),
      Q => Q(46),
      R => SR(0)
    );
\command_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(29),
      Q => Q(47),
      R => SR(0)
    );
\command_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(30),
      Q => Q(48),
      R => SR(0)
    );
\command_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => split_cmd(31),
      Q => Q(49),
      R => SR(0)
    );
\command_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => eof_bit_cdc_from,
      Q => Q(50),
      R => SR(0)
    );
\command_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(6),
      Q => Q(6),
      R => SR(0)
    );
\command_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(7),
      Q => Q(7),
      R => SR(0)
    );
\command_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(8),
      Q => Q(8),
      R => SR(0)
    );
\command_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => cache_info(24),
      Q => Q(51),
      R => SR(0)
    );
\command_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => cache_info(25),
      Q => Q(52),
      R => SR(0)
    );
\command_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => cache_info(26),
      Q => Q(53),
      R => SR(0)
    );
\command_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => cache_info(27),
      Q => Q(54),
      R => SR(0)
    );
\command_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => command_ns,
      D => mm2s_cmd(9),
      Q => Q(9),
      R => SR(0)
    );
command_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_ns(0),
      Q => \^s_axis_mm2s_cmd_tvalid\,
      R => SR(0)
    );
\counter[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => counter_reg(17),
      I2 => counter_reg(16),
      O => \counter[0]_i_10_n_0\
    );
\counter[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => counter_reg(22),
      I1 => vsize_data_int(22),
      O => \counter[0]_i_11_n_0\
    );
\counter[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(20),
      I2 => vsize_data_int(22),
      O => \counter[0]_i_12_n_0\
    );
\counter[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => counter_reg(19),
      I1 => counter_reg(18),
      I2 => vsize_data_int(22),
      O => \counter[0]_i_13_n_0\
    );
\counter[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => counter_reg(17),
      I1 => counter_reg(16),
      I2 => vsize_data_int(22),
      O => \counter[0]_i_14_n_0\
    );
\counter[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => counter_reg(15),
      I1 => counter_reg(14),
      I2 => vsize_data_int(22),
      O => \counter[0]_i_16_n_0\
    );
\counter[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => counter_reg(13),
      I2 => vsize_data_int(12),
      I3 => counter_reg(12),
      O => \counter[0]_i_17_n_0\
    );
\counter[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(11),
      I1 => counter_reg(11),
      I2 => vsize_data_int(10),
      I3 => counter_reg(10),
      O => \counter[0]_i_18_n_0\
    );
\counter[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(9),
      I1 => counter_reg(9),
      I2 => vsize_data_int(8),
      I3 => counter_reg(8),
      O => \counter[0]_i_19_n_0\
    );
\counter[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => ltOp13_in,
      I1 => m_axis_mm2s_sts_tvalid_int,
      I2 => eqOp0_out,
      I3 => reset_lock,
      I4 => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_3_n_0\,
      I5 => m_axi_sg_aresetn,
      O => \counter[0]_i_1__0_n_0\
    );
\counter[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ltOp13_in,
      I1 => m_axis_mm2s_sts_tvalid_int,
      I2 => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_3_n_0\,
      O => counter
    );
\counter[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => counter_reg(15),
      I1 => counter_reg(14),
      I2 => vsize_data_int(22),
      O => \counter[0]_i_20_n_0\
    );
\counter[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(13),
      I1 => vsize_data_int(22),
      I2 => counter_reg(12),
      I3 => vsize_data_int(12),
      O => \counter[0]_i_21_n_0\
    );
\counter[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(11),
      I1 => vsize_data_int(11),
      I2 => counter_reg(10),
      I3 => vsize_data_int(10),
      O => \counter[0]_i_22_n_0\
    );
\counter[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(9),
      I1 => vsize_data_int(9),
      I2 => counter_reg(8),
      I3 => vsize_data_int(8),
      O => \counter[0]_i_23_n_0\
    );
\counter[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(7),
      I1 => counter_reg(7),
      I2 => vsize_data_int(6),
      I3 => counter_reg(6),
      O => \counter[0]_i_24_n_0\
    );
\counter[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(5),
      I1 => counter_reg(5),
      I2 => vsize_data_int(4),
      I3 => counter_reg(4),
      O => \counter[0]_i_25_n_0\
    );
\counter[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(3),
      I1 => counter_reg(3),
      I2 => vsize_data_int(2),
      I3 => counter_reg(2),
      O => \counter[0]_i_26_n_0\
    );
\counter[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(1),
      I1 => counter_reg(1),
      I2 => vsize_data_int(0),
      I3 => counter_reg(0),
      O => \counter[0]_i_27_n_0\
    );
\counter[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(7),
      I1 => vsize_data_int(7),
      I2 => counter_reg(6),
      I3 => vsize_data_int(6),
      O => \counter[0]_i_28_n_0\
    );
\counter[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(5),
      I1 => vsize_data_int(5),
      I2 => counter_reg(4),
      I3 => vsize_data_int(4),
      O => \counter[0]_i_29_n_0\
    );
\counter[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(3),
      I1 => vsize_data_int(3),
      I2 => counter_reg(2),
      I3 => vsize_data_int(2),
      O => \counter[0]_i_30_n_0\
    );
\counter[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(1),
      I1 => vsize_data_int(1),
      I2 => counter_reg(0),
      I3 => vsize_data_int(0),
      O => \counter[0]_i_31_n_0\
    );
\counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_5_n_0\
    );
\counter[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => counter_reg(22),
      O => \counter[0]_i_7_n_0\
    );
\counter[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(20),
      I2 => vsize_data_int(22),
      O => \counter[0]_i_8_n_0\
    );
\counter[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => counter_reg(19),
      I2 => counter_reg(18),
      O => \counter[0]_i_9_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[0]_i_3_n_7\,
      Q => counter_reg(0),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_15_n_0\,
      CO(2) => \counter_reg[0]_i_15_n_1\,
      CO(1) => \counter_reg[0]_i_15_n_2\,
      CO(0) => \counter_reg[0]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_24_n_0\,
      DI(2) => \counter[0]_i_25_n_0\,
      DI(1) => \counter[0]_i_26_n_0\,
      DI(0) => \counter[0]_i_27_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_28_n_0\,
      S(2) => \counter[0]_i_29_n_0\,
      S(1) => \counter[0]_i_30_n_0\,
      S(0) => \counter[0]_i_31_n_0\
    );
\counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_3_n_0\,
      CO(2) => \counter_reg[0]_i_3_n_1\,
      CO(1) => \counter_reg[0]_i_3_n_2\,
      CO(0) => \counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_3_n_4\,
      O(2) => \counter_reg[0]_i_3_n_5\,
      O(1) => \counter_reg[0]_i_3_n_6\,
      O(0) => \counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_5_n_0\
    );
\counter_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_6_n_0\,
      CO(3) => ltOp13_in,
      CO(2) => \counter_reg[0]_i_4_n_1\,
      CO(1) => \counter_reg[0]_i_4_n_2\,
      CO(0) => \counter_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_7_n_0\,
      DI(2) => \counter[0]_i_8_n_0\,
      DI(1) => \counter[0]_i_9_n_0\,
      DI(0) => \counter[0]_i_10_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_11_n_0\,
      S(2) => \counter[0]_i_12_n_0\,
      S(1) => \counter[0]_i_13_n_0\,
      S(0) => \counter[0]_i_14_n_0\
    );
\counter_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_15_n_0\,
      CO(3) => \counter_reg[0]_i_6_n_0\,
      CO(2) => \counter_reg[0]_i_6_n_1\,
      CO(1) => \counter_reg[0]_i_6_n_2\,
      CO(0) => \counter_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \counter[0]_i_16_n_0\,
      DI(2) => \counter[0]_i_17_n_0\,
      DI(1) => \counter[0]_i_18_n_0\,
      DI(0) => \counter[0]_i_19_n_0\,
      O(3 downto 0) => \NLW_counter_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter[0]_i_20_n_0\,
      S(2) => \counter[0]_i_21_n_0\,
      S(1) => \counter[0]_i_22_n_0\,
      S(0) => \counter[0]_i_23_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[8]_i_1_n_5\,
      Q => counter_reg(10),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[8]_i_1_n_4\,
      Q => counter_reg(11),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[12]_i_1_n_7\,
      Q => counter_reg(12),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CO(3) => \counter_reg[12]_i_1_n_0\,
      CO(2) => \counter_reg[12]_i_1_n_1\,
      CO(1) => \counter_reg[12]_i_1_n_2\,
      CO(0) => \counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1_n_4\,
      O(2) => \counter_reg[12]_i_1_n_5\,
      O(1) => \counter_reg[12]_i_1_n_6\,
      O(0) => \counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[12]_i_1_n_6\,
      Q => counter_reg(13),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[12]_i_1_n_5\,
      Q => counter_reg(14),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[12]_i_1_n_4\,
      Q => counter_reg(15),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[16]_i_1_n_7\,
      Q => counter_reg(16),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1_n_0\,
      CO(3) => \counter_reg[16]_i_1_n_0\,
      CO(2) => \counter_reg[16]_i_1_n_1\,
      CO(1) => \counter_reg[16]_i_1_n_2\,
      CO(0) => \counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1_n_4\,
      O(2) => \counter_reg[16]_i_1_n_5\,
      O(1) => \counter_reg[16]_i_1_n_6\,
      O(0) => \counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[16]_i_1_n_6\,
      Q => counter_reg(17),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[16]_i_1_n_5\,
      Q => counter_reg(18),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[16]_i_1_n_4\,
      Q => counter_reg(19),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[0]_i_3_n_6\,
      Q => counter_reg(1),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[20]_i_1_n_7\,
      Q => counter_reg(20),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[20]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[20]_i_1_n_2\,
      CO(0) => \counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_counter_reg[20]_i_1_O_UNCONNECTED\(3),
      O(2) => \counter_reg[20]_i_1_n_5\,
      O(1) => \counter_reg[20]_i_1_n_6\,
      O(0) => \counter_reg[20]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => counter_reg(22 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[20]_i_1_n_6\,
      Q => counter_reg(21),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[20]_i_1_n_5\,
      Q => counter_reg(22),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[0]_i_3_n_5\,
      Q => counter_reg(2),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[0]_i_3_n_4\,
      Q => counter_reg(3),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[4]_i_1_n_7\,
      Q => counter_reg(4),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_3_n_0\,
      CO(3) => \counter_reg[4]_i_1_n_0\,
      CO(2) => \counter_reg[4]_i_1_n_1\,
      CO(1) => \counter_reg[4]_i_1_n_2\,
      CO(0) => \counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1_n_4\,
      O(2) => \counter_reg[4]_i_1_n_5\,
      O(1) => \counter_reg[4]_i_1_n_6\,
      O(0) => \counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[4]_i_1_n_6\,
      Q => counter_reg(5),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[4]_i_1_n_5\,
      Q => counter_reg(6),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[4]_i_1_n_4\,
      Q => counter_reg(7),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[8]_i_1_n_7\,
      Q => counter_reg(8),
      R => \counter[0]_i_1__0_n_0\
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1_n_0\,
      CO(3) => \counter_reg[8]_i_1_n_0\,
      CO(2) => \counter_reg[8]_i_1_n_1\,
      CO(1) => \counter_reg[8]_i_1_n_2\,
      CO(0) => \counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1_n_4\,
      O(2) => \counter_reg[8]_i_1_n_5\,
      O(1) => \counter_reg[8]_i_1_n_6\,
      O(0) => \counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => counter,
      D => \counter_reg[8]_i_1_n_6\,
      Q => counter_reg(9),
      R => \counter[0]_i_1__0_n_0\
    );
eof_bit_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(16),
      Q => eof_bit_cdc_from,
      R => SR(0)
    );
m_axis_mm2s_tlast_INST_0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => m_axis_mm2s_tlast_INST_0_i_2_n_0,
      CO(3) => \^co\(0),
      CO(2) => m_axis_mm2s_tlast_INST_0_i_1_n_1,
      CO(1) => m_axis_mm2s_tlast_INST_0_i_1_n_2,
      CO(0) => m_axis_mm2s_tlast_INST_0_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_m_axis_mm2s_tlast_INST_0_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => m_axis_mm2s_tlast_INST_0_i_3_n_0,
      S(2) => m_axis_mm2s_tlast_INST_0_i_4_n_0,
      S(1) => m_axis_mm2s_tlast_INST_0_i_5_n_0,
      S(0) => m_axis_mm2s_tlast_INST_0_i_6_n_0
    );
m_axis_mm2s_tlast_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_data_int(0),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(0),
      I2 => vsize_data_int(1),
      I3 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(1),
      I4 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(2),
      I5 => vsize_data_int(2),
      O => m_axis_mm2s_tlast_INST_0_i_10_n_0
    );
m_axis_mm2s_tlast_INST_0_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => m_axis_mm2s_tlast_INST_0_i_2_n_0,
      CO(2) => m_axis_mm2s_tlast_INST_0_i_2_n_1,
      CO(1) => m_axis_mm2s_tlast_INST_0_i_2_n_2,
      CO(0) => m_axis_mm2s_tlast_INST_0_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_m_axis_mm2s_tlast_INST_0_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => m_axis_mm2s_tlast_INST_0_i_7_n_0,
      S(2) => m_axis_mm2s_tlast_INST_0_i_8_n_0,
      S(1) => m_axis_mm2s_tlast_INST_0_i_9_n_0,
      S(0) => m_axis_mm2s_tlast_INST_0_i_10_n_0
    );
m_axis_mm2s_tlast_INST_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(21),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(22),
      I2 => vsize_data_int(22),
      O => m_axis_mm2s_tlast_INST_0_i_3_n_0
    );
m_axis_mm2s_tlast_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(18),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(19),
      I2 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(20),
      I3 => vsize_data_int(22),
      O => m_axis_mm2s_tlast_INST_0_i_4_n_0
    );
m_axis_mm2s_tlast_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(15),
      I1 => vsize_data_int(22),
      I2 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(16),
      I3 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(17),
      O => m_axis_mm2s_tlast_INST_0_i_5_n_0
    );
m_axis_mm2s_tlast_INST_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => vsize_data_int(12),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(12),
      I2 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(13),
      I3 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(14),
      I4 => vsize_data_int(22),
      O => m_axis_mm2s_tlast_INST_0_i_6_n_0
    );
m_axis_mm2s_tlast_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_data_int(10),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(10),
      I2 => vsize_data_int(11),
      I3 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(11),
      I4 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(9),
      I5 => vsize_data_int(9),
      O => m_axis_mm2s_tlast_INST_0_i_7_n_0
    );
m_axis_mm2s_tlast_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_data_int(6),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(6),
      I2 => vsize_data_int(7),
      I3 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(7),
      I4 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(8),
      I5 => vsize_data_int(8),
      O => m_axis_mm2s_tlast_INST_0_i_8_n_0
    );
m_axis_mm2s_tlast_INST_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_data_int(4),
      I1 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(4),
      I2 => vsize_data_int(5),
      I3 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(5),
      I4 => \SWALLOW_TLAST_GEN.counter_tlast_reg\(3),
      I5 => vsize_data_int(3),
      O => m_axis_mm2s_tlast_INST_0_i_9_n_0
    );
\mm2s_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(0),
      Q => mm2s_cmd(0),
      R => SR(0)
    );
\mm2s_cmd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(10),
      Q => mm2s_cmd(10),
      R => SR(0)
    );
\mm2s_cmd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(11),
      Q => mm2s_cmd(11),
      R => SR(0)
    );
\mm2s_cmd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(12),
      Q => mm2s_cmd(12),
      R => SR(0)
    );
\mm2s_cmd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(13),
      Q => mm2s_cmd(13),
      R => SR(0)
    );
\mm2s_cmd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(14),
      Q => mm2s_cmd(14),
      R => SR(0)
    );
\mm2s_cmd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(15),
      Q => mm2s_cmd(15),
      R => SR(0)
    );
\mm2s_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(1),
      Q => mm2s_cmd(1),
      R => SR(0)
    );
\mm2s_cmd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => s_axis_mm2s_cmd_tvalid_split,
      Q => mm2s_cmd(23),
      R => SR(0)
    );
\mm2s_cmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(2),
      Q => mm2s_cmd(2),
      R => SR(0)
    );
\mm2s_cmd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(3),
      Q => mm2s_cmd(3),
      R => SR(0)
    );
\mm2s_cmd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(4),
      Q => mm2s_cmd(4),
      R => SR(0)
    );
\mm2s_cmd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(5),
      Q => mm2s_cmd(5),
      R => SR(0)
    );
\mm2s_cmd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(6),
      Q => mm2s_cmd(6),
      R => SR(0)
    );
\mm2s_cmd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(7),
      Q => mm2s_cmd(7),
      R => SR(0)
    );
\mm2s_cmd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(8),
      Q => mm2s_cmd(8),
      R => SR(0)
    );
\mm2s_cmd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(9),
      Q => mm2s_cmd(9),
      R => SR(0)
    );
mm2s_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_mm2s_sts_tvalid\,
      I1 => m_axis_mm2s_sts_tdata(5),
      O => mm2s_decerr_i
    );
mm2s_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_mm2s_sts_tvalid\,
      I1 => m_axis_mm2s_sts_tdata(7),
      O => tvalid_unsplit_reg_0
    );
mm2s_interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_mm2s_sts_tvalid\,
      I1 => m_axis_mm2s_sts_tdata(4),
      O => mm2s_interr_i
    );
mm2s_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_mm2s_sts_tvalid\,
      I1 => m_axis_mm2s_sts_tdata(6),
      O => mm2s_slverr_i
    );
\mm2s_tag[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_mm2s_sts_tvalid\,
      I1 => m_axis_mm2s_sts_tdata(0),
      O => tvalid_unsplit_reg_1
    );
ready_for_next_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFBFAFAAAFAAAF"
    )
        port map (
      I0 => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_3_n_0\,
      I1 => m_axis_mm2s_sts_tvalid_int,
      I2 => ltOp13_in,
      I3 => ready_for_next_cmd_i_2_n_0,
      I4 => cmd_proc_cdc_from,
      I5 => ready_for_next_cmd_reg_n_0,
      O => ready_for_next_cmd_i_1_n_0
    );
ready_for_next_cmd_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => reset_lock,
      I1 => eqOp0_out,
      I2 => m_axis_mm2s_sts_tvalid_int,
      O => ready_for_next_cmd_i_2_n_0
    );
ready_for_next_cmd_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ready_for_next_cmd_i_1_n_0,
      Q => ready_for_next_cmd_reg_n_0,
      R => SR(0)
    );
reset_lock_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0222"
    )
        port map (
      I0 => reset_lock,
      I1 => \SWALLOW_TLAST_GEN.reset_lock_tlast_i_3_n_0\,
      I2 => m_axis_mm2s_sts_tvalid_int,
      I3 => ltOp13_in,
      O => reset_lock_i_1_n_0
    );
reset_lock_reg: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => reset_lock_i_1_n_0,
      Q => reset_lock,
      S => SR(0)
    );
s_axis_cmd_tready_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => split_cmd1,
      Q => \^s_axis_cmd_tready\,
      R => SR(0)
    );
\split_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_33\,
      Q => split_cmd(0),
      R => SR(0)
    );
\split_cmd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_23\,
      Q => split_cmd(10),
      R => SR(0)
    );
\split_cmd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_22\,
      Q => split_cmd(11),
      R => SR(0)
    );
\split_cmd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_21\,
      Q => split_cmd(12),
      R => SR(0)
    );
\split_cmd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_20\,
      Q => split_cmd(13),
      R => SR(0)
    );
\split_cmd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_19\,
      Q => split_cmd(14),
      R => SR(0)
    );
\split_cmd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_18\,
      Q => split_cmd(15),
      R => SR(0)
    );
\split_cmd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_17\,
      Q => split_cmd(16),
      R => SR(0)
    );
\split_cmd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_16\,
      Q => split_cmd(17),
      R => SR(0)
    );
\split_cmd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_15\,
      Q => split_cmd(18),
      R => SR(0)
    );
\split_cmd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_14\,
      Q => split_cmd(19),
      R => SR(0)
    );
\split_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_32\,
      Q => split_cmd(1),
      R => SR(0)
    );
\split_cmd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_13\,
      Q => split_cmd(20),
      R => SR(0)
    );
\split_cmd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_12\,
      Q => split_cmd(21),
      R => SR(0)
    );
\split_cmd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_11\,
      Q => split_cmd(22),
      R => SR(0)
    );
\split_cmd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_10\,
      Q => split_cmd(23),
      R => SR(0)
    );
\split_cmd_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_9\,
      Q => split_cmd(24),
      R => SR(0)
    );
\split_cmd_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_8\,
      Q => split_cmd(25),
      R => SR(0)
    );
\split_cmd_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_7\,
      Q => split_cmd(26),
      R => SR(0)
    );
\split_cmd_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_6\,
      Q => split_cmd(27),
      R => SR(0)
    );
\split_cmd_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_5\,
      Q => split_cmd(28),
      R => SR(0)
    );
\split_cmd_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_4\,
      Q => split_cmd(29),
      R => SR(0)
    );
\split_cmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_31\,
      Q => split_cmd(2),
      R => SR(0)
    );
\split_cmd_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_3\,
      Q => split_cmd(30),
      R => SR(0)
    );
\split_cmd_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_2\,
      Q => split_cmd(31),
      R => SR(0)
    );
\split_cmd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_30\,
      Q => split_cmd(3),
      R => SR(0)
    );
\split_cmd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_29\,
      Q => split_cmd(4),
      R => SR(0)
    );
\split_cmd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_28\,
      Q => split_cmd(5),
      R => SR(0)
    );
\split_cmd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_27\,
      Q => split_cmd(6),
      R => SR(0)
    );
\split_cmd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_26\,
      Q => split_cmd(7),
      R => SR(0)
    );
\split_cmd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_25\,
      Q => split_cmd(8),
      R => SR(0)
    );
\split_cmd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_0\,
      D => \SWALLOW_TLAST_GEN.CDC_CMDTLAST_PROC_n_24\,
      Q => split_cmd(9),
      R => SR(0)
    );
split_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \^s_axis_cmd_tready\,
      I1 => cmd_proc_cdc_from,
      I2 => mm2s_cs(1),
      I3 => mm2s_cs(0),
      O => split_out_ns
    );
split_out_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => split_out_ns,
      Q => split_out,
      R => SR(0)
    );
\status_out_int[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \status_out_int_reg[7]_0\(0),
      I1 => m_axis_mm2s_sts_tdata(0),
      O => p_2_out(0)
    );
\status_out_int[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \status_out_int_reg[7]_0\(1),
      I1 => m_axis_mm2s_sts_tdata(4),
      O => p_2_out(4)
    );
\status_out_int[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \status_out_int_reg[7]_0\(2),
      I1 => m_axis_mm2s_sts_tdata(5),
      O => p_2_out(5)
    );
\status_out_int[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \status_out_int_reg[7]_0\(3),
      I1 => m_axis_mm2s_sts_tdata(6),
      O => p_2_out(6)
    );
\status_out_int[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => \status_out_int_reg[7]_0\(4),
      I1 => eqOp0_out,
      I2 => m_axis_mm2s_sts_tvalid_int,
      I3 => m_axis_mm2s_sts_tdata(7),
      I4 => m_axi_sg_aresetn,
      I5 => \^s_axis_cmd_tready\,
      O => \status_out_int[7]_i_1_n_0\
    );
\status_out_int[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_data_int(4),
      I1 => counter_reg(4),
      I2 => vsize_data_int(5),
      I3 => counter_reg(5),
      I4 => counter_reg(3),
      I5 => vsize_data_int(3),
      O => \status_out_int[7]_i_10_n_0\
    );
\status_out_int[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_data_int(0),
      I1 => counter_reg(0),
      I2 => vsize_data_int(1),
      I3 => counter_reg(1),
      I4 => counter_reg(2),
      I5 => vsize_data_int(2),
      O => \status_out_int[7]_i_11_n_0\
    );
\status_out_int[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(22),
      I2 => vsize_data_int(22),
      O => \status_out_int[7]_i_4_n_0\
    );
\status_out_int[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => counter_reg(18),
      I1 => counter_reg(19),
      I2 => counter_reg(20),
      I3 => vsize_data_int(22),
      O => \status_out_int[7]_i_5_n_0\
    );
\status_out_int[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => counter_reg(15),
      I1 => vsize_data_int(22),
      I2 => counter_reg(16),
      I3 => counter_reg(17),
      O => \status_out_int[7]_i_6_n_0\
    );
\status_out_int[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => vsize_data_int(12),
      I1 => counter_reg(12),
      I2 => counter_reg(13),
      I3 => counter_reg(14),
      I4 => vsize_data_int(22),
      O => \status_out_int[7]_i_7_n_0\
    );
\status_out_int[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_data_int(10),
      I1 => counter_reg(10),
      I2 => vsize_data_int(11),
      I3 => counter_reg(11),
      I4 => counter_reg(9),
      I5 => vsize_data_int(9),
      O => \status_out_int[7]_i_8_n_0\
    );
\status_out_int[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => vsize_data_int(6),
      I1 => counter_reg(6),
      I2 => vsize_data_int(7),
      I3 => counter_reg(7),
      I4 => counter_reg(8),
      I5 => vsize_data_int(8),
      O => \status_out_int[7]_i_9_n_0\
    );
\status_out_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => m_axis_mm2s_sts_tvalid_int,
      D => p_2_out(0),
      Q => m_axis_mm2s_sts_tdata(0),
      R => \status_out_int_reg[6]_0\(0)
    );
\status_out_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => m_axis_mm2s_sts_tvalid_int,
      D => p_2_out(4),
      Q => m_axis_mm2s_sts_tdata(4),
      R => \status_out_int_reg[6]_0\(0)
    );
\status_out_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => m_axis_mm2s_sts_tvalid_int,
      D => p_2_out(5),
      Q => m_axis_mm2s_sts_tdata(5),
      R => \status_out_int_reg[6]_0\(0)
    );
\status_out_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => m_axis_mm2s_sts_tvalid_int,
      D => p_2_out(6),
      Q => m_axis_mm2s_sts_tdata(6),
      R => \status_out_int_reg[6]_0\(0)
    );
\status_out_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \status_out_int[7]_i_1_n_0\,
      Q => m_axis_mm2s_sts_tdata(7),
      R => '0'
    );
\status_out_int_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \status_out_int_reg[7]_i_3_n_0\,
      CO(3) => eqOp0_out,
      CO(2) => \status_out_int_reg[7]_i_2_n_1\,
      CO(1) => \status_out_int_reg[7]_i_2_n_2\,
      CO(0) => \status_out_int_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_status_out_int_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \status_out_int[7]_i_4_n_0\,
      S(2) => \status_out_int[7]_i_5_n_0\,
      S(1) => \status_out_int[7]_i_6_n_0\,
      S(0) => \status_out_int[7]_i_7_n_0\
    );
\status_out_int_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \status_out_int_reg[7]_i_3_n_0\,
      CO(2) => \status_out_int_reg[7]_i_3_n_1\,
      CO(1) => \status_out_int_reg[7]_i_3_n_2\,
      CO(0) => \status_out_int_reg[7]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_status_out_int_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \status_out_int[7]_i_8_n_0\,
      S(2) => \status_out_int[7]_i_9_n_0\,
      S(1) => \status_out_int[7]_i_10_n_0\,
      S(0) => \status_out_int[7]_i_11_n_0\
    );
\stride_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(49),
      Q => stride_data(0),
      R => SR(0)
    );
\stride_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(59),
      Q => stride_data(10),
      R => SR(0)
    );
\stride_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(60),
      Q => stride_data(11),
      R => SR(0)
    );
\stride_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(61),
      Q => stride_data(12),
      R => SR(0)
    );
\stride_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(62),
      Q => stride_data(13),
      R => SR(0)
    );
\stride_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(63),
      Q => stride_data(14),
      R => SR(0)
    );
\stride_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(64),
      Q => stride_data(15),
      R => SR(0)
    );
\stride_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(50),
      Q => stride_data(1),
      R => SR(0)
    );
\stride_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(51),
      Q => stride_data(2),
      R => SR(0)
    );
\stride_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(52),
      Q => stride_data(3),
      R => SR(0)
    );
\stride_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(53),
      Q => stride_data(4),
      R => SR(0)
    );
\stride_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(54),
      Q => stride_data(5),
      R => SR(0)
    );
\stride_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(55),
      Q => stride_data(6),
      R => SR(0)
    );
\stride_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(56),
      Q => stride_data(7),
      R => SR(0)
    );
\stride_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(57),
      Q => stride_data(8),
      R => SR(0)
    );
\stride_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => \cache_info_reg[31]_0\(58),
      Q => stride_data(9),
      R => SR(0)
    );
tvalid_unsplit_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
        port map (
      I0 => m_axis_mm2s_sts_tvalid_int,
      I1 => eqOp0_out,
      I2 => \out\,
      I3 => \vsize_reg[22]_0\,
      I4 => \^s_axis_cmd_tready\,
      O => tvalid_unsplit_i_1_n_0
    );
tvalid_unsplit_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => tvalid_unsplit_i_1_n_0,
      Q => \^m_axis_mm2s_sts_tvalid\,
      R => '0'
    );
\vsize[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => vsize_reg(17),
      I2 => vsize_reg(16),
      O => \vsize[0]_i_10_n_0\
    );
\vsize[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => vsize_reg(22),
      I1 => vsize_data_int(22),
      O => \vsize[0]_i_11_n_0\
    );
\vsize[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => vsize_reg(21),
      I1 => vsize_reg(20),
      I2 => vsize_data_int(22),
      O => \vsize[0]_i_12_n_0\
    );
\vsize[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => vsize_reg(19),
      I1 => vsize_reg(18),
      I2 => vsize_data_int(22),
      O => \vsize[0]_i_13_n_0\
    );
\vsize[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => vsize_reg(17),
      I1 => vsize_reg(16),
      I2 => vsize_data_int(22),
      O => \vsize[0]_i_14_n_0\
    );
\vsize[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => vsize_reg(15),
      I1 => vsize_reg(14),
      I2 => vsize_data_int(22),
      O => \vsize[0]_i_16_n_0\
    );
\vsize[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => vsize_reg(13),
      I2 => vsize_data_int(12),
      I3 => vsize_reg(12),
      O => \vsize[0]_i_17_n_0\
    );
\vsize[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(11),
      I1 => vsize_reg(11),
      I2 => vsize_data_int(10),
      I3 => vsize_reg(10),
      O => \vsize[0]_i_18_n_0\
    );
\vsize[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(9),
      I1 => vsize_reg(9),
      I2 => vsize_data_int(8),
      I3 => vsize_reg(8),
      O => \vsize[0]_i_19_n_0\
    );
\vsize[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F007F007FFFFF"
    )
        port map (
      I0 => \^s_axis_mm2s_cmd_tvalid\,
      I1 => ltOp15_in,
      I2 => s_axis_mm2s_cmd_tready,
      I3 => cmd_proc_cdc_from,
      I4 => \vsize_reg[22]_0\,
      I5 => \out\,
      O => \vsize[0]_i_1__0_n_0\
    );
\vsize[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s_axis_mm2s_cmd_tvalid\,
      I1 => ltOp15_in,
      I2 => s_axis_mm2s_cmd_tready,
      O => vsize0
    );
\vsize[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => vsize_reg(15),
      I1 => vsize_reg(14),
      I2 => vsize_data_int(22),
      O => \vsize[0]_i_20_n_0\
    );
\vsize[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_reg(13),
      I1 => vsize_data_int(22),
      I2 => vsize_reg(12),
      I3 => vsize_data_int(12),
      O => \vsize[0]_i_21_n_0\
    );
\vsize[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_reg(11),
      I1 => vsize_data_int(11),
      I2 => vsize_reg(10),
      I3 => vsize_data_int(10),
      O => \vsize[0]_i_22_n_0\
    );
\vsize[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_reg(9),
      I1 => vsize_data_int(9),
      I2 => vsize_reg(8),
      I3 => vsize_data_int(8),
      O => \vsize[0]_i_23_n_0\
    );
\vsize[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(7),
      I1 => vsize_reg(7),
      I2 => vsize_data_int(6),
      I3 => vsize_reg(6),
      O => \vsize[0]_i_24_n_0\
    );
\vsize[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(5),
      I1 => vsize_reg(5),
      I2 => vsize_data_int(4),
      I3 => vsize_reg(4),
      O => \vsize[0]_i_25_n_0\
    );
\vsize[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(3),
      I1 => vsize_reg(3),
      I2 => vsize_data_int(2),
      I3 => vsize_reg(2),
      O => \vsize[0]_i_26_n_0\
    );
\vsize[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => vsize_data_int(1),
      I1 => vsize_reg(1),
      I2 => vsize_data_int(0),
      I3 => vsize_reg(0),
      O => \vsize[0]_i_27_n_0\
    );
\vsize[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_reg(7),
      I1 => vsize_data_int(7),
      I2 => vsize_reg(6),
      I3 => vsize_data_int(6),
      O => \vsize[0]_i_28_n_0\
    );
\vsize[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_reg(5),
      I1 => vsize_data_int(5),
      I2 => vsize_reg(4),
      I3 => vsize_data_int(4),
      O => \vsize[0]_i_29_n_0\
    );
\vsize[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_reg(3),
      I1 => vsize_data_int(3),
      I2 => vsize_reg(2),
      I3 => vsize_data_int(2),
      O => \vsize[0]_i_30_n_0\
    );
\vsize[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vsize_reg(1),
      I1 => vsize_data_int(1),
      I2 => vsize_reg(0),
      I3 => vsize_data_int(0),
      O => \vsize[0]_i_31_n_0\
    );
\vsize[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_reg(0),
      O => \vsize[0]_i_5_n_0\
    );
\vsize[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => vsize_reg(22),
      O => \vsize[0]_i_7_n_0\
    );
\vsize[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => vsize_reg(21),
      I1 => vsize_reg(20),
      I2 => vsize_data_int(22),
      O => \vsize[0]_i_8_n_0\
    );
\vsize[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => vsize_data_int(22),
      I1 => vsize_reg(19),
      I2 => vsize_reg(18),
      O => \vsize[0]_i_9_n_0\
    );
\vsize_data_int[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(65),
      O => minusOp(0)
    );
\vsize_data_int[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(77),
      O => \vsize_data_int[12]_i_2_n_0\
    );
\vsize_data_int[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(76),
      O => \vsize_data_int[12]_i_3_n_0\
    );
\vsize_data_int[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(75),
      O => \vsize_data_int[12]_i_4_n_0\
    );
\vsize_data_int[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(74),
      O => \vsize_data_int[12]_i_5_n_0\
    );
\vsize_data_int[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(69),
      O => \vsize_data_int[4]_i_2_n_0\
    );
\vsize_data_int[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(68),
      O => \vsize_data_int[4]_i_3_n_0\
    );
\vsize_data_int[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(67),
      O => \vsize_data_int[4]_i_4_n_0\
    );
\vsize_data_int[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(66),
      O => \vsize_data_int[4]_i_5_n_0\
    );
\vsize_data_int[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(73),
      O => \vsize_data_int[8]_i_2_n_0\
    );
\vsize_data_int[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(72),
      O => \vsize_data_int[8]_i_3_n_0\
    );
\vsize_data_int[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(71),
      O => \vsize_data_int[8]_i_4_n_0\
    );
\vsize_data_int[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cache_info_reg[31]_0\(70),
      O => \vsize_data_int[8]_i_5_n_0\
    );
\vsize_data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => minusOp(0),
      Q => vsize_data_int(0),
      R => SR(0)
    );
\vsize_data_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => minusOp(10),
      Q => vsize_data_int(10),
      R => SR(0)
    );
\vsize_data_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => minusOp(11),
      Q => vsize_data_int(11),
      R => SR(0)
    );
\vsize_data_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => minusOp(12),
      Q => vsize_data_int(12),
      R => SR(0)
    );
\vsize_data_int_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_data_int_reg[8]_i_1_n_0\,
      CO(3) => \vsize_data_int_reg[12]_i_1_n_0\,
      CO(2) => \vsize_data_int_reg[12]_i_1_n_1\,
      CO(1) => \vsize_data_int_reg[12]_i_1_n_2\,
      CO(0) => \vsize_data_int_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \cache_info_reg[31]_0\(77 downto 74),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \vsize_data_int[12]_i_2_n_0\,
      S(2) => \vsize_data_int[12]_i_3_n_0\,
      S(1) => \vsize_data_int[12]_i_4_n_0\,
      S(0) => \vsize_data_int[12]_i_5_n_0\
    );
\vsize_data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => minusOp(1),
      Q => vsize_data_int(1),
      R => SR(0)
    );
\vsize_data_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => minusOp(22),
      Q => vsize_data_int(22),
      R => SR(0)
    );
\vsize_data_int_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_data_int_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_vsize_data_int_reg[22]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_vsize_data_int_reg[22]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => minusOp(22),
      S(3 downto 0) => B"0001"
    );
\vsize_data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => minusOp(2),
      Q => vsize_data_int(2),
      R => SR(0)
    );
\vsize_data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => minusOp(3),
      Q => vsize_data_int(3),
      R => SR(0)
    );
\vsize_data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => minusOp(4),
      Q => vsize_data_int(4),
      R => SR(0)
    );
\vsize_data_int_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vsize_data_int_reg[4]_i_1_n_0\,
      CO(2) => \vsize_data_int_reg[4]_i_1_n_1\,
      CO(1) => \vsize_data_int_reg[4]_i_1_n_2\,
      CO(0) => \vsize_data_int_reg[4]_i_1_n_3\,
      CYINIT => \cache_info_reg[31]_0\(65),
      DI(3 downto 0) => \cache_info_reg[31]_0\(69 downto 66),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \vsize_data_int[4]_i_2_n_0\,
      S(2) => \vsize_data_int[4]_i_3_n_0\,
      S(1) => \vsize_data_int[4]_i_4_n_0\,
      S(0) => \vsize_data_int[4]_i_5_n_0\
    );
\vsize_data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => minusOp(5),
      Q => vsize_data_int(5),
      R => SR(0)
    );
\vsize_data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => minusOp(6),
      Q => vsize_data_int(6),
      R => SR(0)
    );
\vsize_data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => minusOp(7),
      Q => vsize_data_int(7),
      R => SR(0)
    );
\vsize_data_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => minusOp(8),
      Q => vsize_data_int(8),
      R => SR(0)
    );
\vsize_data_int_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_data_int_reg[4]_i_1_n_0\,
      CO(3) => \vsize_data_int_reg[8]_i_1_n_0\,
      CO(2) => \vsize_data_int_reg[8]_i_1_n_1\,
      CO(1) => \vsize_data_int_reg[8]_i_1_n_2\,
      CO(0) => \vsize_data_int_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \cache_info_reg[31]_0\(73 downto 70),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \vsize_data_int[8]_i_2_n_0\,
      S(2) => \vsize_data_int[8]_i_3_n_0\,
      S(1) => \vsize_data_int[8]_i_4_n_0\,
      S(0) => \vsize_data_int[8]_i_5_n_0\
    );
\vsize_data_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => split_cmd1,
      D => minusOp(9),
      Q => vsize_data_int(9),
      R => SR(0)
    );
\vsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[0]_i_3_n_7\,
      Q => vsize_reg(0),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vsize_reg[0]_i_15_n_0\,
      CO(2) => \vsize_reg[0]_i_15_n_1\,
      CO(1) => \vsize_reg[0]_i_15_n_2\,
      CO(0) => \vsize_reg[0]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \vsize[0]_i_24_n_0\,
      DI(2) => \vsize[0]_i_25_n_0\,
      DI(1) => \vsize[0]_i_26_n_0\,
      DI(0) => \vsize[0]_i_27_n_0\,
      O(3 downto 0) => \NLW_vsize_reg[0]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \vsize[0]_i_28_n_0\,
      S(2) => \vsize[0]_i_29_n_0\,
      S(1) => \vsize[0]_i_30_n_0\,
      S(0) => \vsize[0]_i_31_n_0\
    );
\vsize_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vsize_reg[0]_i_3_n_0\,
      CO(2) => \vsize_reg[0]_i_3_n_1\,
      CO(1) => \vsize_reg[0]_i_3_n_2\,
      CO(0) => \vsize_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \vsize_reg[0]_i_3_n_4\,
      O(2) => \vsize_reg[0]_i_3_n_5\,
      O(1) => \vsize_reg[0]_i_3_n_6\,
      O(0) => \vsize_reg[0]_i_3_n_7\,
      S(3 downto 1) => vsize_reg(3 downto 1),
      S(0) => \vsize[0]_i_5_n_0\
    );
\vsize_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_reg[0]_i_6_n_0\,
      CO(3) => ltOp15_in,
      CO(2) => \vsize_reg[0]_i_4_n_1\,
      CO(1) => \vsize_reg[0]_i_4_n_2\,
      CO(0) => \vsize_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \vsize[0]_i_7_n_0\,
      DI(2) => \vsize[0]_i_8_n_0\,
      DI(1) => \vsize[0]_i_9_n_0\,
      DI(0) => \vsize[0]_i_10_n_0\,
      O(3 downto 0) => \NLW_vsize_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \vsize[0]_i_11_n_0\,
      S(2) => \vsize[0]_i_12_n_0\,
      S(1) => \vsize[0]_i_13_n_0\,
      S(0) => \vsize[0]_i_14_n_0\
    );
\vsize_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_reg[0]_i_15_n_0\,
      CO(3) => \vsize_reg[0]_i_6_n_0\,
      CO(2) => \vsize_reg[0]_i_6_n_1\,
      CO(1) => \vsize_reg[0]_i_6_n_2\,
      CO(0) => \vsize_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \vsize[0]_i_16_n_0\,
      DI(2) => \vsize[0]_i_17_n_0\,
      DI(1) => \vsize[0]_i_18_n_0\,
      DI(0) => \vsize[0]_i_19_n_0\,
      O(3 downto 0) => \NLW_vsize_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \vsize[0]_i_20_n_0\,
      S(2) => \vsize[0]_i_21_n_0\,
      S(1) => \vsize[0]_i_22_n_0\,
      S(0) => \vsize[0]_i_23_n_0\
    );
\vsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[8]_i_1_n_5\,
      Q => vsize_reg(10),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[8]_i_1_n_4\,
      Q => vsize_reg(11),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[12]_i_1_n_7\,
      Q => vsize_reg(12),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_reg[8]_i_1_n_0\,
      CO(3) => \vsize_reg[12]_i_1_n_0\,
      CO(2) => \vsize_reg[12]_i_1_n_1\,
      CO(1) => \vsize_reg[12]_i_1_n_2\,
      CO(0) => \vsize_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vsize_reg[12]_i_1_n_4\,
      O(2) => \vsize_reg[12]_i_1_n_5\,
      O(1) => \vsize_reg[12]_i_1_n_6\,
      O(0) => \vsize_reg[12]_i_1_n_7\,
      S(3 downto 0) => vsize_reg(15 downto 12)
    );
\vsize_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[12]_i_1_n_6\,
      Q => vsize_reg(13),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[12]_i_1_n_5\,
      Q => vsize_reg(14),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[12]_i_1_n_4\,
      Q => vsize_reg(15),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[16]_i_1_n_7\,
      Q => vsize_reg(16),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_reg[12]_i_1_n_0\,
      CO(3) => \vsize_reg[16]_i_1_n_0\,
      CO(2) => \vsize_reg[16]_i_1_n_1\,
      CO(1) => \vsize_reg[16]_i_1_n_2\,
      CO(0) => \vsize_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vsize_reg[16]_i_1_n_4\,
      O(2) => \vsize_reg[16]_i_1_n_5\,
      O(1) => \vsize_reg[16]_i_1_n_6\,
      O(0) => \vsize_reg[16]_i_1_n_7\,
      S(3 downto 0) => vsize_reg(19 downto 16)
    );
\vsize_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[16]_i_1_n_6\,
      Q => vsize_reg(17),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[16]_i_1_n_5\,
      Q => vsize_reg(18),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[16]_i_1_n_4\,
      Q => vsize_reg(19),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[0]_i_3_n_6\,
      Q => vsize_reg(1),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[20]_i_1_n_7\,
      Q => vsize_reg(20),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_reg[16]_i_1_n_0\,
      CO(3 downto 2) => \NLW_vsize_reg[20]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \vsize_reg[20]_i_1_n_2\,
      CO(0) => \vsize_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_vsize_reg[20]_i_1_O_UNCONNECTED\(3),
      O(2) => \vsize_reg[20]_i_1_n_5\,
      O(1) => \vsize_reg[20]_i_1_n_6\,
      O(0) => \vsize_reg[20]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => vsize_reg(22 downto 20)
    );
\vsize_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[20]_i_1_n_6\,
      Q => vsize_reg(21),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[20]_i_1_n_5\,
      Q => vsize_reg(22),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[0]_i_3_n_5\,
      Q => vsize_reg(2),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[0]_i_3_n_4\,
      Q => vsize_reg(3),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[4]_i_1_n_7\,
      Q => vsize_reg(4),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_reg[0]_i_3_n_0\,
      CO(3) => \vsize_reg[4]_i_1_n_0\,
      CO(2) => \vsize_reg[4]_i_1_n_1\,
      CO(1) => \vsize_reg[4]_i_1_n_2\,
      CO(0) => \vsize_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vsize_reg[4]_i_1_n_4\,
      O(2) => \vsize_reg[4]_i_1_n_5\,
      O(1) => \vsize_reg[4]_i_1_n_6\,
      O(0) => \vsize_reg[4]_i_1_n_7\,
      S(3 downto 0) => vsize_reg(7 downto 4)
    );
\vsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[4]_i_1_n_6\,
      Q => vsize_reg(5),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[4]_i_1_n_5\,
      Q => vsize_reg(6),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[4]_i_1_n_4\,
      Q => vsize_reg(7),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[8]_i_1_n_7\,
      Q => vsize_reg(8),
      R => \vsize[0]_i_1__0_n_0\
    );
\vsize_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vsize_reg[4]_i_1_n_0\,
      CO(3) => \vsize_reg[8]_i_1_n_0\,
      CO(2) => \vsize_reg[8]_i_1_n_1\,
      CO(1) => \vsize_reg[8]_i_1_n_2\,
      CO(0) => \vsize_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vsize_reg[8]_i_1_n_4\,
      O(2) => \vsize_reg[8]_i_1_n_5\,
      O(1) => \vsize_reg[8]_i_1_n_6\,
      O(0) => \vsize_reg[8]_i_1_n_7\,
      S(3 downto 0) => vsize_reg(11 downto 8)
    );
\vsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => vsize0,
      D => \vsize_reg[8]_i_1_n_6\,
      Q => vsize_reg(9),
      R => \vsize[0]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_lite_if is
  port (
    s_axi_lite_arready : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[102]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0\ : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 29 downto 0 );
    irqthresh_wren0 : out STD_LOGIC;
    irqdelay_wren0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_1\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[54]_0\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[78]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\ : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1\ : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2]_0\ : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3]_0\ : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_ASYNC_WRITE.rdy_to2\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    \GEN_ASYNC_READ.rvalid_reg_0\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    \GEN_ASYNC_WRITE.bvalid_i_reg_0\ : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]_0\ : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    \dmacr_i_reg[16]\ : in STD_LOGIC;
    \dmacr_i_reg[16]_0\ : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\ : in STD_LOGIC;
    \dmacr_i_reg[2]_1\ : in STD_LOGIC;
    \dmacr_i_reg[2]_2\ : in STD_LOGIC;
    mm2s_soft_reset_done : in STD_LOGIC;
    s2mm_soft_reset_done : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dest0 : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mm2s_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    s2mm_dly_irq_set : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    m_axi_sg_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_2\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_3\ : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1\ : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_lite_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_lite_if is
  signal \GEN_ASYNC_READ.araddr_d3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_ASYNC_READ.arready_d1\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d10\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d11\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d12\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d2\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d3\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d4\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d5\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d6\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d7\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d8\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.arready_d9\ : STD_LOGIC;
  signal \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\ : STD_LOGIC;
  signal \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\ : STD_LOGIC;
  signal \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\ : STD_LOGIC;
  signal \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.ip_arvalid_d2\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.ip_arvalid_d3\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.ip_arvalid_re\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of \GEN_ASYNC_READ.lite_rdata_cdc_from\ : signal is "true";
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_d2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_ASYNC_READ.read_in_progress_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_async_read.s_axi_lite_rvalid_i_reg_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG2_WREADY_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_10\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_11\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_12\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_13\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_14\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_15\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_16\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_17\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_18\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_19\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_20\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_21\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_22\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_23\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_9\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.awvalid_cdc_from\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.awvalid_to\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.awvalid_to2\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_async_write.axi2ip_wrce_reg[16]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_ASYNC_WRITE.ip_addr_cap\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.ip_addr_cap0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.ip_data_cap\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_back\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_back_to\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_cdc_from\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_to2_cdc_from\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \GEN_ASYNC_WRITE.rdy_to2_cdc_from\ : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GEN_ASYNC_WRITE.rdy_to2_cdc_from\ : signal is "no";
  signal \GEN_ASYNC_WRITE.rdy_to2_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.wvalid_cdc_from\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.wvalid_to\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.wvalid_to2\ : STD_LOGIC;
  signal \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_6_n_0\ : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal arvalid_d1 : STD_LOGIC;
  signal arvalid_d1_i_1_n_0 : STD_LOGIC;
  signal arvalid_re : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_d1 : STD_LOGIC;
  signal axi2ip_rdaddr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi2ip_wrce : STD_LOGIC_VECTOR ( 142 downto 30 );
  signal ip2axi_rddata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rdy : STD_LOGIC;
  signal read_in_progress : STD_LOGIC;
  signal rvalid : STD_LOGIC;
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  signal wvalid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_3\ : label is "soft_lutpair253";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.read_in_progress_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.rdy_cdc_from_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.rdy_i_1\ : label is "soft_lutpair255";
  attribute KEEP of \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\ : label is "no";
  attribute SOFT_HLUTNM of arvalid_d1_i_1 : label is "soft_lutpair252";
begin
  \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2]_0\ <= \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\;
  \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3]_0\ <= \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\;
  \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\ <= \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\;
  \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1\ <= \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\;
  \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0\ <= \^gen_async_read.s_axi_lite_rvalid_i_reg_0\;
  \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_0\(8 downto 0) <= \^gen_async_write.axi2ip_wrce_reg[16]_0\(8 downto 0);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3\
     port map (
      E(0) => \GEN_ASYNC_READ.ip_arvalid_re\,
      \GEN_ASYNC_READ.ip_arvalid_d3\ => \GEN_ASYNC_READ.ip_arvalid_d3\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axi_lite_arready => \^s_axi_lite_arready\,
      scndry_out => \GEN_ASYNC_READ.ip_arvalid_d2\
    );
\GEN_ASYNC_READ.REG_DATA2LITE_CLOCK\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized4\
     port map (
      prmry_vect_in(31 downto 0) => \GEN_ASYNC_READ.lite_rdata_cdc_from\(31 downto 0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_vect_out(31 downto 0) => \GEN_ASYNC_READ.lite_rdata_d2\(31 downto 0)
    );
\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2\
     port map (
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      scndry_vect_out(9 downto 0) => \GEN_ASYNC_READ.araddr_d3\(9 downto 0)
    );
\GEN_ASYNC_READ.arready_d10_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d9\,
      Q => \GEN_ASYNC_READ.arready_d10\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d11_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d10\,
      Q => \GEN_ASYNC_READ.arready_d11\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d12_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d11\,
      Q => \GEN_ASYNC_READ.arready_d12\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^s_axi_lite_arready\,
      Q => \GEN_ASYNC_READ.arready_d1\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d1\,
      Q => \GEN_ASYNC_READ.arready_d2\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d2\,
      Q => \GEN_ASYNC_READ.arready_d3\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d3\,
      Q => \GEN_ASYNC_READ.arready_d4\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d4\,
      Q => \GEN_ASYNC_READ.arready_d5\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d5\,
      Q => \GEN_ASYNC_READ.arready_d6\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d6\,
      Q => \GEN_ASYNC_READ.arready_d7\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d8_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d7\,
      Q => \GEN_ASYNC_READ.arready_d8\,
      R => p_0_in
    );
\GEN_ASYNC_READ.arready_d9_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.arready_d8\,
      Q => \GEN_ASYNC_READ.arready_d9\,
      R => p_0_in
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.ip_arvalid_re\,
      D => \GEN_ASYNC_READ.araddr_d3\(0),
      Q => axi2ip_rdaddr(0),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.ip_arvalid_re\,
      D => \GEN_ASYNC_READ.araddr_d3\(1),
      Q => axi2ip_rdaddr(1),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.ip_arvalid_re\,
      D => \GEN_ASYNC_READ.araddr_d3\(2),
      Q => axi2ip_rdaddr(2),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.ip_arvalid_re\,
      D => \GEN_ASYNC_READ.araddr_d3\(3),
      Q => axi2ip_rdaddr(3),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.ip_arvalid_re\,
      D => \GEN_ASYNC_READ.araddr_d3\(4),
      Q => axi2ip_rdaddr(4),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.ip_arvalid_re\,
      D => \GEN_ASYNC_READ.araddr_d3\(5),
      Q => axi2ip_rdaddr(5),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.ip_arvalid_re\,
      D => \GEN_ASYNC_READ.araddr_d3\(6),
      Q => axi2ip_rdaddr(6),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.ip_arvalid_re\,
      D => \GEN_ASYNC_READ.araddr_d3\(7),
      Q => axi2ip_rdaddr(7),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.ip_arvalid_re\,
      D => \GEN_ASYNC_READ.araddr_d3\(8),
      Q => axi2ip_rdaddr(8),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_ASYNC_READ.ip_arvalid_re\,
      D => \GEN_ASYNC_READ.araddr_d3\(9),
      Q => axi2ip_rdaddr(9),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.ip_arvalid_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.ip_arvalid_d2\,
      Q => \GEN_ASYNC_READ.ip_arvalid_d3\,
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0\,
      I1 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => ip2axi_rddata(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_2\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\,
      I4 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I5 => m_axi_sg_arcache(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(4),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      O => ip2axi_rddata(10)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(4),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1\,
      I4 => Q(4),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I2 => Q(5),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(5),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      O => ip2axi_rddata(11)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(6),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(6),
      O => ip2axi_rddata(12)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(2),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(5),
      I4 => ioc_irq_reg_0,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1\(0),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_2\(0),
      I4 => ioc_irq_reg,
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(7),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(7),
      O => ip2axi_rddata(13)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(3),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(6),
      I4 => dly_irq_reg_0,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1\(1),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_2\(1),
      I4 => dly_irq_reg,
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(8),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(8),
      O => ip2axi_rddata(14)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(4),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(7),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0\,
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1\(2),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_2\(2),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_3\,
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(9),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(8),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0\,
      O => ip2axi_rddata(15)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => axi2ip_rdaddr(5),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0\,
      I2 => axi2ip_rdaddr(2),
      I3 => axi2ip_rdaddr(4),
      O => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(9),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(5),
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0\,
      I1 => axi2ip_rdaddr(3),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(10),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(10),
      O => ip2axi_rddata(16)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(6),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(9),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(0),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(0),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(0),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(0),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(11),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(11),
      O => ip2axi_rddata(17)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(7),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(10),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(1),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(1),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(1),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(12),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(12),
      O => ip2axi_rddata(18)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(8),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(11),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(2),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(2),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(2),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(2),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(13),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(13),
      O => ip2axi_rddata(19)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(9),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(12),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(3),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(3),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(3),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0\,
      I1 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I2 => m_axi_sg_arcache(1),
      O => ip2axi_rddata(1)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00000C0F00000F0"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0\,
      I3 => axi2ip_rdaddr(5),
      I4 => axi2ip_rdaddr(4),
      I5 => axi2ip_rdaddr(2),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(14),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(14),
      O => ip2axi_rddata(20)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(10),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(13),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(4),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(4),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(4),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(4),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(15),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(15),
      O => ip2axi_rddata(21)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(11),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(14),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(5),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(5),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(5),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(5),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(16),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(16),
      O => ip2axi_rddata(22)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(12),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(15),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(6),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(6),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(6),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(17),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(17),
      O => ip2axi_rddata(23)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(13),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(16),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(7),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(7),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(7),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(7),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(18),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(18),
      O => ip2axi_rddata(24)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(14),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(17),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3\(0),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(8),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(8),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_4\(0),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(19),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(19),
      O => ip2axi_rddata(25)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(15),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(18),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3\(1),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(9),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(9),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_4\(1),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(20),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(20),
      O => ip2axi_rddata(26)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(16),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(19),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3\(2),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(10),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(10),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_4\(2),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(21),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(21),
      O => ip2axi_rddata(27)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(17),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(20),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3\(3),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(11),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(11),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_4\(3),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(22),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(22),
      O => ip2axi_rddata(28)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(18),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(21),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3\(4),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(12),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(12),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_4\(4),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(23),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(23),
      O => ip2axi_rddata(29)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(19),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(22),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3\(5),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(13),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(13),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_4\(5),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => \dmacr_i_reg[2]_1\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => \dmacr_i_reg[2]_2\,
      I4 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I5 => m_axi_sg_arcache(2),
      O => ip2axi_rddata(2)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => axi2ip_rdaddr(2),
      I1 => axi2ip_rdaddr(4),
      I2 => axi2ip_rdaddr(5),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => axi2ip_rdaddr(2),
      I1 => axi2ip_rdaddr(4),
      I2 => axi2ip_rdaddr(5),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(24),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(24),
      O => ip2axi_rddata(30)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(20),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(23),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3\(6),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(14),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(14),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_4\(6),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(25),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => Q(25),
      O => ip2axi_rddata(31)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(21),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(24),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3\(7),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0\,
      I1 => axi2ip_rdaddr(5),
      I2 => axi2ip_rdaddr(4),
      I3 => axi2ip_rdaddr(2),
      I4 => axi2ip_rdaddr(3),
      I5 => axi2ip_rdaddr(6),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0\,
      I1 => s2mm_dmacr(15),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0\,
      I3 => mm2s_dmacr(15),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_4\(7),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => axi2ip_rdaddr(2),
      I1 => axi2ip_rdaddr(4),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(3),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => axi2ip_rdaddr(3),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0\,
      I2 => axi2ip_rdaddr(2),
      I3 => axi2ip_rdaddr(4),
      I4 => axi2ip_rdaddr(5),
      O => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => axi2ip_rdaddr(0),
      I1 => axi2ip_rdaddr(1),
      I2 => axi2ip_rdaddr(7),
      I3 => axi2ip_rdaddr(8),
      I4 => axi2ip_rdaddr(9),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => axi2ip_rdaddr(9),
      I1 => axi2ip_rdaddr(8),
      I2 => axi2ip_rdaddr(7),
      I3 => axi2ip_rdaddr(1),
      I4 => axi2ip_rdaddr(0),
      I5 => axi2ip_rdaddr(6),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I3 => m_axi_sg_arcache(3),
      O => ip2axi_rddata(3)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi2ip_rdaddr(5),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0\,
      I2 => axi2ip_rdaddr(3),
      I3 => axi2ip_rdaddr(4),
      I4 => axi2ip_rdaddr(2),
      O => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1\,
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => ip2axi_rddata(4)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1\,
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      O => ip2axi_rddata(5)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => axi2ip_rdaddr(2),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0\,
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(4),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi2ip_rdaddr(2),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0\,
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(4),
      O => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0\,
      O => ip2axi_rddata(6)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I3 => Q(0),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(0),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[2]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1\,
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(0),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(0),
      I5 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(1),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(1),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2_n_0\,
      O => ip2axi_rddata(7)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(1),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(1),
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[3]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(2),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      O => ip2axi_rddata(8)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(2),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1\,
      I4 => Q(2),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(3),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0\,
      O => ip2axi_rddata(9)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_1\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(3),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1\,
      I4 => Q(3),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(0),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(0),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(10),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(10),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(11),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(11),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(12),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(12),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(13),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(13),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(14),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(14),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(15),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(15),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(16),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(16),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(17),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(17),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(18),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(18),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(19),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(19),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(1),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(1),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(20),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(20),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(21),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(21),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(22),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(22),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(23),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(23),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(24),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(24),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(25),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(25),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(26),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(26),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(27),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(27),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(28),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(28),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(29),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(29),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(2),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(2),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(30),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(30),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(31),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(31),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(3),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(3),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(4),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(4),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(5),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(5),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(6),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(6),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(7),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(7),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(8),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(8),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(9),
      Q => \GEN_ASYNC_READ.lite_rdata_cdc_from\(9),
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.read_in_progress_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => read_in_progress,
      I1 => arvalid,
      I2 => arvalid_d1,
      I3 => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      I4 => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      O => \GEN_ASYNC_READ.read_in_progress_i_1_n_0\
    );
\GEN_ASYNC_READ.read_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.read_in_progress_i_1_n_0\,
      Q => read_in_progress,
      R => '0'
    );
\GEN_ASYNC_READ.rvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.ip_arvalid_re\,
      Q => rvalid,
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => s_axi_lite_rready,
      I1 => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      O => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(0),
      Q => s_axi_lite_rdata(0),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(10),
      Q => s_axi_lite_rdata(10),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(11),
      Q => s_axi_lite_rdata(11),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(12),
      Q => s_axi_lite_rdata(12),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(13),
      Q => s_axi_lite_rdata(13),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(14),
      Q => s_axi_lite_rdata(14),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(15),
      Q => s_axi_lite_rdata(15),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(16),
      Q => s_axi_lite_rdata(16),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(17),
      Q => s_axi_lite_rdata(17),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(18),
      Q => s_axi_lite_rdata(18),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(19),
      Q => s_axi_lite_rdata(19),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(1),
      Q => s_axi_lite_rdata(1),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(20),
      Q => s_axi_lite_rdata(20),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(21),
      Q => s_axi_lite_rdata(21),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(22),
      Q => s_axi_lite_rdata(22),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(23),
      Q => s_axi_lite_rdata(23),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(24),
      Q => s_axi_lite_rdata(24),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(25),
      Q => s_axi_lite_rdata(25),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(26),
      Q => s_axi_lite_rdata(26),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(27),
      Q => s_axi_lite_rdata(27),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(28),
      Q => s_axi_lite_rdata(28),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(29),
      Q => s_axi_lite_rdata(29),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(2),
      Q => s_axi_lite_rdata(2),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(30),
      Q => s_axi_lite_rdata(30),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(31),
      Q => s_axi_lite_rdata(31),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(3),
      Q => s_axi_lite_rdata(3),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(4),
      Q => s_axi_lite_rdata(4),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(5),
      Q => s_axi_lite_rdata(5),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(6),
      Q => s_axi_lite_rdata(6),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(7),
      Q => s_axi_lite_rdata(7),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(8),
      Q => s_axi_lite_rdata(8),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_ASYNC_READ.arready_d12\,
      D => \GEN_ASYNC_READ.lite_rdata_d2\(9),
      Q => s_axi_lite_rdata(9),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => \GEN_ASYNC_READ.arready_d12\,
      I1 => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      I2 => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      I3 => s_axi_lite_rready,
      O => \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\,
      Q => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      R => '0'
    );
\GEN_ASYNC_WRITE.AWVLD_CDC_TO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_41
     port map (
      \GEN_ASYNC_WRITE.awvalid_to2\ => \GEN_ASYNC_WRITE.awvalid_to2\,
      \GEN_ASYNC_WRITE.awvalid_to2_reg\ => \GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0\,
      \GEN_ASYNC_WRITE.ip_addr_cap\ => \GEN_ASYNC_WRITE.ip_addr_cap\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      prmry_in => \GEN_ASYNC_WRITE.awvalid_cdc_from\,
      scndry_out => \GEN_ASYNC_WRITE.awvalid_to\
    );
\GEN_ASYNC_WRITE.REG2_WREADY\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_42
     port map (
      \GEN_ASYNC_WRITE.bvalid_i_reg\ => \GEN_ASYNC_WRITE.rdy_to2_reg_n_0\,
      \GEN_ASYNC_WRITE.bvalid_i_reg_0\ => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      \GEN_ASYNC_WRITE.rdy_to2_reg\ => \GEN_ASYNC_WRITE.REG2_WREADY_n_0\,
      prmry_in => \GEN_ASYNC_WRITE.rdy_cdc_from\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => \^s_axi_lite_bvalid\,
      s_axi_lite_wready => s_axi_lite_wready,
      scndry_out => scndry_out
    );
\GEN_ASYNC_WRITE.REG3_WREADY\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_43
     port map (
      \GEN_ASYNC_WRITE.ip_addr_cap0\ => \GEN_ASYNC_WRITE.ip_addr_cap0\,
      \GEN_ASYNC_WRITE.rdy_back\ => \GEN_ASYNC_WRITE.rdy_back\,
      \GEN_ASYNC_WRITE.rdy_cdc_from_reg\ => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]_0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      prmry_in => \GEN_ASYNC_WRITE.rdy_to2_cdc_from\,
      scndry_out => \GEN_ASYNC_WRITE.rdy_back_to\
    );
\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0\
     port map (
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_10\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_10\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_11\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_11\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_12\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_12\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_13\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_13\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_14\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_14\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_15\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_15\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_16\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_16\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_17\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_17\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_18\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_18\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_19\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_19\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_20\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_20\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_21\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_21\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_22\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_22\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_23\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_23\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_5\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_7\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_8\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_9\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_9\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\ => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]_0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axi_lite_awaddr(7 downto 0) => s_axi_lite_awaddr(7 downto 0)
    );
\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1\
     port map (
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\ => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\ => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\,
      SR(0) => SR(0),
      SS(0) => SS(0),
      dly_irq_reg(2 downto 1) => \^gen_async_write.axi2ip_wrce_reg[16]_0\(6 downto 5),
      dly_irq_reg(0) => \^gen_async_write.axi2ip_wrce_reg[16]_0\(1),
      dly_irq_reg_0 => dly_irq_reg,
      dly_irq_reg_1 => dly_irq_reg_0,
      \dmacr_i_reg[16]\ => \dmacr_i_reg[16]_0\,
      \dmacr_i_reg[16]_0\ => \dmacr_i_reg[16]\,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      \dmacr_i_reg[2]_0\ => \dmacr_i_reg[2]_0\,
      \dmacr_i_reg[2]_1\ => \dmacr_i_reg[2]_1\,
      \dmacr_i_reg[2]_2\ => \dmacr_i_reg[2]_2\,
      ioc_irq_reg => ioc_irq_reg,
      ioc_irq_reg_0 => ioc_irq_reg_0,
      irqdelay_wren0 => irqdelay_wren0,
      irqdelay_wren_reg => \^gen_async_write.axi2ip_wrce_reg[16]_0\(0),
      irqthresh_wren0 => irqthresh_wren0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(15 downto 0) => mm2s_dmacr(15 downto 0),
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_soft_reset_done => mm2s_soft_reset_done,
      s2mm_dly_irq_set => s2mm_dly_irq_set,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_soft_reset_done => s2mm_soft_reset_done,
      s_axi_lite_wdata(29 downto 0) => s_axi_lite_wdata(29 downto 0),
      scndry_vect_out(29 downto 0) => scndry_vect_out(29 downto 0)
    );
\GEN_ASYNC_WRITE.WVLD_CDC_TO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_44
     port map (
      \GEN_ASYNC_WRITE.ip_data_cap\ => \GEN_ASYNC_WRITE.ip_data_cap\,
      \GEN_ASYNC_WRITE.wvalid_to2\ => \GEN_ASYNC_WRITE.wvalid_to2\,
      \GEN_ASYNC_WRITE.wvalid_to2_reg\ => \GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      prmry_in => \GEN_ASYNC_WRITE.wvalid_cdc_from\,
      scndry_out => \GEN_ASYNC_WRITE.wvalid_to\
    );
\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => awvalid_d1,
      I1 => awvalid,
      I2 => \GEN_ASYNC_WRITE.awvalid_cdc_from\,
      O => \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0\
    );
\GEN_ASYNC_WRITE.awvalid_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0\,
      Q => \GEN_ASYNC_WRITE.awvalid_cdc_from\,
      R => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.awvalid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axi_lite_bvalid\,
      I1 => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      O => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.awvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => awvalid,
      Q => awvalid_d1,
      R => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.awvalid_to2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.awvalid_to\,
      Q => \GEN_ASYNC_WRITE.awvalid_to2\,
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rdy,
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_20\,
      Q => \^gen_async_write.axi2ip_wrce_reg[16]_0\(0),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_15\,
      Q => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[102]_0\(0),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_16\,
      Q => axi2ip_wrce(110),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_17\,
      Q => axi2ip_wrce(118),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_23\,
      Q => \^gen_async_write.axi2ip_wrce_reg[16]_0\(4),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_18\,
      Q => axi2ip_wrce(126),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3\,
      Q => \^gen_async_write.axi2ip_wrce_reg[16]_0\(5),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0\,
      Q => axi2ip_wrce(134),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4\,
      Q => \^gen_async_write.axi2ip_wrce_reg[16]_0\(6),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1\,
      Q => axi2ip_wrce(142),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5\,
      Q => \^gen_async_write.axi2ip_wrce_reg[16]_0\(7),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_21\,
      Q => \^gen_async_write.axi2ip_wrce_reg[16]_0\(8),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_19\,
      Q => \^gen_async_write.axi2ip_wrce_reg[16]_0\(1),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_22\,
      Q => \^gen_async_write.axi2ip_wrce_reg[16]_0\(2),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6\,
      Q => axi2ip_wrce(30),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7\,
      Q => axi2ip_wrce(38),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8\,
      Q => axi2ip_wrce(46),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2\,
      Q => \^gen_async_write.axi2ip_wrce_reg[16]_0\(3),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_9\,
      Q => axi2ip_wrce(54),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_10\,
      Q => axi2ip_wrce(62),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_11\,
      Q => axi2ip_wrce(70),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_12\,
      Q => axi2ip_wrce(78),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_13\,
      Q => axi2ip_wrce(86),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_14\,
      Q => axi2ip_wrce(94),
      R => \GEN_ASYNC_WRITE.axi2ip_wrce[142]_i_1_n_0\
    );
\GEN_ASYNC_WRITE.bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG2_WREADY_n_0\,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
\GEN_ASYNC_WRITE.ip_addr_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0\,
      Q => \GEN_ASYNC_WRITE.ip_addr_cap\,
      R => \GEN_ASYNC_WRITE.ip_addr_cap0\
    );
\GEN_ASYNC_WRITE.ip_data_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0\,
      Q => \GEN_ASYNC_WRITE.ip_data_cap\,
      R => \GEN_ASYNC_WRITE.ip_addr_cap0\
    );
\GEN_ASYNC_WRITE.rdy_back_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.rdy_back_to\,
      Q => \GEN_ASYNC_WRITE.rdy_back\,
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_ASYNC_WRITE.rdy_cdc_from_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rdy,
      I1 => \GEN_ASYNC_WRITE.rdy_cdc_from\,
      O => \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0\
    );
\GEN_ASYNC_WRITE.rdy_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0\,
      Q => \GEN_ASYNC_WRITE.rdy_cdc_from\,
      R => \GEN_ASYNC_WRITE.ip_addr_cap0\
    );
\GEN_ASYNC_WRITE.rdy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.ip_addr_cap\,
      I1 => \GEN_ASYNC_WRITE.ip_data_cap\,
      I2 => rdy,
      O => \GEN_ASYNC_WRITE.rdy_i_1_n_0\
    );
\GEN_ASYNC_WRITE.rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.rdy_i_1_n_0\,
      Q => rdy,
      R => \GEN_ASYNC_WRITE.ip_addr_cap0\
    );
\GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.rdy_to2\,
      Q => \GEN_ASYNC_WRITE.rdy_to2_cdc_from\,
      R => '0'
    );
\GEN_ASYNC_WRITE.rdy_to2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.rdy_to2\,
      Q => \GEN_ASYNC_WRITE.rdy_to2_reg_n_0\,
      R => '0'
    );
\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wvalid_d1,
      I1 => wvalid,
      I2 => \GEN_ASYNC_WRITE.wvalid_cdc_from\,
      O => \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0\
    );
\GEN_ASYNC_WRITE.wvalid_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0\,
      Q => \GEN_ASYNC_WRITE.wvalid_cdc_from\,
      R => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.wvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => wvalid,
      Q => wvalid_d1,
      R => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.wvalid_to2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.wvalid_to\,
      Q => \GEN_ASYNC_WRITE.wvalid_to2\,
      R => \GEN_ASYNC_READ.rvalid_reg_0\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^gen_async_write.axi2ip_wrce_reg[16]_0\(3),
      I1 => \dmacr_i_reg[16]\,
      I2 => \dmacr_i_reg[16]_0\,
      I3 => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\,
      O => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F88888FF888888"
    )
        port map (
      I0 => \^gen_async_write.axi2ip_wrce_reg[16]_0\(8),
      I1 => dest0,
      I2 => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_5_n_0\,
      I3 => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_6_n_0\,
      I4 => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\,
      I5 => \out\(1),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_1\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2CCE200"
    )
        port map (
      I0 => axi2ip_wrce(134),
      I1 => \out\(0),
      I2 => axi2ip_wrce(142),
      I3 => \out\(2),
      I4 => axi2ip_wrce(110),
      O => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_5_n_0\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi2ip_wrce(126),
      I1 => axi2ip_wrce(94),
      I2 => \out\(0),
      I3 => axi2ip_wrce(118),
      I4 => \out\(2),
      I5 => axi2ip_wrce(86),
      O => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_6_n_0\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi2ip_wrce(78),
      I1 => axi2ip_wrce(46),
      I2 => \out\(0),
      I3 => axi2ip_wrce(70),
      I4 => \out\(2),
      I5 => axi2ip_wrce(38),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[78]_0\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2CCE200"
    )
        port map (
      I0 => axi2ip_wrce(54),
      I1 => \out\(0),
      I2 => axi2ip_wrce(62),
      I3 => \out\(2),
      I4 => axi2ip_wrce(30),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[54]_0\
    );
arready_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => arvalid,
      I1 => read_in_progress,
      I2 => arvalid_d1,
      I3 => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      O => arvalid_re
    );
arready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_re,
      Q => \^s_axi_lite_arready\,
      R => p_0_in
    );
arvalid_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => arvalid,
      I1 => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      I2 => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      O => arvalid_d1_i_1_n_0
    );
arvalid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_d1_i_1_n_0,
      Q => arvalid_d1,
      R => '0'
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => p_0_in
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => p_0_in
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset is
  port (
    \out\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    m_axi_sg_aresetn : out STD_LOGIC;
    dm_m_axi_sg_aresetn : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.halt_i_reg_0\ : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    s_halt0 : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    \mm2s_ns0__1\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ : in STD_LOGIC;
    m_axis_ftch_sts_tready_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    s2mm_halted_set : in STD_LOGIC;
    s2mm_halted_clr : in STD_LOGIC;
    halted_reg : in STD_LOGIC;
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg\ : in STD_LOGIC;
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0\ : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset is
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.REG_RESET_OUT_n_0\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal halt_cmplt_reg : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal \^mm2s_halt\ : STD_LOGIC;
  signal \^mm2s_prmry_reset_out_n\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of mm2s_prmry_reset_out_n : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of mm2s_prmry_reset_out_n : signal is "no";
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  attribute equivalent_register_removal of n_0_0 : signal is "no";
  signal n_0_2539 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  attribute RTL_KEEP of \out\ : signal is "true";
  attribute equivalent_register_removal of \out\ : signal is "no";
  signal p_halt : STD_LOGIC;
  signal \resetn_i__0\ : STD_LOGIC;
  attribute RTL_KEEP of \resetn_i__0\ : signal is "true";
  attribute equivalent_register_removal of \resetn_i__0\ : signal is "no";
  signal s_halt : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal s_soft_reset_i_re : STD_LOGIC;
  signal scndry_resetn_i : STD_LOGIC;
  signal sft_rst_dly1 : STD_LOGIC;
  signal sft_rst_dly10 : STD_LOGIC;
  signal sft_rst_dly11 : STD_LOGIC;
  signal sft_rst_dly12 : STD_LOGIC;
  signal sft_rst_dly13 : STD_LOGIC;
  signal sft_rst_dly14 : STD_LOGIC;
  signal sft_rst_dly15 : STD_LOGIC;
  signal sft_rst_dly16 : STD_LOGIC;
  signal sft_rst_dly2 : STD_LOGIC;
  signal sft_rst_dly3 : STD_LOGIC;
  signal sft_rst_dly4 : STD_LOGIC;
  signal sft_rst_dly5 : STD_LOGIC;
  signal sft_rst_dly6 : STD_LOGIC;
  signal sft_rst_dly7 : STD_LOGIC;
  signal sft_rst_dly8 : STD_LOGIC;
  signal sft_rst_dly9 : STD_LOGIC;
  attribute equivalent_register_removal of \GEN_ASYNC_RESET.scndry_resetn_i_reg\ : label is "no";
  attribute KEEP : string;
  attribute KEEP of \GEN_ASYNC_RESET.scndry_resetn_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_ASYNC_RESET.scndry_resetn_reg\ : label is "no";
begin
  mm2s_halt <= \^mm2s_halt\;
  mm2s_prmry_reset_out_n <= \^mm2s_prmry_reset_out_n\;
  \out\ <= \^out\;
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_9
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      prmry_in => s_halt,
      scndry_out => p_halt
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => sft_rst_dly16,
      I1 => min_assert_sftrst,
      I2 => s_soft_reset_i_d1,
      I3 => s_soft_reset_i,
      O => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_halt0,
      Q => s_halt,
      R => '0'
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly9,
      Q => sft_rst_dly10,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly10,
      Q => sft_rst_dly11,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly11,
      Q => sft_rst_dly12,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly12,
      Q => sft_rst_dly13,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly13,
      Q => sft_rst_dly14,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly14,
      Q => sft_rst_dly15,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly15,
      Q => sft_rst_dly16,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      O => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => '0',
      Q => sft_rst_dly1,
      S => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly1,
      Q => sft_rst_dly2,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly2,
      Q => sft_rst_dly3,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly3,
      Q => sft_rst_dly4,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly4,
      Q => sft_rst_dly5,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly5,
      Q => sft_rst_dly6,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly6,
      Q => sft_rst_dly7,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly7,
      Q => sft_rst_dly8,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly8,
      Q => sft_rst_dly9,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_10
     port map (
      \GEN_ASYNC_RESET.s_soft_reset_i_reg\ => \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0\,
      \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ => \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \mm2s_ns0__1\ => \mm2s_ns0__1\,
      prmry_in => halt_cmplt_reg,
      s_soft_reset_i => s_soft_reset_i,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr
    );
\GEN_ASYNC_RESET.REG_RESET_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_11
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GEN_ASYNC_RESET.REG_RESET_OUT_n_0\,
      \GEN_ASYNC_RESET.halt_i_reg\ => p_halt,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => \^mm2s_halt\,
      prmry_in => scndry_resetn_i,
      scndry_out => \^mm2s_prmry_reset_out_n\
    );
\GEN_ASYNC_RESET.halt_cmplt_reg_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_halt_cmplt,
      Q => halt_cmplt_reg,
      R => '0'
    );
\GEN_ASYNC_RESET.halt_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.REG_RESET_OUT_n_0\,
      Q => \^mm2s_halt\,
      R => '0'
    );
\GEN_ASYNC_RESET.s_soft_reset_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0\,
      Q => s_soft_reset_i,
      R => '0'
    );
\GEN_ASYNC_RESET.scndry_resetn_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \resetn_i__0\,
      Q => scndry_resetn_i,
      R => '0'
    );
\GEN_ASYNC_RESET.scndry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \resetn_i__0\,
      Q => \^out\,
      R => '0'
    );
\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F04040"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => assert_sftrst_d1,
      I2 => scndry_out,
      I3 => \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg\,
      I4 => \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0\,
      O => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0\
    );
\I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mm2s_halt\,
      I1 => sig_rst2all_stop_request,
      O => \GEN_ASYNC_RESET.halt_i_reg_0\
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
dm_prmry_resetn_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mm2s_prmry_reset_out_n\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
\halted_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF1F1"
    )
        port map (
      I0 => \^out\,
      I1 => m_axis_ftch_sts_tready_reg,
      I2 => s2mm_halted_set,
      I3 => s2mm_halted_clr,
      I4 => halted_reg,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_2539: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => n_0_2539
    );
m_axis_ftch_sts_tready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\,
      I1 => m_axis_ftch_sts_tready_reg,
      O => m_axi_sg_aresetn
    );
prmry_resetn_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mm2s_prmry_reset_out_n\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
resetn_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => scndry_out,
      I2 => min_assert_sftrst,
      O => \resetn_i__0\
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \resetn_i__0\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => dm_m_axi_sg_aresetn
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => soft_reset,
      Q => soft_reset_d1,
      R => '0'
    );
\xpm_fifo_instance.xpm_fifo_async_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset_3 is
  port (
    \out\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    soft_reset_clr : out STD_LOGIC;
    s_halt0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC;
    m_axi_sg_rvalid_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_cmd_tready_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tready_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg_2\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.halt_i_reg_0\ : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    soft_reset_re0 : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_1\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_2\ : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    \split_cmd_reg[31]\ : in STD_LOGIC;
    mm2s_halted_set : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tready : in STD_LOGIC;
    \status_out_int_reg[30]\ : in STD_LOGIC;
    tvalid_int1 : in STD_LOGIC;
    tvalid_int2 : in STD_LOGIC;
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\ : in STD_LOGIC;
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0\ : in STD_LOGIC;
    sig_s_h_halt_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset_3 : entity is "axi_dma_reset";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset_3 is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : signal is "no";
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.REG_RESET_OUT_n_0\ : STD_LOGIC;
  signal \^gen_async_reset.s_soft_reset_i_reg_0\ : STD_LOGIC;
  attribute RTL_KEEP of \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ : signal is "true";
  attribute equivalent_register_removal of \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ : signal is "no";
  signal assert_sftrst_d1 : STD_LOGIC;
  signal halt_cmplt_reg : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  attribute equivalent_register_removal of n_0_0 : signal is "no";
  signal n_0_2541 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  attribute RTL_KEEP of \out\ : signal is "true";
  attribute equivalent_register_removal of \out\ : signal is "no";
  signal p_halt : STD_LOGIC;
  signal \^s2mm_halt\ : STD_LOGIC;
  signal \^s2mm_prmry_reset_out_n\ : STD_LOGIC;
  attribute RTL_KEEP of s2mm_prmry_reset_out_n : signal is "true";
  attribute equivalent_register_removal of s2mm_prmry_reset_out_n : signal is "no";
  signal s_halt : STD_LOGIC;
  signal s_halt0_0 : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal s_soft_reset_i_re : STD_LOGIC;
  signal scndry_resetn_i : STD_LOGIC;
  signal \^soft_reset_clr\ : STD_LOGIC;
  signal soft_reset_re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1__0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \GEN_ASYNC_RESET.s_soft_reset_i_i_2\ : label is "soft_lutpair431";
  attribute equivalent_register_removal of \GEN_ASYNC_RESET.scndry_resetn_i_reg\ : label is "no";
  attribute KEEP : string;
  attribute KEEP of \GEN_ASYNC_RESET.scndry_resetn_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_ASYNC_RESET.scndry_resetn_reg\ : label is "no";
  attribute SOFT_HLUTNM of \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1\ : label is "soft_lutpair431";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\;
  \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ <= \^gen_async_reset.s_soft_reset_i_reg_0\;
  \out\ <= \^out\;
  s2mm_halt <= \^s2mm_halt\;
  s2mm_prmry_reset_out_n <= \^s2mm_prmry_reset_out_n\;
  soft_reset_clr <= \^soft_reset_clr\;
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_6
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_in => s_halt,
      scndry_out => p_halt
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg_n_0\,
      I1 => min_assert_sftrst,
      I2 => s_soft_reset_i_d1,
      I3 => s_soft_reset_i,
      O => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => soft_reset_re,
      I1 => mm2s_stop,
      O => s_halt0
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => soft_reset_re,
      I1 => s2mm_stop,
      O => s_halt0_0
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_halt0_0,
      Q => s_halt,
      R => '0'
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      O => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => '0',
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg_n_0\,
      S => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg_n_0\,
      Q => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_7
     port map (
      \GEN_ASYNC_RESET.s_soft_reset_i_reg\ => \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0\,
      \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ => \GEN_ASYNC_RESET.s_soft_reset_i_reg_1\,
      \GEN_ASYNC_RESET.s_soft_reset_i_reg_1\ => \GEN_ASYNC_RESET.s_soft_reset_i_reg_2\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      prmry_in => halt_cmplt_reg,
      s2mm_all_idle => s2mm_all_idle,
      s_soft_reset_i => s_soft_reset_i,
      soft_reset_clr => \^soft_reset_clr\
    );
\GEN_ASYNC_RESET.REG_RESET_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_8
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GEN_ASYNC_RESET.REG_RESET_OUT_n_0\,
      \GEN_ASYNC_RESET.halt_i_reg\ => p_halt,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_in => scndry_resetn_i,
      s2mm_halt => \^s2mm_halt\,
      scndry_out => \^s2mm_prmry_reset_out_n\
    );
\GEN_ASYNC_RESET.halt_cmplt_reg_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_halt_cmplt,
      Q => halt_cmplt_reg,
      R => '0'
    );
\GEN_ASYNC_RESET.halt_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.REG_RESET_OUT_n_0\,
      Q => \^s2mm_halt\,
      R => '0'
    );
\GEN_ASYNC_RESET.s_soft_reset_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\,
      I1 => \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0\,
      O => \^soft_reset_clr\
    );
\GEN_ASYNC_RESET.s_soft_reset_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0\,
      Q => s_soft_reset_i,
      R => '0'
    );
\GEN_ASYNC_RESET.scndry_resetn_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^gen_async_reset.s_soft_reset_i_reg_0\,
      Q => scndry_resetn_i,
      R => '0'
    );
\GEN_ASYNC_RESET.scndry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^gen_async_reset.s_soft_reset_i_reg_0\,
      Q => \^out\,
      R => '0'
    );
\GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      I1 => \split_cmd_reg[31]\,
      O => SR(0)
    );
\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040F040"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => assert_sftrst_d1,
      I2 => scndry_out,
      I3 => \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\,
      I4 => \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0\,
      O => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0\
    );
\GEN_S2MM_TDEST.tvalid_latch_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \^out\,
      I1 => \split_cmd_reg[31]\,
      I2 => tvalid_int1,
      I3 => tvalid_int2,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg_2\
    );
\I_RESET/sig_s_h_halt_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^s2mm_halt\,
      I1 => sig_s_h_halt_reg,
      O => \GEN_ASYNC_RESET.halt_i_reg_0\
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888F"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => m_axi_sg_rlast,
      I2 => \^out\,
      I3 => \split_cmd_reg[31]\,
      O => m_axi_sg_rvalid_0(0)
    );
dm_prmry_resetn_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s2mm_prmry_reset_out_n\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_2541: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => n_0_2541
    );
idle_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^out\,
      I1 => \split_cmd_reg[31]\,
      I2 => mm2s_halted_set,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg_0\
    );
prmry_resetn_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s2mm_prmry_reset_out_n\,
      O => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\
    );
resetn_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => scndry_out,
      I2 => min_assert_sftrst,
      O => \^gen_async_reset.s_soft_reset_i_reg_0\
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
soft_reset_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => soft_reset_re0,
      Q => soft_reset_re,
      R => '0'
    );
\status_out_int[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \status_out_int_reg[30]\,
      I1 => \^out\,
      I2 => \split_cmd_reg[31]\,
      O => s_axis_cmd_tready_reg_0(0)
    );
\status_out_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => s_axis_cmd_tready,
      I1 => \^out\,
      I2 => \split_cmd_reg[31]\,
      O => s_axis_cmd_tready_reg(0)
    );
\tdest_out_int[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => Q(0),
      O => D(1)
    );
\updt_desc_reg0[31]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg_1\
    );
\xpm_fifo_instance.xpm_fifo_async_inst_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_mngr is
  port (
    desc_update_done : out STD_LOGIC;
    s2mm_halted_clr : out STD_LOGIC;
    s2mm_halted_set : out STD_LOGIC;
    all_is_idle_d1 : out STD_LOGIC;
    s2mm_stop : out STD_LOGIC;
    s2mm_desc_flush : out STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : out STD_LOGIC;
    \GEN_SM_FOR_NO_LENGTH.s2mm_cs\ : out STD_LOGIC;
    cmnds_queued_shift : out STD_LOGIC;
    s_axis_s2mm_updtptr_tvalid : out STD_LOGIC;
    s2mm_eof_s2mm : out STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : out STD_LOGIC;
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\ : out STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]\ : out STD_LOGIC_VECTOR ( 84 downto 0 );
    dma_s2mm_error : out STD_LOGIC;
    all_is_idle_d1_reg : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_interr_i : in STD_LOGIC;
    s2mm_slverr_i : in STD_LOGIC;
    s2mm_decerr_i : in STD_LOGIC;
    updt_sts_clr : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_done_reg\ : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halted_set0 : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    s2mm_stop_i0_out : in STD_LOGIC;
    s2mm_desc_flush_i0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_cmd_tvalid0 : in STD_LOGIC;
    \NOQUEUE_COUNT.cmnds_queued_shift_reg[0]\ : in STD_LOGIC;
    updt_data_reg : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ : in STD_LOGIC;
    ch2_update_active : in STD_LOGIC;
    \FSM_onehot_pntr_cs_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_pntr_cs_reg[0]_0\ : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    ch1_updt_active : in STD_LOGIC;
    m_axis_s2mm_ftch_tvalid_new : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\ : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    m_axis_s2mm_sts_tvalid : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    \GEN_SOF_NO_QUEUE_MODE.s2mm_in_progress_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_ftch_active : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\ : in STD_LOGIC_VECTOR ( 84 downto 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_mngr is
  signal \^gen_desc_updt_no_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_6\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_7\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9\ : STD_LOGIC;
  signal \^gen_sm_for_no_length.s2mm_cs\ : STD_LOGIC;
  signal \GEN_SM_FOR_NO_LENGTH.s2mm_ns\ : STD_LOGIC;
  signal s2mm_brcvd : STD_LOGIC_VECTOR ( 22 downto 20 );
  signal s2mm_decerr : STD_LOGIC;
  signal \^s2mm_eof_s2mm\ : STD_LOGIC;
  signal s2mm_interr : STD_LOGIC;
  signal s2mm_slverr : STD_LOGIC;
  signal sts_received : STD_LOGIC;
  signal sts_received_d1 : STD_LOGIC;
begin
  \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0\(4 downto 0) <= \^gen_desc_updt_no_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_0\(4 downto 0);
  \GEN_SM_FOR_NO_LENGTH.s2mm_cs\ <= \^gen_sm_for_no_length.s2mm_cs\;
  s2mm_eof_s2mm <= \^s2mm_eof_s2mm\;
\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sg_if
     port map (
      D(25 downto 0) => D(25 downto 0),
      \FSM_onehot_pntr_cs_reg[0]\ => \FSM_onehot_pntr_cs_reg[0]\,
      \FSM_onehot_pntr_cs_reg[0]_0\ => \FSM_onehot_pntr_cs_reg[0]_0\,
      \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]_0\ => all_is_idle_d1_reg,
      \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(2 downto 0) => s2mm_brcvd(22 downto 20),
      \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0\ => \^s2mm_eof_s2mm\,
      \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_6\,
      \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0\ => \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\,
      \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_1\(4 downto 0) => \^gen_desc_updt_no_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_0\(4 downto 0),
      \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_2\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9\,
      \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_0\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_7\,
      \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_1\ => \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\,
      \GEN_SM_FOR_NO_LENGTH.s2mm_cs\ => \^gen_sm_for_no_length.s2mm_cs\,
      \GEN_SM_FOR_NO_LENGTH.s2mm_ns\ => \GEN_SM_FOR_NO_LENGTH.s2mm_ns\,
      \GEN_SOF_NO_QUEUE_MODE.s2mm_in_progress_reg_0\(0) => \GEN_SOF_NO_QUEUE_MODE.s2mm_in_progress_reg\(0),
      Q(25 downto 0) => Q(25 downto 0),
      ch1_updt_active => ch1_updt_active,
      ch2_ftch_active => ch2_ftch_active,
      ch2_update_active => ch2_update_active,
      desc_update_done => desc_update_done,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(4 downto 0) => m_axi_sg_wdata(4 downto 0),
      m_axis_s2mm_ftch_tvalid_new => m_axis_s2mm_ftch_tvalid_new,
      s2mm_decerr => s2mm_decerr,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_interr => s2mm_interr,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_slverr => s2mm_slverr,
      s2mm_stop_i0_out => s2mm_stop_i0_out,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sts_received => sts_received,
      sts_received_d1 => sts_received_d1,
      updt_data_reg_0 => updt_data_reg,
      updt_sts_clr => updt_sts_clr
    );
\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sm
     port map (
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg_0\ => all_is_idle_d1_reg,
      \GEN_SM_FOR_NO_LENGTH.s2mm_cs\ => \^gen_sm_for_no_length.s2mm_cs\,
      \GEN_SM_FOR_NO_LENGTH.s2mm_ns\ => \GEN_SM_FOR_NO_LENGTH.s2mm_ns\,
      \NOQUEUE_COUNT.cmnds_queued_shift_reg[0]_0\ => \NOQUEUE_COUNT.cmnds_queued_shift_reg[0]\,
      cmnds_queued_shift => cmnds_queued_shift,
      m_axi_sg_aclk => m_axi_sg_aclk
    );
\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_cmdsts_if
     port map (
      E(0) => E(0),
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_6\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9\,
      \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(0) => \^gen_desc_updt_no_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_0\(4),
      \GEN_DESC_UPDT_NO_QUEUE.sts_received_d1_reg\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_7\,
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(84 downto 0) => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]\(84 downto 0),
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_1\(84 downto 0) => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(84 downto 0),
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg_0\ => all_is_idle_d1_reg,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(2 downto 0) => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]\(2 downto 0),
      \INDETERMINATE_BTT_MODE.s2mm_done_reg_0\ => \INDETERMINATE_BTT_MODE.s2mm_done_reg\,
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0\ => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\,
      Q(2 downto 0) => s2mm_brcvd(22 downto 20),
      dma_s2mm_error => dma_s2mm_error,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(0),
      m_axis_s2mm_ftch_tvalid_new => m_axis_s2mm_ftch_tvalid_new,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid => m_axis_s2mm_sts_tvalid,
      s2mm_decerr => s2mm_decerr,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_eof_s2mm => \^s2mm_eof_s2mm\,
      s2mm_halt => s2mm_halt,
      s2mm_interr => s2mm_interr,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_slverr => s2mm_slverr,
      s2mm_slverr_i => s2mm_slverr_i,
      s_axis_s2mm_cmd_tvalid0 => s_axis_s2mm_cmd_tvalid0,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      sts_received => sts_received,
      sts_received_d1 => sts_received_d1
    );
\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_sts_mngr
     port map (
      all_is_idle_d1 => all_is_idle_d1,
      all_is_idle_d1_reg_0 => all_is_idle_d1_reg,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halted_clr => s2mm_halted_clr,
      s2mm_halted_set => s2mm_halted_set,
      s2mm_halted_set0 => s2mm_halted_set0
    );
\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_desc_flush_i0,
      Q => s2mm_desc_flush,
      R => all_is_idle_d1_reg
    );
\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_stop_i0_out,
      Q => s2mm_stop,
      R => all_is_idle_d1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    sig_coelsc_tag_reg0 : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    m_axis_updt_sts_tready : in STD_LOGIC;
    s_axis_updt_cmd_tvalid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2wsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      sig_coelsc_tag_reg0 => sig_coelsc_tag_reg0,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo
     port map (
      Q(27 downto 0) => Q(27 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(26 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid => s_axis_updt_cmd_tvalid,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_65 is
  port (
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_init_reg_reg : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axis_updt_sts_tready : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rsc2stat_status_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_65 : entity is "axi_sg_cmd_status";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_65 is
  signal I_CMD_FIFO_n_2 : STD_LOGIC;
  signal sig_init_done_3 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized0_66\
     port map (
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_init_reg_reg,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      sig_init_done => sig_init_done_3,
      sig_init_done_reg_0 => I_CMD_FIFO_n_2,
      sig_rd_sts_decerr_reg_reg => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2stat_status(0) => sig_rsc2stat_status(0),
      sig_rsc2stat_status_0(1 downto 0) => sig_rsc2stat_status_0(1 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo_67
     port map (
      D(25 downto 0) => D(25 downto 0),
      Q(26 downto 0) => Q(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_CMD_FIFO_n_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_3 => sig_init_done_3,
      sig_init_reg_reg_0 => sig_init_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_mngr is
  port (
    m_axis_updt_sts_tready : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_cmnd_data : out STD_LOGIC_VECTOR ( 26 downto 0 );
    mm2s_ftch_idle : out STD_LOGIC;
    ch1_use_crntdesc : out STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\ : out STD_LOGIC;
    ch2_use_crntdesc : out STD_LOGIC;
    bd_eq : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\ : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\ : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg\ : out STD_LOGIC;
    sg_ftch_error0_0 : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    ftch_error : out STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ : out STD_LOGIC;
    \counter_reg[7]\ : out STD_LOGIC;
    mm2s_error_reg : out STD_LOGIC;
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_active_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_FETCH.ch1_active_i_reg\ : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_active_i_reg_0\ : out STD_LOGIC;
    ftch_error_reg : out STD_LOGIC;
    ftch_error_reg_0 : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ftch_error_capture : out STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    write_cmnd_cmb : out STD_LOGIC;
    mm2s_all_idle : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    s2mm_all_idle : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC;
    s2mm_desc_flush_i0 : out STD_LOGIC;
    s_axis_s2mm_cmd_tvalid0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    ftch_done_reg : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    \ch1_sg_idle1_inferred__0/i__carry__0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ch2_sg_idle1_inferred__0/i__carry__0\ : in STD_LOGIC;
    \ch2_sg_idle1_inferred__0/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_PNTR_FOR_CH2.bd_eq_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ : in STD_LOGIC;
    mm2s_updt_interr_set : in STD_LOGIC;
    sg_interr_reg : in STD_LOGIC;
    mm2s_updt_slverr_set : in STD_LOGIC;
    sg_slverr_reg : in STD_LOGIC;
    mm2s_updt_decerr_set : in STD_LOGIC;
    sg_decerr_reg : in STD_LOGIC;
    s2mm_updt_interr_set : in STD_LOGIC;
    sg_interr_reg_0 : in STD_LOGIC;
    s2mm_updt_slverr_set : in STD_LOGIC;
    sg_slverr_reg_0 : in STD_LOGIC;
    s2mm_updt_decerr_set : in STD_LOGIC;
    sg_decerr_reg_0 : in STD_LOGIC;
    ch2_updt_done : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    ch1_updt_done : in STD_LOGIC;
    \GEN_CH1_FETCH.ch1_active_i_reg_0\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\ : in STD_LOGIC;
    ch2_nxtdesc_wren : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_tvalid_latch_del : in STD_LOGIC;
    tail_updt : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.bd_eq_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_desc_flush : in STD_LOGIC;
    \GEN_CH2_FETCH.ch2_active_i_reg_1\ : in STD_LOGIC;
    packet_in_progress : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    s2mm_desc_flush : in STD_LOGIC;
    s2mm_tvalid_latch : in STD_LOGIC;
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\ : in STD_LOGIC;
    \FSM_sequential_ftch_cs_reg[0]\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.bd_eq_reg_1\ : in STD_LOGIC;
    s2mm_tailpntr_updated : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    \ftch_error_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_CMD_BTT_EQL_23.mm2s_cmnd_wr_i_reg\ : in STD_LOGIC;
    mm2s_cs : in STD_LOGIC;
    cmnds_queued_shift : in STD_LOGIC;
    mm2s_updt_idle : in STD_LOGIC;
    \mm2s_ns0__1\ : in STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ : in STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0\ : in STD_LOGIC;
    dma_mm2s_error : in STD_LOGIC;
    dma_s2mm_error : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    \GEN_SM_FOR_NO_LENGTH.s2mm_cs\ : in STD_LOGIC;
    cmnds_queued_shift_2 : in STD_LOGIC;
    s2mm_updt_idle : in STD_LOGIC;
    desc_update_done : in STD_LOGIC;
    ftch_stale_desc : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_mngr is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_pntr_for_ch1.ch1_sg_idle_reg\ : STD_LOGIC;
  signal I_FTCH_CMDSTS_IF_n_12 : STD_LOGIC;
  signal I_FTCH_CMDSTS_IF_n_13 : STD_LOGIC;
  signal I_FTCH_CMDSTS_IF_n_5 : STD_LOGIC;
  signal I_FTCH_CMDSTS_IF_n_7 : STD_LOGIC;
  signal I_FTCH_CMDSTS_IF_n_8 : STD_LOGIC;
  signal I_FTCH_PNTR_MNGR_n_8 : STD_LOGIC;
  signal I_FTCH_SG_n_48 : STD_LOGIC;
  signal ch2_sg_idle_int : STD_LOGIC;
  signal \^ftch_cmnd_data\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal ftch_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ftch_decerr : STD_LOGIC;
  signal ftch_done : STD_LOGIC;
  signal \^ftch_error\ : STD_LOGIC;
  signal ftch_error_early : STD_LOGIC;
  signal ftch_slverr : STD_LOGIC;
  signal mm2s_ftch_stale_desc : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tvalid\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\ <= \^gen_pntr_for_ch1.ch1_sg_idle_reg\;
  ftch_cmnd_data(26 downto 0) <= \^ftch_cmnd_data\(26 downto 0);
  ftch_error <= \^ftch_error\;
  s_axis_ftch_cmd_tvalid <= \^s_axis_ftch_cmd_tvalid\;
I_FTCH_CMDSTS_IF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_cmdsts_if
     port map (
      D(0) => I_FTCH_CMDSTS_IF_n_5,
      \GEN_CH1_FETCH.ch1_ftch_idle_i_3\ => \^e\(0),
      \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_2\ => \GEN_CH2_FETCH.ch2_active_i_reg_1\,
      Q(1 downto 0) => ftch_cs(1 downto 0),
      SR(0) => SR(0),
      ftch_decerr => ftch_decerr,
      ftch_decerr_i => ftch_decerr_i,
      ftch_done => ftch_done,
      ftch_done_reg_0 => I_FTCH_CMDSTS_IF_n_8,
      ftch_done_reg_1 => I_FTCH_CMDSTS_IF_n_12,
      ftch_done_reg_2 => ftch_done_reg,
      ftch_error_early => ftch_error_early,
      ftch_error_reg_0 => \^ftch_error\,
      ftch_error_reg_1 => I_FTCH_CMDSTS_IF_n_7,
      ftch_error_reg_2 => ftch_error_reg,
      ftch_error_reg_3 => ftch_error_reg_0,
      ftch_error_reg_4 => I_FTCH_CMDSTS_IF_n_13,
      ftch_slverr => ftch_slverr,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rresp(0) => m_axi_sg_rresp(0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => \^s_axis_ftch_cmd_tvalid\,
      s_axis_ftch_cmd_tvalid_reg_0(0) => s_axis_ftch_cmd_tvalid_reg(0),
      s_axis_ftch_cmd_tvalid_reg_1 => I_FTCH_SG_n_48,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid
    );
I_FTCH_PNTR_MNGR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_pntr
     port map (
      CO(0) => CO(0),
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\(25 downto 0) => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(25 downto 0),
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_1\(25 downto 0) => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\(25 downto 0),
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\(3 downto 0) => \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\(3 downto 0),
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ => \^gen_pntr_for_ch1.ch1_sg_idle_reg\,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1\ => I_FTCH_PNTR_MNGR_n_8,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_2\ => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\,
      \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg_0\ => \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\,
      \GEN_PNTR_FOR_CH2.bd_eq_reg_0\(3 downto 0) => \GEN_PNTR_FOR_CH2.bd_eq_reg\(3 downto 0),
      \GEN_PNTR_FOR_CH2.bd_eq_reg_1\ => \GEN_PNTR_FOR_CH2.bd_eq_reg_0\,
      \GEN_PNTR_FOR_CH2.bd_eq_reg_2\ => \GEN_PNTR_FOR_CH2.bd_eq_reg_1\,
      \GEN_PNTR_FOR_CH2.bd_eq_reg_3\ => \FSM_sequential_ftch_cs_reg[0]\,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25 downto 0) => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0),
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(25 downto 0) => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25 downto 0),
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1\ => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\,
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      bd_eq => bd_eq,
      \ch1_sg_idle1_inferred__0/i__carry__0_0\ => \ch1_sg_idle1_inferred__0/i__carry__0\,
      ch1_use_crntdesc => ch1_use_crntdesc,
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      \ch2_sg_idle1_inferred__0/i__carry__0_0\ => \ch2_sg_idle1_inferred__0/i__carry__0\,
      \ch2_sg_idle1_inferred__0/i__carry__0_1\(3 downto 0) => \ch2_sg_idle1_inferred__0/i__carry__0_0\(3 downto 0),
      ch2_sg_idle_int => ch2_sg_idle_int,
      ch2_updt_done => ch2_updt_done,
      ch2_use_crntdesc => ch2_use_crntdesc,
      ftch_cmnd_data(25 downto 0) => \^ftch_cmnd_data\(25 downto 0),
      \ftch_error_addr_reg[6]\ => \^ftch_cmnd_data\(26),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_ftch_stale_desc => mm2s_ftch_stale_desc,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_tailpntr_updated => s2mm_tailpntr_updated,
      s2mm_tvalid_latch_del => s2mm_tvalid_latch_del,
      tail_updt => tail_updt
    );
I_FTCH_SG: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_sm
     port map (
      D(0) => I_FTCH_CMDSTS_IF_n_5,
      \FSM_sequential_ftch_cs_reg[0]_0\ => I_FTCH_SG_n_48,
      \FSM_sequential_ftch_cs_reg[0]_1\ => I_FTCH_CMDSTS_IF_n_12,
      \FSM_sequential_ftch_cs_reg[0]_2\ => I_FTCH_CMDSTS_IF_n_7,
      \FSM_sequential_ftch_cs_reg[0]_3\ => \GEN_PNTR_FOR_CH2.bd_eq_reg_0\,
      \FSM_sequential_ftch_cs_reg[0]_4\ => \FSM_sequential_ftch_cs_reg[0]\,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg_0\ => \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\,
      \GEN_CH1_FETCH.ch1_active_i_reg_0\ => \^ftch_cmnd_data\(26),
      \GEN_CH1_FETCH.ch1_active_i_reg_1\ => \GEN_CH1_FETCH.ch1_active_i_reg\,
      \GEN_CH1_FETCH.ch1_active_i_reg_2\ => I_FTCH_PNTR_MNGR_n_8,
      \GEN_CH1_FETCH.ch1_active_i_reg_3\ => \GEN_CH1_FETCH.ch1_active_i_reg_0\,
      \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0\ => \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\,
      \GEN_CH1_FETCH.ch1_ftch_idle_i_2_0\ => I_FTCH_CMDSTS_IF_n_8,
      \GEN_CH1_FETCH.ch1_ftch_idle_reg_0\ => \^gen_pntr_for_ch1.ch1_sg_idle_reg\,
      \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0\ => \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\,
      \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_1\ => ftch_error_capture,
      \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0\ => \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\,
      \GEN_CH2_FETCH.ch2_active_i_reg_0\ => \^e\(0),
      \GEN_CH2_FETCH.ch2_active_i_reg_1\(0) => \GEN_CH2_FETCH.ch2_active_i_reg\(0),
      \GEN_CH2_FETCH.ch2_active_i_reg_2\ => \GEN_CH2_FETCH.ch2_active_i_reg_0\,
      \GEN_CH2_FETCH.ch2_active_i_reg_3\ => \GEN_CH2_FETCH.ch2_active_i_reg_1\,
      \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0\ => \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg\,
      \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0\ => \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\,
      \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0\ => \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg\,
      \GEN_CMD_BTT_EQL_23.mm2s_cmnd_wr_i_reg\ => \GEN_CMD_BTT_EQL_23.mm2s_cmnd_wr_i_reg\,
      \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ => \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\,
      \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0\ => \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0\,
      \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_1\ => I_FTCH_CMDSTS_IF_n_13,
      \GEN_SM_FOR_NO_LENGTH.s2mm_cs\ => \GEN_SM_FOR_NO_LENGTH.s2mm_cs\,
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(2 downto 0) => Q(2 downto 0),
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\ => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\,
      Q(1 downto 0) => ftch_cs(1 downto 0),
      SR(0) => SR(0),
      ch1_updt_done => ch1_updt_done,
      ch2_sg_idle_int => ch2_sg_idle_int,
      ch2_updt_done => ch2_updt_done,
      cmnds_queued_shift => cmnds_queued_shift,
      cmnds_queued_shift_2 => cmnds_queued_shift_2,
      \counter_reg[7]\ => \counter_reg[7]\,
      desc_update_done => desc_update_done,
      dma_mm2s_error => dma_mm2s_error,
      dma_s2mm_error => dma_s2mm_error,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      \dmacr_i_reg[2]_0\ => \dmacr_i_reg[2]_0\,
      ftch_cmnd_data(25 downto 0) => \^ftch_cmnd_data\(25 downto 0),
      ftch_decerr => ftch_decerr,
      ftch_done => ftch_done,
      \ftch_error_addr_reg[31]_0\(25 downto 0) => D(25 downto 0),
      \ftch_error_addr_reg[31]_1\(25 downto 0) => \ftch_error_addr_reg[31]\(25 downto 0),
      \ftch_error_addr_reg[6]_0\ => \^ftch_error\,
      ftch_error_early => ftch_error_early,
      ftch_slverr => ftch_slverr,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_cs => mm2s_cs,
      mm2s_desc_flush => mm2s_desc_flush,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_error_reg => mm2s_error_reg,
      mm2s_ftch_idle => mm2s_ftch_idle,
      mm2s_ftch_stale_desc => mm2s_ftch_stale_desc,
      \mm2s_ns0__1\ => \mm2s_ns0__1\,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_updt_decerr_set => mm2s_updt_decerr_set,
      mm2s_updt_idle => mm2s_updt_idle,
      mm2s_updt_interr_set => mm2s_updt_interr_set,
      mm2s_updt_slverr_set => mm2s_updt_slverr_set,
      packet_in_progress => packet_in_progress,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_desc_flush => s2mm_desc_flush,
      s2mm_desc_flush_i0 => s2mm_desc_flush_i0,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => s2mm_halted_set0,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_tvalid_latch => s2mm_tvalid_latch,
      s2mm_updt_decerr_set => s2mm_updt_decerr_set,
      s2mm_updt_idle => s2mm_updt_idle,
      s2mm_updt_interr_set => s2mm_updt_interr_set,
      s2mm_updt_slverr_set => s2mm_updt_slverr_set,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => \^s_axis_ftch_cmd_tvalid\,
      s_axis_s2mm_cmd_tvalid0 => s_axis_s2mm_cmd_tvalid0,
      sg_decerr_reg => sg_decerr_reg,
      sg_decerr_reg_0 => sg_decerr_reg_0,
      sg_ftch_error0 => sg_ftch_error0,
      sg_ftch_error0_0 => sg_ftch_error0_0,
      sg_interr_reg => sg_interr_reg,
      sg_interr_reg_0 => sg_interr_reg_0,
      sg_slverr_reg => sg_slverr_reg,
      sg_slverr_reg_0 => sg_slverr_reg_0,
      soft_reset => soft_reset,
      write_cmnd_cmb => write_cmnd_cmb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_q_mngr is
  port (
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0\ : out STD_LOGIC;
    ch2_nxtdesc_wren : out STD_LOGIC;
    ftch_stale_desc : out STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axis_s2mm_ftch_tvalid_new : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_rvalid_0 : out STD_LOGIC;
    mm2s_halted_set0 : out STD_LOGIC;
    \mm2s_ns0__1\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    s_axis_cmd_tready_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 85 downto 0 );
    \current_bd_reg[31]\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC;
    \m_axi_sg_rdata[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axi_sg_rdata[31]_0\ : out STD_LOGIC_VECTOR ( 84 downto 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg_1\ : out STD_LOGIC;
    \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_1\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_0\ : in STD_LOGIC;
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ch1_use_crntdesc : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ch2_use_crntdesc : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_cmnd_data : in STD_LOGIC_VECTOR ( 26 downto 0 );
    mm2s_halt_cmplt : in STD_LOGIC;
    packet_in_progress : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_stop_i : in STD_LOGIC;
    mm2s_halted_set_reg : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s_axis_cmd_tready : in STD_LOGIC;
    updt_data_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    updt_data_reg_0 : in STD_LOGIC;
    s_axis_mm2s_updtptr_tvalid : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg\ : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    updt_data_reg_1 : in STD_LOGIC;
    s_axis_s2mm_updtptr_tvalid : in STD_LOGIC;
    \current_bd_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_q_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_q_mngr is
  signal \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ch2_nxtdesc_wren\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \^current_bd_reg[31]\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal lsbnxtdesc_tready : STD_LOGIC;
  signal \^m_axi_sg_rvalid_0\ : STD_LOGIC;
  signal m_axis_mm2s_ftch_tdata_mcdma_new : STD_LOGIC_VECTOR ( 63 downto 24 );
  signal m_axis_mm2s_ftch_tdata_new : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal \^m_axis_s2mm_ftch_tvalid_new\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[12]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[13]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[14]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[15]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[16]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[17]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[18]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[19]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[20]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[21]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[22]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[23]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[24]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[25]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[26]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[27]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[28]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[29]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[30]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[31]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[6]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[7]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[100]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[101]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[102]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[103]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[104]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[105]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[106]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[107]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[10]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[11]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[12]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[13]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[142]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[143]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[144]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[145]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[146]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[147]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[148]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[149]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[149]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[14]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[15]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[30]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[32]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[33]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[34]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[35]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[36]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[37]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[38]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[39]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[40]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[41]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[42]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[43]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[44]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[45]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[46]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[47]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[48]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[49]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[50]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[51]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[52]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[53]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[54]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[55]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[56]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[57]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[58]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[59]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[5]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[60]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[61]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[62]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[63]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[72]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[73]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[74]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[75]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[76]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[77]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[78]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[79]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[80]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[81]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[82]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[83]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[84]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[85]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[86]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[87]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[8]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[95]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[96]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[97]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[98]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[99]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[9]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[149]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of packet_in_progress_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \updt_desc_reg0[31]_i_2\ : label is "soft_lutpair100";
begin
  \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0\ <= \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  ch2_nxtdesc_wren <= \^ch2_nxtdesc_wren\;
  \current_bd_reg[31]\(41 downto 0) <= \^current_bd_reg[31]\(41 downto 0);
  m_axi_sg_rvalid_0 <= \^m_axi_sg_rvalid_0\;
  m_axis_s2mm_ftch_tvalid_new <= \^m_axis_s2mm_ftch_tvalid_new\;
\DMA_REG2.data_concat_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(0),
      Q => \^current_bd_reg[31]\(0),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(1),
      Q => \^current_bd_reg[31]\(1),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(2),
      Q => \^current_bd_reg[31]\(2),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(3),
      Q => \^current_bd_reg[31]\(3),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(4),
      Q => \^current_bd_reg[31]\(4),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(5),
      Q => \^current_bd_reg[31]\(5),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(6),
      Q => \^current_bd_reg[31]\(6),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(7),
      Q => \^current_bd_reg[31]\(7),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(8),
      Q => \^current_bd_reg[31]\(8),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(9),
      Q => \^current_bd_reg[31]\(9),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(10),
      Q => \^current_bd_reg[31]\(10),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(11),
      Q => \^current_bd_reg[31]\(11),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(12),
      Q => \^current_bd_reg[31]\(12),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(13),
      Q => \^current_bd_reg[31]\(13),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(14),
      Q => \^current_bd_reg[31]\(14),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(15),
      Q => \^current_bd_reg[31]\(15),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(26),
      Q => m_axis_mm2s_ftch_tdata_new(58),
      R => SR(0)
    );
\DMA_REG2.data_concat_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(27),
      Q => m_axis_mm2s_ftch_tdata_new(59),
      R => SR(0)
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => packet_in_progress,
      I2 => mm2s_dmacr(0),
      I3 => mm2s_stop_i,
      O => \mm2s_ns0__1\
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(0),
      O => D(0)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[100]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(56),
      O => D(70)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[101]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(57),
      O => D(71)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[102]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(58),
      O => D(72)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(59),
      O => D(73)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(60),
      O => D(74)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(61),
      O => D(75)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[106]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(62),
      O => D(76)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[107]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(63),
      O => D(77)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(10),
      O => D(10)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(11),
      O => D(11)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(12),
      O => D(12)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(13),
      O => D(13)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[142]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(24),
      O => D(78)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[143]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(25),
      O => D(79)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[144]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(26),
      O => D(80)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[145]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(27),
      O => D(81)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[146]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(28),
      O => D(82)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[147]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(29),
      O => D(83)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[148]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(30),
      O => D(84)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[149]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => s_axis_cmd_tready,
      O => s_axis_cmd_tready_reg(0)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[149]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(31),
      O => D(85)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(14),
      O => D(14)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(15),
      O => D(15)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(1),
      O => D(1)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(2),
      O => D(2)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(58),
      O => D(16)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(0),
      O => D(17)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(1),
      O => D(18)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(2),
      O => D(19)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(3),
      O => D(20)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(4),
      O => D(21)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(5),
      O => D(22)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(6),
      O => D(23)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(7),
      O => D(24)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(3),
      O => D(3)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(8),
      O => D(25)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(9),
      O => D(26)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(10),
      O => D(27)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(11),
      O => D(28)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(12),
      O => D(29)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(13),
      O => D(30)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(14),
      O => D(31)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(15),
      O => D(32)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(16),
      O => D(33)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(17),
      O => D(34)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(4),
      O => D(4)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(18),
      O => D(35)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(19),
      O => D(36)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(20),
      O => D(37)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(21),
      O => D(38)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(22),
      O => D(39)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(23),
      O => D(40)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(24),
      O => D(41)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(25),
      O => D(42)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(26),
      O => D(43)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(27),
      O => D(44)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(5),
      O => D(5)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(28),
      O => D(45)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(29),
      O => D(46)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(30),
      O => D(47)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_new(31),
      O => D(48)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(6),
      O => D(6)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(32),
      O => D(49)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(33),
      O => D(50)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[74]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(34),
      O => D(51)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[75]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(35),
      O => D(52)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[76]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(36),
      O => D(53)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[77]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(37),
      O => D(54)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[78]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(38),
      O => D(55)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[79]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(39),
      O => D(56)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(7),
      O => D(7)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[80]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(40),
      O => D(57)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[81]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(41),
      O => D(58)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[82]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(42),
      O => D(59)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[83]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(43),
      O => D(60)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[84]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(44),
      O => D(61)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[85]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(45),
      O => D(62)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[86]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(46),
      O => D(63)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[87]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(47),
      O => D(64)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(8),
      O => D(8)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(51),
      O => D(65)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[96]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(52),
      O => D(66)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[97]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(53),
      O => D(67)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[98]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(54),
      O => D(68)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[99]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => m_axis_mm2s_ftch_tdata_mcdma_new(55),
      O => D(69)
    );
\GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_sg_rvalid_0\,
      I1 => \^current_bd_reg[31]\(9),
      O => D(9)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(0),
      O => \m_axi_sg_rdata[31]_0\(0)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[100]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(56),
      O => \m_axi_sg_rdata[31]_0\(69)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[101]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(57),
      O => \m_axi_sg_rdata[31]_0\(70)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[102]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(58),
      O => \m_axi_sg_rdata[31]_0\(71)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[103]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(59),
      O => \m_axi_sg_rdata[31]_0\(72)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[104]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(60),
      O => \m_axi_sg_rdata[31]_0\(73)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[105]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(61),
      O => \m_axi_sg_rdata[31]_0\(74)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[106]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(62),
      O => \m_axi_sg_rdata[31]_0\(75)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[107]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(63),
      O => \m_axi_sg_rdata[31]_0\(76)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(10),
      O => \m_axi_sg_rdata[31]_0\(10)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(11),
      O => \m_axi_sg_rdata[31]_0\(11)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(12),
      O => \m_axi_sg_rdata[31]_0\(12)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(13),
      O => \m_axi_sg_rdata[31]_0\(13)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[142]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(24),
      O => \m_axi_sg_rdata[31]_0\(77)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[143]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(25),
      O => \m_axi_sg_rdata[31]_0\(78)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[144]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(26),
      O => \m_axi_sg_rdata[31]_0\(79)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[145]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(27),
      O => \m_axi_sg_rdata[31]_0\(80)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[146]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(28),
      O => \m_axi_sg_rdata[31]_0\(81)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[147]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(29),
      O => \m_axi_sg_rdata[31]_0\(82)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[148]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(30),
      O => \m_axi_sg_rdata[31]_0\(83)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[149]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg\,
      O => \m_axi_sg_rdata[31]\(0)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[149]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(31),
      O => \m_axi_sg_rdata[31]_0\(84)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(14),
      O => \m_axi_sg_rdata[31]_0\(14)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(15),
      O => \m_axi_sg_rdata[31]_0\(15)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(1),
      O => \m_axi_sg_rdata[31]_0\(1)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(2),
      O => \m_axi_sg_rdata[31]_0\(2)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(0),
      O => \m_axi_sg_rdata[31]_0\(16)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(1),
      O => \m_axi_sg_rdata[31]_0\(17)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(2),
      O => \m_axi_sg_rdata[31]_0\(18)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(3),
      O => \m_axi_sg_rdata[31]_0\(19)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(4),
      O => \m_axi_sg_rdata[31]_0\(20)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(5),
      O => \m_axi_sg_rdata[31]_0\(21)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(6),
      O => \m_axi_sg_rdata[31]_0\(22)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(7),
      O => \m_axi_sg_rdata[31]_0\(23)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(3),
      O => \m_axi_sg_rdata[31]_0\(3)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(8),
      O => \m_axi_sg_rdata[31]_0\(24)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(9),
      O => \m_axi_sg_rdata[31]_0\(25)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(10),
      O => \m_axi_sg_rdata[31]_0\(26)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(11),
      O => \m_axi_sg_rdata[31]_0\(27)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(12),
      O => \m_axi_sg_rdata[31]_0\(28)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(13),
      O => \m_axi_sg_rdata[31]_0\(29)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(14),
      O => \m_axi_sg_rdata[31]_0\(30)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(15),
      O => \m_axi_sg_rdata[31]_0\(31)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(16),
      O => \m_axi_sg_rdata[31]_0\(32)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(17),
      O => \m_axi_sg_rdata[31]_0\(33)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(4),
      O => \m_axi_sg_rdata[31]_0\(4)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(18),
      O => \m_axi_sg_rdata[31]_0\(34)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(19),
      O => \m_axi_sg_rdata[31]_0\(35)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(20),
      O => \m_axi_sg_rdata[31]_0\(36)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(21),
      O => \m_axi_sg_rdata[31]_0\(37)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(22),
      O => \m_axi_sg_rdata[31]_0\(38)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(23),
      O => \m_axi_sg_rdata[31]_0\(39)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(24),
      O => \m_axi_sg_rdata[31]_0\(40)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(25),
      O => \m_axi_sg_rdata[31]_0\(41)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(26),
      O => \m_axi_sg_rdata[31]_0\(42)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(27),
      O => \m_axi_sg_rdata[31]_0\(43)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(5),
      O => \m_axi_sg_rdata[31]_0\(5)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(28),
      O => \m_axi_sg_rdata[31]_0\(44)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(29),
      O => \m_axi_sg_rdata[31]_0\(45)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(30),
      O => \m_axi_sg_rdata[31]_0\(46)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_new(31),
      O => \m_axi_sg_rdata[31]_0\(47)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(6),
      O => \m_axi_sg_rdata[31]_0\(6)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(32),
      O => \m_axi_sg_rdata[31]_0\(48)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(33),
      O => \m_axi_sg_rdata[31]_0\(49)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[74]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(34),
      O => \m_axi_sg_rdata[31]_0\(50)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[75]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(35),
      O => \m_axi_sg_rdata[31]_0\(51)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[76]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(36),
      O => \m_axi_sg_rdata[31]_0\(52)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[77]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(37),
      O => \m_axi_sg_rdata[31]_0\(53)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[78]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(38),
      O => \m_axi_sg_rdata[31]_0\(54)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[79]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(39),
      O => \m_axi_sg_rdata[31]_0\(55)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(7),
      O => \m_axi_sg_rdata[31]_0\(7)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[80]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(40),
      O => \m_axi_sg_rdata[31]_0\(56)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[81]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(41),
      O => \m_axi_sg_rdata[31]_0\(57)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[82]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(42),
      O => \m_axi_sg_rdata[31]_0\(58)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[83]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(43),
      O => \m_axi_sg_rdata[31]_0\(59)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[84]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(44),
      O => \m_axi_sg_rdata[31]_0\(60)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[85]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(45),
      O => \m_axi_sg_rdata[31]_0\(61)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[86]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(46),
      O => \m_axi_sg_rdata[31]_0\(62)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[87]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(47),
      O => \m_axi_sg_rdata[31]_0\(63)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(8),
      O => \m_axi_sg_rdata[31]_0\(8)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(51),
      O => \m_axi_sg_rdata[31]_0\(64)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[96]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(52),
      O => \m_axi_sg_rdata[31]_0\(65)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[97]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(53),
      O => \m_axi_sg_rdata[31]_0\(66)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[98]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(54),
      O => \m_axi_sg_rdata[31]_0\(67)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[99]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => m_axis_mm2s_ftch_tdata_mcdma_new(55),
      O => \m_axi_sg_rdata[31]_0\(68)
    );
\GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => m_axi_sg_rdata(31),
      I1 => m_axi_sg_rvalid,
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \^current_bd_reg[31]\(9),
      O => \m_axi_sg_rdata[31]_0\(9)
    );
\GEN_NO_QUEUE.NO_FTCH_QUEUE_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_noqueue
     port map (
      E(0) => E(0),
      \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]_0\(25 downto 0) => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]\(25 downto 0),
      Q(25) => \nxtdesc_int_reg_n_0_[31]\,
      Q(24) => \nxtdesc_int_reg_n_0_[30]\,
      Q(23) => \nxtdesc_int_reg_n_0_[29]\,
      Q(22) => \nxtdesc_int_reg_n_0_[28]\,
      Q(21) => \nxtdesc_int_reg_n_0_[27]\,
      Q(20) => \nxtdesc_int_reg_n_0_[26]\,
      Q(19) => \nxtdesc_int_reg_n_0_[25]\,
      Q(18) => \nxtdesc_int_reg_n_0_[24]\,
      Q(17) => \nxtdesc_int_reg_n_0_[23]\,
      Q(16) => \nxtdesc_int_reg_n_0_[22]\,
      Q(15) => \nxtdesc_int_reg_n_0_[21]\,
      Q(14) => \nxtdesc_int_reg_n_0_[20]\,
      Q(13) => \nxtdesc_int_reg_n_0_[19]\,
      Q(12) => \nxtdesc_int_reg_n_0_[18]\,
      Q(11) => \nxtdesc_int_reg_n_0_[17]\,
      Q(10) => \nxtdesc_int_reg_n_0_[16]\,
      Q(9) => \nxtdesc_int_reg_n_0_[15]\,
      Q(8) => \nxtdesc_int_reg_n_0_[14]\,
      Q(7) => \nxtdesc_int_reg_n_0_[13]\,
      Q(6) => \nxtdesc_int_reg_n_0_[12]\,
      Q(5) => \nxtdesc_int_reg_n_0_[11]\,
      Q(4) => \nxtdesc_int_reg_n_0_[10]\,
      Q(3) => \nxtdesc_int_reg_n_0_[9]\,
      Q(2) => \nxtdesc_int_reg_n_0_[8]\,
      Q(1) => \nxtdesc_int_reg_n_0_[7]\,
      Q(0) => \nxtdesc_int_reg_n_0_[6]\,
      SR(0) => SR(0),
      \current_bd_reg[31]_0\(25 downto 0) => \^current_bd_reg[31]\(41 downto 16),
      \current_bd_reg[6]_0\(0) => \current_bd_reg[6]\(0),
      ftch_cmnd_data(25 downto 0) => ftch_cmnd_data(25 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk
    );
\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_1\,
      Q => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      R => SR(0)
    );
\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_0\,
      Q => \^ch2_nxtdesc_wren\,
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(4),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[10]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(4)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(5),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[11]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(5)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(6),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[12]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(6)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(7),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[13]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(7)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(8),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[14]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(8)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(9),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[15]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(9)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(10),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[16]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(10)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(11),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[17]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(11)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(12),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[18]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(12)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(13),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[19]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(13)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(14),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[20]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(14)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(15),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[21]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(15)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(16),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[22]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(16)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(17),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[23]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(17)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(18),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[24]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(18)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(19),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[25]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(19)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(20),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[26]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(20)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(21),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[27]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(21)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(22),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[28]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(22)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(23),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[29]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(23)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(24),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[30]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(24)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(25),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[31]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(0),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[6]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(1),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[7]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(1)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(2),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[8]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(2)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(3),
      I1 => ch1_use_crntdesc,
      I2 => \^gen_no_upr_msb_nxtdesc.ch1_nxtdesc_wren_reg_0\,
      I3 => \nxtdesc_int_reg_n_0_[9]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(3)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(4),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[10]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(4)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(5),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[11]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(5)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(6),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[12]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(6)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(7),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[13]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(7)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(8),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[14]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(8)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(9),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[15]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(9)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(10),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[16]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(10)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(11),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[17]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(11)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(12),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[18]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(12)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(13),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[19]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(13)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(14),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[20]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(14)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(15),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[21]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(15)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(16),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[22]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(16)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(17),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[23]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(17)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(18),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[24]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(18)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(19),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[25]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(19)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(20),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[26]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(20)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(21),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[27]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(21)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(22),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[28]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(22)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(23),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[29]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(23)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(24),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[30]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(24)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[31]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(25)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(0),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[6]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(1),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[7]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(1)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(2),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[8]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(2)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(3),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[9]\,
      O => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(3)
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\,
      Q => ftch_stale_desc,
      R => '0'
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(0),
      Q => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(0),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(10),
      Q => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(7),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(11),
      Q => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(8),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(12),
      Q => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(9),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(16),
      Q => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(10),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(17),
      Q => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(11),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(18),
      Q => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(12),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(19),
      Q => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(13),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(1),
      Q => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(1),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(24),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(24),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(25),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(25),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(26),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(26),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(27),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(27),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(28),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(28),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(29),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(29),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(2),
      Q => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(2),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(30),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(30),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(31),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(31),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(0),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(32),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(1),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(33),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(2),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(34),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(3),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(35),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(4),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(36),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(5),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(37),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(6),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(38),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(7),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(39),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(3),
      Q => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(3),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(8),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(40),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(9),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(41),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(10),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(42),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(11),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(43),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(12),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(44),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(13),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(45),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(14),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(46),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(15),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(47),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(4),
      Q => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(4),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(19),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(51),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(20),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(52),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(21),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(53),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(22),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(54),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(23),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(55),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(24),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(56),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(25),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(57),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(26),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(58),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(27),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(59),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(28),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(60),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(29),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(61),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(30),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(62),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[5]\,
      D => m_axi_sg_rdata(31),
      Q => m_axis_mm2s_ftch_tdata_mcdma_new(63),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(8),
      Q => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(5),
      R => SR(0)
    );
\MCDMA_BD_FETCH.data_concat_mcdma_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(9),
      Q => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(6),
      R => SR(0)
    );
\counter_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => '0',
      Q => \^q\(0),
      S => \counter_reg[1]_0\(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => \^q\(0),
      Q => \^q\(1),
      R => \counter_reg[1]_0\(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => \^q\(1),
      Q => p_0_in,
      R => \counter_reg[1]_0\(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => p_0_in,
      Q => \counter_reg_n_0_[3]\,
      R => \counter_reg[1]_0\(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[3]\,
      Q => p_1_in,
      R => \counter_reg[1]_0\(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => p_1_in,
      Q => \counter_reg_n_0_[5]\,
      R => \counter_reg[1]_0\(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[5]\,
      Q => \counter_reg_n_0_[6]\,
      R => \counter_reg[1]_0\(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[6]\,
      Q => \^q\(2),
      R => \counter_reg[1]_0\(0)
    );
\data_concat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(0),
      Q => m_axis_mm2s_ftch_tdata_new(0),
      R => SR(0)
    );
\data_concat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(10),
      Q => m_axis_mm2s_ftch_tdata_new(10),
      R => SR(0)
    );
\data_concat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(11),
      Q => m_axis_mm2s_ftch_tdata_new(11),
      R => SR(0)
    );
\data_concat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(12),
      Q => m_axis_mm2s_ftch_tdata_new(12),
      R => SR(0)
    );
\data_concat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(13),
      Q => m_axis_mm2s_ftch_tdata_new(13),
      R => SR(0)
    );
\data_concat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(14),
      Q => m_axis_mm2s_ftch_tdata_new(14),
      R => SR(0)
    );
\data_concat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(15),
      Q => m_axis_mm2s_ftch_tdata_new(15),
      R => SR(0)
    );
\data_concat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(16),
      Q => m_axis_mm2s_ftch_tdata_new(16),
      R => SR(0)
    );
\data_concat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(17),
      Q => m_axis_mm2s_ftch_tdata_new(17),
      R => SR(0)
    );
\data_concat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(18),
      Q => m_axis_mm2s_ftch_tdata_new(18),
      R => SR(0)
    );
\data_concat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(19),
      Q => m_axis_mm2s_ftch_tdata_new(19),
      R => SR(0)
    );
\data_concat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(1),
      Q => m_axis_mm2s_ftch_tdata_new(1),
      R => SR(0)
    );
\data_concat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(20),
      Q => m_axis_mm2s_ftch_tdata_new(20),
      R => SR(0)
    );
\data_concat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(21),
      Q => m_axis_mm2s_ftch_tdata_new(21),
      R => SR(0)
    );
\data_concat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(22),
      Q => m_axis_mm2s_ftch_tdata_new(22),
      R => SR(0)
    );
\data_concat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(23),
      Q => m_axis_mm2s_ftch_tdata_new(23),
      R => SR(0)
    );
\data_concat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(24),
      Q => m_axis_mm2s_ftch_tdata_new(24),
      R => SR(0)
    );
\data_concat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(25),
      Q => m_axis_mm2s_ftch_tdata_new(25),
      R => SR(0)
    );
\data_concat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(26),
      Q => m_axis_mm2s_ftch_tdata_new(26),
      R => SR(0)
    );
\data_concat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(27),
      Q => m_axis_mm2s_ftch_tdata_new(27),
      R => SR(0)
    );
\data_concat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(28),
      Q => m_axis_mm2s_ftch_tdata_new(28),
      R => SR(0)
    );
\data_concat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(29),
      Q => m_axis_mm2s_ftch_tdata_new(29),
      R => SR(0)
    );
\data_concat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(2),
      Q => m_axis_mm2s_ftch_tdata_new(2),
      R => SR(0)
    );
\data_concat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(30),
      Q => m_axis_mm2s_ftch_tdata_new(30),
      R => SR(0)
    );
\data_concat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(31),
      Q => m_axis_mm2s_ftch_tdata_new(31),
      R => SR(0)
    );
\data_concat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(3),
      Q => m_axis_mm2s_ftch_tdata_new(3),
      R => SR(0)
    );
\data_concat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(4),
      Q => m_axis_mm2s_ftch_tdata_new(4),
      R => SR(0)
    );
\data_concat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(5),
      Q => m_axis_mm2s_ftch_tdata_new(5),
      R => SR(0)
    );
\data_concat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(6),
      Q => m_axis_mm2s_ftch_tdata_new(6),
      R => SR(0)
    );
\data_concat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(7),
      Q => m_axis_mm2s_ftch_tdata_new(7),
      R => SR(0)
    );
\data_concat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(8),
      Q => m_axis_mm2s_ftch_tdata_new(8),
      R => SR(0)
    );
\data_concat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_0_in,
      D => m_axi_sg_rdata(9),
      Q => m_axis_mm2s_ftch_tdata_new(9),
      R => SR(0)
    );
mm2s_halted_set_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA003F00000000"
    )
        port map (
      I0 => mm2s_halt_cmplt,
      I1 => \^m_axi_sg_rvalid_0\,
      I2 => packet_in_progress,
      I3 => mm2s_dmacr(0),
      I4 => mm2s_stop_i,
      I5 => mm2s_halted_set_reg,
      O => mm2s_halted_set0
    );
\nxtdesc_int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => \^q\(0),
      O => lsbnxtdesc_tready
    );
\nxtdesc_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(10),
      Q => \nxtdesc_int_reg_n_0_[10]\,
      R => SR(0)
    );
\nxtdesc_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(11),
      Q => \nxtdesc_int_reg_n_0_[11]\,
      R => SR(0)
    );
\nxtdesc_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(12),
      Q => \nxtdesc_int_reg_n_0_[12]\,
      R => SR(0)
    );
\nxtdesc_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(13),
      Q => \nxtdesc_int_reg_n_0_[13]\,
      R => SR(0)
    );
\nxtdesc_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(14),
      Q => \nxtdesc_int_reg_n_0_[14]\,
      R => SR(0)
    );
\nxtdesc_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(15),
      Q => \nxtdesc_int_reg_n_0_[15]\,
      R => SR(0)
    );
\nxtdesc_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(16),
      Q => \nxtdesc_int_reg_n_0_[16]\,
      R => SR(0)
    );
\nxtdesc_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(17),
      Q => \nxtdesc_int_reg_n_0_[17]\,
      R => SR(0)
    );
\nxtdesc_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(18),
      Q => \nxtdesc_int_reg_n_0_[18]\,
      R => SR(0)
    );
\nxtdesc_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(19),
      Q => \nxtdesc_int_reg_n_0_[19]\,
      R => SR(0)
    );
\nxtdesc_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(20),
      Q => \nxtdesc_int_reg_n_0_[20]\,
      R => SR(0)
    );
\nxtdesc_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(21),
      Q => \nxtdesc_int_reg_n_0_[21]\,
      R => SR(0)
    );
\nxtdesc_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(22),
      Q => \nxtdesc_int_reg_n_0_[22]\,
      R => SR(0)
    );
\nxtdesc_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(23),
      Q => \nxtdesc_int_reg_n_0_[23]\,
      R => SR(0)
    );
\nxtdesc_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(24),
      Q => \nxtdesc_int_reg_n_0_[24]\,
      R => SR(0)
    );
\nxtdesc_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(25),
      Q => \nxtdesc_int_reg_n_0_[25]\,
      R => SR(0)
    );
\nxtdesc_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(26),
      Q => \nxtdesc_int_reg_n_0_[26]\,
      R => SR(0)
    );
\nxtdesc_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(27),
      Q => \nxtdesc_int_reg_n_0_[27]\,
      R => SR(0)
    );
\nxtdesc_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(28),
      Q => \nxtdesc_int_reg_n_0_[28]\,
      R => SR(0)
    );
\nxtdesc_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(29),
      Q => \nxtdesc_int_reg_n_0_[29]\,
      R => SR(0)
    );
\nxtdesc_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(30),
      Q => \nxtdesc_int_reg_n_0_[30]\,
      R => SR(0)
    );
\nxtdesc_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(31),
      Q => \nxtdesc_int_reg_n_0_[31]\,
      R => SR(0)
    );
\nxtdesc_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(6),
      Q => \nxtdesc_int_reg_n_0_[6]\,
      R => SR(0)
    );
\nxtdesc_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(7),
      Q => \nxtdesc_int_reg_n_0_[7]\,
      R => SR(0)
    );
\nxtdesc_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(8),
      Q => \nxtdesc_int_reg_n_0_[8]\,
      R => SR(0)
    );
\nxtdesc_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(9),
      Q => \nxtdesc_int_reg_n_0_[9]\,
      R => SR(0)
    );
packet_in_progress_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0A8A0"
    )
        port map (
      I0 => mm2s_scndry_resetn,
      I1 => m_axis_mm2s_ftch_tdata_new(59),
      I2 => packet_in_progress,
      I3 => \^m_axi_sg_rvalid_0\,
      I4 => m_axis_mm2s_ftch_tdata_new(58),
      O => \GEN_ASYNC_RESET.scndry_resetn_reg\
    );
updt_data_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAA8888"
    )
        port map (
      I0 => mm2s_scndry_resetn,
      I1 => \^m_axi_sg_rvalid_0\,
      I2 => updt_data_reg(0),
      I3 => updt_data_reg_0,
      I4 => s_axis_mm2s_updtptr_tvalid,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg_0\
    );
\updt_data_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAA8888"
    )
        port map (
      I0 => s2mm_scndry_resetn,
      I1 => \^m_axis_s2mm_ftch_tvalid_new\,
      I2 => updt_data_reg(0),
      I3 => updt_data_reg_1,
      I4 => s_axis_s2mm_updtptr_tvalid,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg_1\
    );
\updt_desc_reg0[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => \^q\(2),
      I2 => ftch_cmnd_data(26),
      O => \^m_axi_sg_rvalid_0\
    );
\updt_desc_reg0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => \^q\(2),
      I2 => E(0),
      O => \^m_axis_s2mm_ftch_tvalid_new\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_mngr is
  port (
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\ : out STD_LOGIC;
    ch1_updt_done : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ : out STD_LOGIC;
    ch2_updt_done : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_active_i_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_active_i_reg\ : out STD_LOGIC;
    mm2s_updt_idle : out STD_LOGIC;
    s2mm_updt_idle : out STD_LOGIC;
    s_axis_updt_cmd_tvalid : out STD_LOGIC;
    updt_done : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\ : out STD_LOGIC;
    mm2s_dma_interr_set : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\ : out STD_LOGIC;
    mm2s_dma_slverr_set : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\ : out STD_LOGIC;
    mm2s_dma_decerr_set : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_idle_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ : out STD_LOGIC;
    s2mm_dma_interr_set : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ : out STD_LOGIC;
    s2mm_dma_slverr_set : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ : out STD_LOGIC;
    s2mm_dma_decerr_set : out STD_LOGIC;
    sg_updt_error0 : out STD_LOGIC;
    s2mm_updt_slverr_set : out STD_LOGIC;
    s2mm_updt_decerr_set : out STD_LOGIC;
    s2mm_updt_interr_set : out STD_LOGIC;
    updt_error_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_pntr_cs_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_updt_cmd_tvalid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\ : out STD_LOGIC;
    updt_sts_clr : out STD_LOGIC;
    updt_sts_clr_1 : out STD_LOGIC;
    \update_address_reg[31]\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \updt_error_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    ch2_updt_ioc_irq_set0 : in STD_LOGIC;
    updt_decerr_i : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    updt_done_reg : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    idle_reg : in STD_LOGIC;
    \mm2s_ns0__1\ : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    all_is_idle_d1 : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_error : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_active_i_reg_0\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_active_i_reg_0\ : in STD_LOGIC;
    ch1_updt_ioc : in STD_LOGIC;
    \FSM_onehot_pntr_cs_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_updt_cmd_tready : in STD_LOGIC;
    ftch_error_capture : in STD_LOGIC;
    s_axis_mm2s_updtptr_tvalid : in STD_LOGIC;
    s_axis_s2mm_updtptr_tvalid : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.desc_update_done_reg\ : in STD_LOGIC;
    s_axis_mm2s_updtsts_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_ftch_idle : in STD_LOGIC;
    mm2s_cs : in STD_LOGIC;
    cmnds_queued_shift : in STD_LOGIC;
    s_axis_s2mm_updtsts_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \update_address_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ch1_dma_interr : in STD_LOGIC;
    ch1_dma_slverr : in STD_LOGIC;
    ch1_dma_decerr : in STD_LOGIC;
    ch2_dma_interr : in STD_LOGIC;
    ch2_dma_slverr : in STD_LOGIC;
    ch2_dma_decerr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_mngr is
  signal \^gen_ch1_update.ch1_active_i_reg\ : STD_LOGIC;
  signal I_UPDT_SG_n_34 : STD_LOGIC;
  signal ch1_active_i0 : STD_LOGIC;
  signal ch1_updt_ioc_irq_set0 : STD_LOGIC;
  signal \^s_axis_updt_cmd_tvalid\ : STD_LOGIC;
  signal updt_decerr : STD_LOGIC;
  signal \^updt_done\ : STD_LOGIC;
  signal \^updt_error_reg\ : STD_LOGIC;
  signal updt_interr : STD_LOGIC;
  signal updt_slverr : STD_LOGIC;
begin
  \GEN_CH1_UPDATE.ch1_active_i_reg\ <= \^gen_ch1_update.ch1_active_i_reg\;
  s_axis_updt_cmd_tvalid <= \^s_axis_updt_cmd_tvalid\;
  updt_done <= \^updt_done\;
  updt_error_reg <= \^updt_error_reg\;
I_UPDT_CMDSTS_IF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_cmdsts_if
     port map (
      \GEN_CH1_UPDATE.ch1_updt_done_reg\ => \^gen_ch1_update.ch1_active_i_reg\,
      SR(0) => SR(0),
      ch1_active_i0 => ch1_active_i0,
      ch1_updt_ioc => ch1_updt_ioc,
      ch1_updt_ioc_irq_set0 => ch1_updt_ioc_irq_set0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid => \^s_axis_updt_cmd_tvalid\,
      s_axis_updt_cmd_tvalid_reg_0(0) => s_axis_updt_cmd_tvalid_reg(0),
      s_axis_updt_cmd_tvalid_reg_1 => I_UPDT_SG_n_34,
      updt_decerr => updt_decerr,
      updt_decerr_i => updt_decerr_i,
      updt_done_reg_0 => \^updt_done\,
      updt_done_reg_1 => updt_done_reg,
      updt_error_reg_0 => \^updt_error_reg\,
      updt_interr => updt_interr,
      updt_interr_i => updt_interr_i,
      updt_slverr => updt_slverr,
      updt_slverr_i => updt_slverr_i
    );
I_UPDT_SG: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_sm
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \FSM_onehot_pntr_cs_reg[0]\ => \FSM_onehot_pntr_cs_reg[0]\,
      \FSM_onehot_pntr_cs_reg[1]\(0) => \FSM_onehot_pntr_cs_reg[1]\(0),
      \FSM_sequential_updt_cs_reg[0]_0\ => I_UPDT_SG_n_34,
      \FSM_sequential_updt_cs_reg[1]_0\ => \^updt_done\,
      \GEN_CH1_UPDATE.ch1_active_i_reg_0\ => \^gen_ch1_update.ch1_active_i_reg\,
      \GEN_CH1_UPDATE.ch1_active_i_reg_1\ => \GEN_CH1_UPDATE.ch1_active_i_reg_0\,
      \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\,
      \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1\ => mm2s_dma_decerr_set,
      \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2\(0) => \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0\(0),
      \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\,
      \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_1\ => mm2s_dma_interr_set,
      \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\,
      \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_1\ => mm2s_dma_slverr_set,
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_idle_reg\,
      \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0\ => \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\,
      \GEN_CH2_UPDATE.ch2_active_i_reg_0\ => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      \GEN_CH2_UPDATE.ch2_active_i_reg_1\ => \GEN_CH2_UPDATE.ch2_active_i_reg_0\,
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0\ => \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\,
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1\ => s2mm_dma_decerr_set,
      \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0\ => \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\,
      \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1\ => s2mm_dma_interr_set,
      \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0\ => \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\,
      \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1\ => s2mm_dma_slverr_set,
      \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0\ => s2mm_updt_decerr_set,
      \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\ => \^updt_error_reg\,
      \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0\ => s2mm_updt_interr_set,
      \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0\ => \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\,
      \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0\ => s2mm_updt_slverr_set,
      \GEN_DESC_UPDT_NO_QUEUE.desc_update_done_reg\ => \GEN_DESC_UPDT_NO_QUEUE.desc_update_done_reg\,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      all_is_idle_d1 => all_is_idle_d1,
      ch1_active_i0 => ch1_active_i0,
      ch1_dma_decerr => ch1_dma_decerr,
      ch1_dma_interr => ch1_dma_interr,
      ch1_dma_slverr => ch1_dma_slverr,
      ch1_updt_done => ch1_updt_done,
      ch1_updt_ioc_irq_set0 => ch1_updt_ioc_irq_set0,
      ch2_dma_decerr => ch2_dma_decerr,
      ch2_dma_interr => ch2_dma_interr,
      ch2_dma_slverr => ch2_dma_slverr,
      ch2_updt_done => ch2_updt_done,
      ch2_updt_ioc_irq_set0 => ch2_updt_ioc_irq_set0,
      cmnds_queued_shift => cmnds_queued_shift,
      dma_decerr_reg => dma_decerr_reg,
      dma_decerr_reg_0 => dma_decerr_reg_0,
      dma_interr_reg => dma_interr_reg,
      dma_interr_reg_0 => dma_interr_reg_0,
      dma_slverr_reg => dma_slverr_reg,
      dma_slverr_reg_0 => dma_slverr_reg_0,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      ftch_error => ftch_error,
      ftch_error_capture => ftch_error_capture,
      idle_reg => idle_reg,
      idle_reg_0 => idle_reg_0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_cs => mm2s_cs,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_ftch_idle => mm2s_ftch_idle,
      \mm2s_ns0__1\ => \mm2s_ns0__1\,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_updt_idle => mm2s_updt_idle,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_updt_idle => s2mm_updt_idle,
      s_axis_mm2s_updtptr_tvalid => s_axis_mm2s_updtptr_tvalid,
      s_axis_mm2s_updtsts_tdata(0) => s_axis_mm2s_updtsts_tdata(0),
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      s_axis_s2mm_updtsts_tdata(0) => s_axis_s2mm_updtsts_tdata(0),
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid => \^s_axis_updt_cmd_tvalid\,
      sg_updt_error0 => sg_updt_error0,
      \update_address_reg[31]_0\(26 downto 0) => \update_address_reg[31]\(26 downto 0),
      \update_address_reg[31]_1\(25 downto 0) => \update_address_reg[31]_0\(25 downto 0),
      updt_decerr => updt_decerr,
      \updt_error_addr_reg[31]_0\(25 downto 0) => \updt_error_addr_reg[31]\(25 downto 0),
      updt_interr => updt_interr,
      updt_slverr => updt_slverr,
      updt_sts_clr => updt_sts_clr,
      updt_sts_clr_1 => updt_sts_clr_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_q_mngr is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ch1_updt_ioc : out STD_LOGIC;
    ch1_dma_interr : out STD_LOGIC;
    ch1_dma_slverr : out STD_LOGIC;
    ch1_dma_decerr : out STD_LOGIC;
    ch2_dma_interr : out STD_LOGIC;
    ch2_dma_slverr : out STD_LOGIC;
    ch2_dma_decerr : out STD_LOGIC;
    ch2_updt_ioc_irq_set0 : out STD_LOGIC;
    \FSM_onehot_pntr_cs_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_pntr_cs_reg[2]_0\ : out STD_LOGIC;
    \EOF_DET.hold_new_pkt_reg\ : out STD_LOGIC;
    \EOF_DET.hold_new_pkt_reg_0\ : out STD_LOGIC;
    \EOF_DET.hold_new_pkt_reg_1\ : out STD_LOGIC;
    \updt_curdesc_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    updt_ioc_reg : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    s_axis_mm2s_updtsts_tdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mm2s_dma_interr_set : in STD_LOGIC;
    mm2s_dma_slverr_set : in STD_LOGIC;
    mm2s_dma_decerr_set : in STD_LOGIC;
    updt2_ioc_reg : in STD_LOGIC;
    s_axis_s2mm_updtsts_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s2mm_dma_interr_set : in STD_LOGIC;
    s2mm_dma_slverr_set : in STD_LOGIC;
    s2mm_dma_decerr_set : in STD_LOGIC;
    updt_done : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    dma2_decerr_reg : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    \EOF_DET.hold_new_pkt_reg_2\ : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    \EOF_DET.trigger_pulse_reg\ : in STD_LOGIC;
    s2mm_tailpntr_updated_pkt : in STD_LOGIC;
    \EOF_DET.trigger_pulse_reg_0\ : in STD_LOGIC;
    \EOF_DET.trigger_pulse_reg_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \updt_curdesc_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_q_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_q_mngr is
begin
\GEN_NO_QUEUE.I_NO_UPDT_DESC_QUEUE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_noqueue
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \EOF_DET.hold_new_pkt_reg\ => \EOF_DET.hold_new_pkt_reg\,
      \EOF_DET.hold_new_pkt_reg_0\ => \EOF_DET.hold_new_pkt_reg_0\,
      \EOF_DET.hold_new_pkt_reg_1\ => \EOF_DET.hold_new_pkt_reg_1\,
      \EOF_DET.hold_new_pkt_reg_2\ => \EOF_DET.hold_new_pkt_reg_2\,
      \EOF_DET.trigger_pulse_reg\ => \EOF_DET.trigger_pulse_reg\,
      \EOF_DET.trigger_pulse_reg_0\ => \EOF_DET.trigger_pulse_reg_0\,
      \EOF_DET.trigger_pulse_reg_1\ => \EOF_DET.trigger_pulse_reg_1\,
      \FSM_onehot_pntr_cs_reg[2]_0\ => \FSM_onehot_pntr_cs_reg[2]\,
      \FSM_onehot_pntr_cs_reg[2]_1\ => \FSM_onehot_pntr_cs_reg[2]_0\,
      \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg_0\(0) => \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg\(0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      ch1_dma_decerr => ch1_dma_decerr,
      ch1_dma_interr => ch1_dma_interr,
      ch1_dma_slverr => ch1_dma_slverr,
      ch1_updt_ioc => ch1_updt_ioc,
      ch2_dma_decerr => ch2_dma_decerr,
      ch2_dma_interr => ch2_dma_interr,
      ch2_dma_slverr => ch2_dma_slverr,
      ch2_updt_ioc_irq_set0 => ch2_updt_ioc_irq_set0,
      dma2_decerr_reg_0 => dma2_decerr_reg,
      dma_decerr_reg_0 => dma_decerr_reg,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_dma_decerr_set => mm2s_dma_decerr_set,
      mm2s_dma_interr_set => mm2s_dma_interr_set,
      mm2s_dma_slverr_set => mm2s_dma_slverr_set,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      s2mm_dma_decerr_set => s2mm_dma_decerr_set,
      s2mm_dma_interr_set => s2mm_dma_interr_set,
      s2mm_dma_slverr_set => s2mm_dma_slverr_set,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_tailpntr_updated_pkt => s2mm_tailpntr_updated_pkt,
      s_axis_mm2s_updtsts_tdata(3 downto 0) => s_axis_mm2s_updtsts_tdata(3 downto 0),
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_updtsts_tdata(4 downto 0) => s_axis_s2mm_updtsts_tdata(4 downto 0),
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      updt2_ioc_reg_0 => updt2_ioc_reg,
      \updt_curdesc_reg[31]_0\(25 downto 0) => \updt_curdesc_reg[31]\(25 downto 0),
      \updt_curdesc_reg[31]_1\(25 downto 0) => \updt_curdesc_reg[31]_0\(25 downto 0),
      updt_done => updt_done,
      updt_ioc_reg_0 => updt_ioc_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  port (
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bready : out STD_LOGIC;
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_63
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[2]_0\(0) => Q(0),
      Q(2) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      \INFERRED_GEN.data_reg[2][0]_srl3_0\ => FIFO_Full_reg_n_0,
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
m_axi_sg_bready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg_n_0,
      O => m_axi_sg_bready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_data2wsc_calc_err_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  \INFERRED_GEN.cnt_i_reg[2]\ <= \^inferred_gen.cnt_i_reg[2]\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_64
     port map (
      D(0) => addr_i_p1(0),
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \^inferred_gen.cnt_i_reg[2]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      fifo_full_p1 => fifo_full_p1,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\
     port map (
      D(2 downto 0) => D(2 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\(0) => addr_i_p1(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \^inferred_gen.cnt_i_reg[2]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(0) => \out\(0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_calc_err_reg(1 downto 0) => sig_data2wsc_calc_err_reg(1 downto 0),
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    FIFO_Full_reg_1 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_xfer_calc_err_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    FIFO_Full_reg_2 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_13
     port map (
      FIFO_Full_reg => FIFO_Full_reg_2,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(46 downto 0) => \in\(46 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(47 downto 0) => \out\(47 downto 0),
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      \sig_next_addr_reg_reg[0]\ => \^fifo_full_reg_0\,
      \sig_next_addr_reg_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_xfer_calc_err_reg_reg => sig_xfer_calc_err_reg_reg
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
\sig_xfer_addr_reg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fifo_full_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]\,
      O => FIFO_Full_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_28\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_halt_reg_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 45 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_28\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_28\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_29
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SS(0) => SS(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_halt_reg_reg_0 => sig_halt_reg_reg_0,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_30\
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(45 downto 0) => \in\(45 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(46 downto 0) => \out\(46 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      \sig_next_addr_reg_reg[0]\ => \^fifo_full_reg_0\,
      \sig_next_addr_reg_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    FIFO_Full_reg_1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dbeat_cntr_eq_1 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
  signal \^sig_halt_reg_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
  sig_halt_reg_reg <= \^sig_halt_reg_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_22
     port map (
      D(6 downto 0) => D(7 downto 1),
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SR(0) => SR(0),
      SS(0) => SS(0),
      fifo_full_p1 => fifo_full_p1,
      full => full,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(2 downto 0) => sig_cmd_fifo_data_out(9 downto 7),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[7]\(7 downto 0) => Q(7 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \^sig_dqual_reg_empty_reg\,
      sig_dqual_reg_empty_reg_0 => sig_last_dbeat_reg,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg_reg => \^sig_halt_reg_reg\,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(15 downto 4) => \out\(12 downto 1),
      \out\(3 downto 1) => sig_cmd_fifo_data_out(9 downto 7),
      \out\(0) => \out\(0),
      sig_dbeat_cntr_eq_1 => sig_dbeat_cntr_eq_1,
      \sig_dbeat_cntr_reg[0]\ => \^sig_dqual_reg_empty_reg\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => \^sig_halt_reg_reg\,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mmap_rst_reg_n_reg_0 => sig_mmap_rst_reg_n_reg_1,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      sig_next_calc_error_reg_reg(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \sig_next_tag_reg_reg[0]\ => \^fifo_full_reg_0\,
      \sig_next_tag_reg_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SS(0)
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fifo_full_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]\,
      O => FIFO_Full_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg_1 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \OMIT_UNPACKING.lsig_ld_cmd\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\ is
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_31
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \OMIT_UNPACKING.lsig_ld_cmd\ => \OMIT_UNPACKING.lsig_ld_cmd\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SS(0)
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fifo_full_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]\,
      O => FIFO_Full_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    m_axi_s2mm_bready_0 : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]_0\ => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      \INFERRED_GEN.cnt_i_reg[3]_1\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[3]_2\(0) => \INFERRED_GEN.cnt_i_reg[3]_1\(0),
      Q(3) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(2 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(2 downto 0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      addr(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => \INFERRED_GEN.cnt_i_reg[3]_1\(0)
    );
m_axi_s2mm_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => FIFO_Full_reg_n_0,
      I1 => sig_inhibit_rdy_n,
      I2 => m_axi_s2mm_bready_0,
      O => m_axi_s2mm_bready
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F00F000F0FF0F"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \out\,
      I3 => \USE_SRL_FIFO.sig_wr_fifo\,
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AADAAAAAAAAA55A5"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \out\,
      I3 => \USE_SRL_FIFO.sig_wr_fifo\,
      I4 => Q(0),
      I5 => Q(1),
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F700FF00FF00EF0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \out\,
      I3 => \USE_SRL_FIFO.sig_wr_fifo\,
      I4 => Q(0),
      I5 => Q(1),
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0080EEFE1101"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \out\,
      I3 => \USE_SRL_FIFO.sig_wr_fifo\,
      I4 => Q(3),
      I5 => Q(2),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sel : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_data2wsc_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ <= \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\;
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_12\
     port map (
      D(0) => addr_i_p1(0),
      FIFO_Full_reg => \^sel\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]_2\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_3\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[3]_1\ => \INFERRED_GEN.cnt_i_reg[3]_1\,
      \INFERRED_GEN.cnt_i_reg[3]_2\(0) => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      Q(3) => \USE_SRL_FIFO.sig_rd_empty\,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => \^sel\,
      FIFO_Full_reg_0(0) => addr_i_p1(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \^gen_enable_indet_btt.sig_coelsc_reg_empty_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(3) => \USE_SRL_FIFO.sig_rd_empty\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(3 downto 0) => Q(3 downto 0),
      \in\(5 downto 0) => \in\(5 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_data2wsc_valid => sig_data2wsc_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : in STD_LOGIC;
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal DYNSHREG_F_I_n_28 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 32 to 32 );
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_14
     port map (
      D(1) => D(2),
      D(0) => D(0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0) => Q(2 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(2) => \USE_SRL_FIFO.sig_rd_empty\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => sig_cmd_fifo_data_out(32),
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_ld_dre_cmd_reg => DYNSHREG_F_I_n_28,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6\
     port map (
      D(0) => D(1),
      E(0) => E(0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(2) => \USE_SRL_FIFO.sig_rd_empty\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ => DYNSHREG_F_I_n_28,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ => \^fifo_full_reg_0\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      \in\(26 downto 0) => \in\(26 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(25 downto 24) => \out\(24 downto 23),
      \out\(23) => sig_cmd_fifo_data_out(32),
      \out\(22 downto 0) => \out\(22 downto 0),
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized7\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg : in STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg_0 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized7\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized7\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_5 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  SS(0) <= \^ss\(0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1\
     port map (
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_2\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      Q(4) => Q(0),
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      SS(0) => \^ss\(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => \^out\(1),
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_dre2ibtt_tlast_reg_reg => sig_dre2ibtt_tlast_reg_reg,
      sig_dre2ibtt_tlast_reg_reg_0 => sig_dre2ibtt_tlast_reg_reg_0,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_strm_tlast => sig_strm_tlast,
      slice_insert_valid => slice_insert_valid
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized7\
     port map (
      \INFERRED_GEN.data_reg[15][0]_srl16_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.data_reg[15][0]_srl16_1\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      addr(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      addr(3) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      \in\(0) => \in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(1 downto 0) => \^out\(1 downto 0),
      slice_insert_valid => slice_insert_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized8\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_halt_reg_dly3_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    \sig_xfer_addr_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_single_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    \sig_s_ready_dup_i_2__1\ : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_s_ready_dup_i_3__0\ : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_single_dbeat_reg_0 : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized8\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized8\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_13 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_14 : STD_LOGIC;
  signal DYNSHREG_F_I_n_9 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 10 downto 7 );
  signal \^sig_s_ready_out_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_s_ready_out_reg <= \^sig_s_ready_out_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
     port map (
      D(6 downto 0) => D(7 downto 1),
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[1]_0\(1) => CNTR_INCR_DECR_ADDN_F_I_n_13,
      \INFERRED_GEN.cnt_i_reg[1]_0\(0) => CNTR_INCR_DECR_ADDN_F_I_n_14,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_2\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]_0\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(3 downto 0) => sig_cmd_fifo_data_out(10 downto 7),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      \sig_dbeat_cntr_reg[0]\ => sig_single_dbeat_reg,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_last_dbeat_reg,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_1,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => DYNSHREG_F_I_n_9,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_dly3_reg => sig_halt_reg_dly3_reg,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      \sig_s_ready_dup_i_2__1\ => \sig_s_ready_dup_i_2__1\,
      \sig_s_ready_dup_i_3__0_0\ => \sig_s_ready_dup_i_3__0\,
      sig_s_ready_out_reg => \^sig_s_ready_out_reg\,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized8\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(6 downto 4) => \out\(2 downto 0),
      \out\(3 downto 0) => sig_cmd_fifo_data_out(10 downto 7),
      \sig_dbeat_cntr_reg[0]\ => \^sig_s_ready_out_reg\,
      sig_last_dbeat_reg => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg_0,
      sig_mmap_rst_reg_n_reg_0 => sig_mmap_rst_reg_n_reg_1,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_next_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_next_calc_error_reg_reg_1(9 downto 0) => sig_next_calc_error_reg_reg(9 downto 0),
      sig_next_calc_error_reg_reg_2(1) => CNTR_INCR_DECR_ADDN_F_I_n_13,
      sig_next_calc_error_reg_reg_2(0) => CNTR_INCR_DECR_ADDN_F_I_n_14,
      sig_single_dbeat_reg => sig_single_dbeat_reg,
      sig_single_dbeat_reg_0 => sig_single_dbeat_reg_0,
      \sig_xfer_addr_reg_reg[0]\(2 downto 0) => \sig_xfer_addr_reg_reg[0]\(2 downto 0),
      \sig_xfer_len_reg_reg[2]\ => DYNSHREG_F_I_n_9
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 38 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 38 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "warning";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 128;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 4992;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 123;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 123;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 39;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 39;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal \^wr_data_count\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wrp_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 38 to 38 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair270";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 39;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 39;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 4992;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 128;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 39;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 39;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 39;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 39;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 39;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 39;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 39;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 39;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 39;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 39;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 39;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(38) <= \<const0>\;
  dout(37 downto 0) <= \^dout\(37 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7 downto 4) <= \^wr_data_count\(7 downto 4);
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(1 downto 0) => rd_pntr_ext(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(0) => count_value_i(1),
      \gwdc.wr_data_count_i_reg[7]_i_2\(1 downto 0) => wr_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_15,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\
     port map (
      addra(6 downto 0) => wr_pntr_ext(6 downto 0),
      addrb(6 downto 0) => rd_pntr_ext(6 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(38) => '0',
      dina(37 downto 0) => din(37 downto 0),
      dinb(38 downto 0) => B"000000000000000000000000000000000000000",
      douta(38 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(38 downto 0),
      doutb(38) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(38),
      doutb(37 downto 0) => \^dout\(37 downto 0),
      ena => '0',
      enb => rdp_inst_n_12,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => \^wr_data_count\(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => \^wr_data_count\(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => \^wr_data_count\(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => \^wr_data_count\(7),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_33\
     port map (
      DI(0) => rdp_inst_n_0,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_12,
      Q(6 downto 0) => rd_pntr_ext(6 downto 0),
      S(3) => rdp_inst_n_8,
      S(2) => rdp_inst_n_9,
      S(1) => rdp_inst_n_10,
      S(0) => rdp_inst_n_11,
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[2]_0\(0) => rdp_inst_n_14,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_15,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ => \^full\,
      \gwdc.wr_data_count_i_reg[7]\(7) => wrp_inst_n_1,
      \gwdc.wr_data_count_i_reg[7]\(6 downto 0) => wr_pntr_ext(6 downto 0),
      \gwdc.wr_data_count_i_reg[7]_i_2\(0) => count_value_i(1),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_34\
     port map (
      E(0) => rdp_inst_n_12,
      Q(6) => rdpp1_inst_n_0,
      Q(5) => rdpp1_inst_n_1,
      Q(4) => rdpp1_inst_n_2,
      Q(3) => rdpp1_inst_n_3,
      Q(2) => rdpp1_inst_n_4,
      Q(1) => rdpp1_inst_n_5,
      Q(0) => rdpp1_inst_n_6,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_35
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_36\
     port map (
      D(3 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(7 downto 4),
      DI(1) => rdp_inst_n_0,
      DI(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(7) => wrp_inst_n_1,
      Q(6 downto 0) => wr_pntr_ext(6 downto 0),
      S(2) => rdp_inst_n_14,
      S(1) => \gen_fwft.rdpp1_inst_n_0\,
      S(0) => \gen_fwft.rdpp1_inst_n_1\,
      \count_value_i_reg[5]_0\ => \^full\,
      \count_value_i_reg[7]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_12,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_6,
      \gwdc.wr_data_count_i_reg[7]\(3) => rdp_inst_n_8,
      \gwdc.wr_data_count_i_reg[7]\(2) => rdp_inst_n_9,
      \gwdc.wr_data_count_i_reg[7]\(1) => rdp_inst_n_10,
      \gwdc.wr_data_count_i_reg[7]\(0) => rdp_inst_n_11,
      \gwdc.wr_data_count_i_reg[7]_0\(4 downto 0) => rd_pntr_ext(5 downto 1),
      \gwdc.wr_data_count_i_reg[7]_i_2_0\(0) => count_value_i(1),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_37\
     port map (
      E(0) => ram_wr_en_pf,
      Q(6) => wrpp1_inst_n_0,
      Q(5) => wrpp1_inst_n_1,
      Q(4) => wrpp1_inst_n_2,
      Q(3) => wrpp1_inst_n_3,
      Q(2) => wrpp1_inst_n_4,
      Q(1) => wrpp1_inst_n_5,
      Q(0) => wrpp1_inst_n_6,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0_38\
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[6]\ => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "warning";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 144;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrp_inst_n_1 : STD_LOGIC;
  signal wrp_inst_n_7 : STD_LOGIC;
  signal wrp_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair364";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair364";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      D(0) => \gen_fwft.rdpp1_inst_n_0\,
      Q(0) => rd_pntr_ext(0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gwdc.wr_data_count_i_reg[0]\(0) => wr_pntr_ext(0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrp_inst_n_7,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(8 downto 0) => din(8 downto 0),
      dinb(8 downto 0) => B"000000000",
      douta(8 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(8 downto 0),
      doutb(8 downto 0) => dout(8 downto 0),
      ena => '0',
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.rdpp1_inst_n_0\,
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized10\
     port map (
      D(2 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 2),
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => wrpp1_inst_n_3,
      going_full1 => going_full1,
      \gwdc.wr_data_count_i_reg[4]\ => wrp_inst_n_8,
      \gwdc.wr_data_count_i_reg[4]_0\(4) => wrp_inst_n_1,
      \gwdc.wr_data_count_i_reg[4]_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11\
     port map (
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      enb => rdp_inst_n_8,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized10_15\
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      clr_full => clr_full,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[2]_0\ => wrp_inst_n_8,
      \count_value_i_reg[4]_0\(4) => wrp_inst_n_1,
      \count_value_i_reg[4]_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[4]_1\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_8,
      full => \^full\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => wrp_inst_n_7,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(2) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(1) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => rdpp1_inst_n_3,
      going_full1 => going_full1,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized11_16\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "warning";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 128;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 4864;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 123;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 123;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 8;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 7;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 38;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 8;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 7;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 7;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair352";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 4864;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 128;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_8,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized3\
     port map (
      addra(6 downto 0) => wr_pntr_ext(6 downto 0),
      addrb(6 downto 0) => rd_pntr_ext(6 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(37 downto 0) => din(37 downto 0),
      dinb(37 downto 0) => B"00000000000000000000000000000000000000",
      douta(37 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(37 downto 0),
      doutb(37 downto 0) => dout(37 downto 0),
      ena => '0',
      enb => rdp_inst_n_9,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\
     port map (
      E(0) => ram_wr_en_pf,
      Q(6 downto 0) => rd_pntr_ext(6 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_9,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6 downto 0) => wr_pntr_ext(6 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ => \^full\,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\
     port map (
      E(0) => rdp_inst_n_9,
      Q(6) => rdpp1_inst_n_0,
      Q(5) => rdpp1_inst_n_1,
      Q(4) => rdpp1_inst_n_2,
      Q(3) => rdpp1_inst_n_3,
      Q(2) => rdpp1_inst_n_4,
      Q(1) => rdpp1_inst_n_5,
      Q(0) => rdpp1_inst_n_6,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_17
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_18\
     port map (
      E(0) => ram_wr_en_pf,
      Q(6 downto 0) => wr_pntr_ext(6 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \count_value_i_reg[6]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_9,
      \gen_pntr_flags_cc.ram_empty_i_reg\(6) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(5) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(4) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg\(2) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg\(1) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => rdpp1_inst_n_6,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_19\
     port map (
      E(0) => ram_wr_en_pf,
      Q(6) => wrpp1_inst_n_0,
      Q(5) => wrpp1_inst_n_1,
      Q(4) => wrpp1_inst_n_2,
      Q(3) => wrpp1_inst_n_3,
      Q(2) => wrpp1_inst_n_4,
      Q(1) => wrpp1_inst_n_5,
      Q(0) => wrpp1_inst_n_6,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0_20\
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[6]\ => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : out STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_ic_reg_0\ : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwack.wr_ack_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\ : label is "soft_lutpair228";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3\ : label is "soft_lutpair228";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 4;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
begin
  SR(0) <= \^sr\(0);
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555FFD5"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800FF00F800"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I3 => \/i__n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010000000"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      I2 => \/i__n_0\,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rst,
      I1 => \^wrst_busy\,
      I2 => rst_d1,
      O => clr_full
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^sr\(0),
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFF80000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^sr\(0)
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^sr\(0),
      I1 => \guf.underflow_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => rst,
      I1 => \gen_rst_ic.fifo_wr_rst_ic\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      I4 => \gwack.wr_ack_i_reg\,
      I5 => wr_en,
      O => \gen_rst_ic.fifo_wr_rst_ic_reg_0\
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    \gen_rst_ic.fifo_wr_rst_ic_reg_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    rst : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \^clr_full\ : STD_LOGIC;
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\ : label is "soft_lutpair196";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\ : label is "soft_lutpair196";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 4;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[5]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair197";
begin
  clr_full <= \^clr_full\;
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555FFD5"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800FF00F800"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I3 => \/i__n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010000000"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      I2 => \/i__n_0\,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \^clr_full\,
      I3 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I4 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rst,
      I1 => \^wrst_busy\,
      I2 => rst_d1,
      O => \^clr_full\
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFF80000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\grdc.rd_data_count_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[0]\(1),
      I1 => \grdc.rd_data_count_i_reg[0]\(0),
      I2 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => \guf.underflow_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => rst,
      I1 => \gen_rst_ic.fifo_wr_rst_ic\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      I4 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I5 => wr_en,
      O => \gen_rst_ic.fifo_wr_rst_ic_reg_0\
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reg_module is
  port (
    s_axi_lite_arready : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[102]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\ : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    sg_interr_reg : out STD_LOGIC;
    sg_slverr_reg : out STD_LOGIC;
    sg_decerr_reg : out STD_LOGIC;
    mm2s_dmacr : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halted_reg : out STD_LOGIC;
    idle_reg : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    sg_interr_reg_0 : out STD_LOGIC;
    sg_slverr_reg_0 : out STD_LOGIC;
    sg_decerr_reg_0 : out STD_LOGIC;
    s2mm_dmacr : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    halted_reg_0 : out STD_LOGIC;
    s2mm_tailpntr_updated : out STD_LOGIC;
    tvalid_int1 : out STD_LOGIC;
    tvalid_int2 : out STD_LOGIC;
    s2mm_tailpntr_updated_pkt : out STD_LOGIC;
    m_axi_sg_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s2mm_tvalid_latch : out STD_LOGIC;
    s2mm_tvalid_latch_del : out STD_LOGIC;
    soft_reset_re0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[54]\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[78]\ : out STD_LOGIC;
    ch1_dly_fast_cnt0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ : out STD_LOGIC;
    \ch1_delay_zero__6\ : out STD_LOGIC;
    ch2_dly_fast_cnt0 : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ : out STD_LOGIC;
    \ch2_delay_zero__6\ : out STD_LOGIC;
    \GEN_S2MM_TDEST.tvalid_latch_reg_0\ : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    \GEN_S2MM_TDEST.tvalid_latch_reg_1\ : out STD_LOGIC;
    irqthresh_wren_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ch1_thresh_count1__1\ : out STD_LOGIC;
    irqthresh_wren_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ch2_thresh_count1__1\ : out STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[6]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[6]_0\ : out STD_LOGIC;
    \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[18]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    mm2s_desc_flush : out STD_LOGIC;
    s2mm_run_stop_del : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    soft_reset : out STD_LOGIC;
    \GEN_ASYNC_WRITE.rdy_to2\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    \GEN_ASYNC_READ.rvalid_reg\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    sg_interr_reg_1 : in STD_LOGIC;
    sg_slverr_reg_1 : in STD_LOGIC;
    sg_decerr_reg_1 : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    halted_reg_1 : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    dma_interr_reg_2 : in STD_LOGIC;
    dma_slverr_reg_2 : in STD_LOGIC;
    dma_decerr_reg_2 : in STD_LOGIC;
    sg_interr_reg_2 : in STD_LOGIC;
    sg_slverr_reg_2 : in STD_LOGIC;
    sg_decerr_reg_2 : in STD_LOGIC;
    sg_ftch_error0_0 : in STD_LOGIC;
    sg_updt_error0 : in STD_LOGIC;
    halted_reg_2 : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\ : in STD_LOGIC;
    strm_valid : in STD_LOGIC;
    \GEN_S2MM_TDEST.same_tdest_int1_reg_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_S2MM_TDEST.tvalid_latch_reg_2\ : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    \GEN_ASYNC_WRITE.bvalid_i_reg\ : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\ : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    \dmacr_i_reg[0]_0\ : in STD_LOGIC;
    \dmacr_i_reg[0]_1\ : in STD_LOGIC;
    mm2s_soft_reset_done : in STD_LOGIC;
    s2mm_soft_reset_done : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    mm2s_updt_interr_set : in STD_LOGIC;
    mm2s_updt_slverr_set : in STD_LOGIC;
    mm2s_updt_decerr_set : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s2mm_halted_set : in STD_LOGIC;
    all_is_idle_d1 : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    dest0 : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\ : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axis_s2mm_ftch_tvalid_new : in STD_LOGIC;
    bd_eq : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    axi_dma_tstvec : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mm2s_dly_irq_set : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    s2mm_dly_irq_set : in STD_LOGIC;
    s2mm_desc_flush : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ : in STD_LOGIC;
    ch2_eof_detected : in STD_LOGIC;
    updt_error : in STD_LOGIC;
    \ch1_sg_idle1_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \ch2_sg_idle1_inferred__0/i__carry__0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    mm2s_stop_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_nxtdesc_wren : in STD_LOGIC;
    ch1_sg_idle : in STD_LOGIC;
    \FSM_sequential_ftch_cs[0]_i_3\ : in STD_LOGIC;
    \FSM_sequential_ftch_cs[0]_i_3_0\ : in STD_LOGIC;
    packet_in_progress : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mm2s_ioc_irq_set : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reg_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reg_module is
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_15\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_16\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_50\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_54\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_55\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_56\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_57\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_58\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_59\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_60\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_61\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_62\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_112\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_113\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_114\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_19\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_20\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_21\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_22\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_23\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_24\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_25\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_85\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_11\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_14\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_15\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_16\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_17\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_18\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_9\ : STD_LOGIC;
  signal \GEN_S2MM_TDEST.s2mm_tvalid_latch_del_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal axi2ip_wrce : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal axi2ip_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dma_decerr_reg\ : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_slverr_reg\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal dmacr_i : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \^dmacr_i_reg[2]\ : STD_LOGIC;
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal \^halted_reg\ : STD_LOGIC;
  signal \^halted_reg_0\ : STD_LOGIC;
  signal \^idle_reg\ : STD_LOGIC;
  signal irqdelay_wren0 : STD_LOGIC;
  signal irqthresh_wren0 : STD_LOGIC;
  signal \^m_axi_sg_arcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mm2s_dmacr\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal mm2s_introut_i_cdc_from : STD_LOGIC;
  signal mm2s_taildesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s2mm_curdesc_lsb_i : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^s2mm_dmacr\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal s2mm_introut_i_cdc_from : STD_LOGIC;
  signal s2mm_taildesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s2mm_taildesc_lsb_i : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s2mm_tailpntr_updated_int : STD_LOGIC;
  signal s2mm_tailpntr_updated_int0 : STD_LOGIC;
  signal s2mm_tailpntr_updated_int2 : STD_LOGIC;
  signal s2mm_tailpntr_updated_int2_pkt : STD_LOGIC;
  signal s2mm_tailpntr_updated_int_pkt : STD_LOGIC;
  signal s2mm_tailpntr_updated_int_pkt0 : STD_LOGIC;
  signal \^s2mm_tvalid_latch\ : STD_LOGIC;
  signal \^s2mm_tvalid_latch_del\ : STD_LOGIC;
  signal same_tdest_int1 : STD_LOGIC;
  signal same_tdest_int2 : STD_LOGIC;
  signal same_tdest_int3 : STD_LOGIC;
  signal \^sg_decerr_reg_0\ : STD_LOGIC;
  signal \^sg_interr_reg_0\ : STD_LOGIC;
  signal \^sg_slverr_reg_0\ : STD_LOGIC;
  signal strm_valid_int2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of strm_valid_int2 : signal is "true";
  signal strm_valid_int3 : STD_LOGIC;
  signal strm_valid_int_cdc_to : STD_LOGIC;
  attribute async_reg of strm_valid_int_cdc_to : signal is "true";
  signal tvalid_int : STD_LOGIC;
  signal \^tvalid_int1\ : STD_LOGIC;
  signal \^tvalid_int2\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_S2MM_TDEST.strm_valid_int2_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_S2MM_TDEST.strm_valid_int2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_TDEST.strm_valid_int_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_TDEST.strm_valid_int_cdc_to_reg\ : label is "yes";
begin
  Q(25 downto 0) <= \^q\(25 downto 0);
  dma_decerr_reg <= \^dma_decerr_reg\;
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg <= \^dma_interr_reg\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg <= \^dma_slverr_reg\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[2]\ <= \^dmacr_i_reg[2]\;
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  halted_reg <= \^halted_reg\;
  halted_reg_0 <= \^halted_reg_0\;
  idle_reg <= \^idle_reg\;
  m_axi_sg_arcache(3 downto 0) <= \^m_axi_sg_arcache\(3 downto 0);
  mm2s_dmacr(16 downto 0) <= \^mm2s_dmacr\(16 downto 0);
  s2mm_dmacr(16 downto 0) <= \^s2mm_dmacr\(16 downto 0);
  s2mm_tvalid_latch <= \^s2mm_tvalid_latch\;
  s2mm_tvalid_latch_del <= \^s2mm_tvalid_latch_del\;
  sg_decerr_reg_0 <= \^sg_decerr_reg_0\;
  sg_interr_reg_0 <= \^sg_interr_reg_0\;
  sg_slverr_reg_0 <= \^sg_slverr_reg_0\;
  tvalid_int1 <= \^tvalid_int1\;
  tvalid_int2 <= \^tvalid_int2\;
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_lite_if
     port map (
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_55\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_57\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_56\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_58\,
      \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_61\,
      \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_62\,
      \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_59\,
      \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_60\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0\ => \^halted_reg\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_1\ => \^halted_reg_0\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_2\ => \^s2mm_dmacr\(0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_113\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_1\ => \^sg_decerr_reg_0\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]_0\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_114\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0\ => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_15\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1\(2) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_16\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1\(1) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_17\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1\(0) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_18\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_2\(2) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_21\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_2\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_22\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_2\(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_23\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_3\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_24\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0\ => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_9\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_1\ => \^idle_reg\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(7 downto 0) => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\(7 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(7 downto 0) => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(7 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(25 downto 0) => s2mm_taildesc_lsb_i(31 downto 6),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(24 downto 5) => mm2s_taildesc(31 downto 12),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(4 downto 0) => mm2s_taildesc(10 downto 6),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(21 downto 2) => \^q\(25 downto 6),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(1 downto 0) => \^q\(1 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_3\(7 downto 0) => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]\(7 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_4\(7 downto 0) => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(7 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0\ => \^dma_interr_reg_0\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1\ => \^dma_interr_reg\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0\ => \^dma_slverr_reg_0\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_1\ => \^dma_slverr_reg\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\ => \^dma_decerr_reg_0\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_1\ => \^dma_decerr_reg\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_85\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1\ => \^sg_interr_reg_0\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_112\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_1\ => \^sg_slverr_reg_0\,
      \GEN_ASYNC_READ.rvalid_reg_0\ => \GEN_ASYNC_READ.rvalid_reg\,
      \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0\ => \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[102]_0\(0) => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[102]\(0),
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]_0\ => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_0\(8) => axi2ip_wrce(16),
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_0\(7 downto 4) => axi2ip_wrce(14 downto 11),
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_0\(3) => axi2ip_wrce(4),
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_0\(2 downto 0) => axi2ip_wrce(2 downto 0),
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_1\ => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_15\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[54]_0\ => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[54]\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[78]_0\ => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[78]\,
      \GEN_ASYNC_WRITE.bvalid_i_reg_0\ => \GEN_ASYNC_WRITE.bvalid_i_reg\,
      \GEN_ASYNC_WRITE.rdy_to2\ => \GEN_ASYNC_WRITE.rdy_to2\,
      \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\ => \^mm2s_dmacr\(0),
      \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\ => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\,
      Q(25 downto 0) => s2mm_curdesc_lsb_i(31 downto 6),
      SR(0) => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_54\,
      SS(0) => dmacr_i(23),
      dest0 => dest0,
      dly_irq_reg => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_20\,
      dly_irq_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12\,
      \dmacr_i_reg[16]\ => \dmacr_i_reg[0]_0\,
      \dmacr_i_reg[16]_0\ => \dmacr_i_reg[0]_1\,
      \dmacr_i_reg[2]\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_16\,
      \dmacr_i_reg[2]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_50\,
      \dmacr_i_reg[2]_1\ => \^dmacr_i_reg[2]_0\,
      \dmacr_i_reg[2]_2\ => \^dmacr_i_reg[2]\,
      ioc_irq_reg => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_19\,
      ioc_irq_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_11\,
      irqdelay_wren0 => irqdelay_wren0,
      irqthresh_wren0 => irqthresh_wren0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_arcache(3 downto 0) => \^m_axi_sg_arcache\(3 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(15 downto 0) => \^mm2s_dmacr\(16 downto 1),
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_soft_reset_done => mm2s_soft_reset_done,
      \out\(2 downto 0) => \out\(2 downto 0),
      p_0_in => p_0_in,
      s2mm_dly_irq_set => s2mm_dly_irq_set,
      s2mm_dmacr(15 downto 0) => \^s2mm_dmacr\(16 downto 1),
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_soft_reset_done => s2mm_soft_reset_done,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(7 downto 0) => s_axi_lite_awaddr(7 downto 0),
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(29 downto 0) => s_axi_lite_wdata(29 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      scndry_out => scndry_out,
      scndry_vect_out(29 downto 4) => axi2ip_wrdata(31 downto 6),
      scndry_vect_out(3 downto 0) => axi2ip_wrdata(3 downto 0)
    );
\GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_39
     port map (
      mm2s_introut => mm2s_introut,
      prmry_in => mm2s_introut_i_cdc_from,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register
     port map (
      CO(0) => CO(0),
      \FSM_sequential_ftch_cs[0]_i_3\ => \FSM_sequential_ftch_cs[0]_i_3\,
      \FSM_sequential_ftch_cs[0]_i_3_0\ => \FSM_sequential_ftch_cs[0]_i_3_0\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_60\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_59\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_61\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_1\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_62\,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      \GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[4]_0\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_85\,
      \GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[5]_0\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_112\,
      \GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[6]_0\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_113\,
      \GEN_DESC_REG_FOR_SG.GEN_SG_CTL_REG.sg_cache_info_reg[7]_0\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_114\,
      \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_15\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(25 downto 0) => \^q\(25 downto 0),
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(25 downto 0) => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25 downto 0),
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(25 downto 0) => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(25 downto 0),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]_0\(3 downto 0) => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]\(3 downto 0),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(24 downto 5) => mm2s_taildesc(31 downto 12),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(4 downto 0) => mm2s_taildesc(10 downto 6),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[6]_0\ => \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[6]\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\ => \dmacr_i_reg[0]_0\,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ => \dmacr_i_reg[0]_1\,
      \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_25\,
      Q(2) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_21\,
      Q(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_22\,
      Q(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_23\,
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      axi_dma_tstvec(1) => axi_dma_tstvec(2),
      axi_dma_tstvec(0) => axi_dma_tstvec(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      \ch1_delay_zero__6\ => \ch1_delay_zero__6\,
      ch1_dly_fast_cnt0 => ch1_dly_fast_cnt0,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => ch1_sg_idle,
      \ch1_sg_idle1_inferred__0/i__carry__0\(25 downto 0) => \ch1_sg_idle1_inferred__0/i__carry__0\(25 downto 0),
      \ch1_thresh_count1__1\ => \ch1_thresh_count1__1\,
      dly_irq_reg_0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_20\,
      dly_irq_reg_1 => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_56\,
      dma_decerr_reg_0 => \^dma_decerr_reg\,
      dma_decerr_reg_1 => dma_decerr_reg_1,
      dma_interr_reg_0 => \^dma_interr_reg\,
      dma_interr_reg_1 => dma_interr_reg_1,
      dma_slverr_reg_0 => \^dma_slverr_reg\,
      dma_slverr_reg_1 => dma_slverr_reg_1,
      \dmacr_i_reg[0]_0\ => \^mm2s_dmacr\(0),
      \dmacr_i_reg[0]_1\ => \dmacr_i_reg[0]\,
      \dmacr_i_reg[0]_2\(5 downto 4) => axi2ip_wrce(12 downto 11),
      \dmacr_i_reg[0]_2\(3) => axi2ip_wrce(4),
      \dmacr_i_reg[0]_2\(2 downto 0) => axi2ip_wrce(2 downto 0),
      \dmacr_i_reg[0]_3\ => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_14\,
      \dmacr_i_reg[0]_4\ => \^s2mm_dmacr\(0),
      \dmacr_i_reg[16]_0\(0) => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_54\,
      \dmacr_i_reg[2]_0\ => \^dmacr_i_reg[2]\,
      \dmacr_i_reg[2]_1\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_16\,
      err_irq_reg_0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_24\,
      halted_reg_0 => \^halted_reg\,
      halted_reg_1 => halted_reg_1,
      idle_reg_0 => \^idle_reg\,
      idle_reg_1 => idle_reg_0,
      ioc_irq_reg_0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_19\,
      ioc_irq_reg_1 => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_55\,
      irqdelay_wren0 => irqdelay_wren0,
      irqthresh_wren0 => irqthresh_wren0,
      irqthresh_wren_reg_0(0) => irqthresh_wren_reg(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_arcache(3 downto 0) => \^m_axi_sg_arcache\(3 downto 0),
      m_axi_sg_aruser(3 downto 0) => m_axi_sg_aruser(3 downto 0),
      m_axis_mm2s_ftch_tvalid_new => m_axis_mm2s_ftch_tvalid_new,
      mm2s_desc_flush => mm2s_desc_flush,
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(15 downto 0) => \^mm2s_dmacr\(16 downto 1),
      mm2s_stop_i => mm2s_stop_i,
      mm2s_updt_decerr_set => mm2s_updt_decerr_set,
      mm2s_updt_interr_set => mm2s_updt_interr_set,
      mm2s_updt_slverr_set => mm2s_updt_slverr_set,
      packet_in_progress => packet_in_progress,
      prmry_in => mm2s_introut_i_cdc_from,
      s2mm_stop => s2mm_stop,
      scndry_vect_out(29 downto 4) => axi2ip_wrdata(31 downto 6),
      scndry_vect_out(3 downto 0) => axi2ip_wrdata(3 downto 0),
      sg_decerr_reg_0 => sg_decerr_reg,
      sg_decerr_reg_1 => sg_decerr_reg_1,
      sg_ftch_error0 => sg_ftch_error0,
      sg_interr_reg_0 => sg_interr_reg,
      sg_interr_reg_1 => sg_interr_reg_1,
      sg_slverr_reg_0 => sg_slverr_reg,
      sg_slverr_reg_1 => sg_slverr_reg_1,
      soft_reset => soft_reset,
      soft_reset_d1_reg => \^dmacr_i_reg[2]_0\,
      updt_error => updt_error
    );
\GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_40
     port map (
      prmry_in => s2mm_introut_i_cdc_from,
      s2mm_introut => s2mm_introut,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register_s2mm
     port map (
      \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\ => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(25 downto 0) => s2mm_curdesc_lsb_i(31 downto 6),
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(25 downto 0) => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(25 downto 0),
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2\(25 downto 0) => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25 downto 0),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(25 downto 0) => s2mm_taildesc_lsb_i(31 downto 6),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(4) => axi2ip_wrce(16),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(3 downto 1) => axi2ip_wrce(14 downto 12),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_1\(0) => axi2ip_wrce(0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\,
      \GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg\ => \^s2mm_tvalid_latch_del\,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ => \^s2mm_tvalid_latch\,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\,
      \GEN_S2MM_TDEST.tvalid_latch_reg\ => \GEN_S2MM_TDEST.tvalid_latch_reg_0\,
      \GEN_S2MM_TDEST.tvalid_latch_reg_0\ => \GEN_S2MM_TDEST.tvalid_latch_reg_1\,
      Q(2) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_16\,
      Q(1) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_17\,
      Q(0) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_18\,
      SR(0) => SR(0),
      SS(0) => dmacr_i(23),
      all_is_idle_d1 => all_is_idle_d1,
      axi_dma_tstvec(1) => axi_dma_tstvec(3),
      axi_dma_tstvec(0) => axi_dma_tstvec(1),
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      \ch2_delay_zero__6\ => \ch2_delay_zero__6\,
      ch2_dly_fast_cnt0 => ch2_dly_fast_cnt0,
      ch2_eof_detected => ch2_eof_detected,
      \ch2_thresh_count1__1\ => \ch2_thresh_count1__1\,
      dest0 => dest0,
      dly_irq_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12\,
      dly_irq_reg_1 => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_58\,
      dma_decerr_reg_0 => \^dma_decerr_reg_0\,
      dma_decerr_reg_1 => dma_decerr_reg_2,
      dma_interr_reg_0 => \^dma_interr_reg_0\,
      dma_interr_reg_1 => dma_interr_reg_2,
      dma_slverr_reg_0 => \^dma_slverr_reg_0\,
      dma_slverr_reg_1 => dma_slverr_reg_2,
      \dmacr_i_reg[0]_0\ => \^s2mm_dmacr\(0),
      \dmacr_i_reg[0]_1\ => \dmacr_i_reg[0]_1\,
      \dmacr_i_reg[0]_2\ => \dmacr_i_reg[0]_0\,
      \dmacr_i_reg[0]_3\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_25\,
      \dmacr_i_reg[2]_0\ => \^dmacr_i_reg[2]_0\,
      \dmacr_i_reg[2]_1\ => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_14\,
      \dmacr_i_reg[2]_2\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_50\,
      err_irq_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_15\,
      halted_reg_0 => \^halted_reg_0\,
      halted_reg_1 => halted_reg_2,
      idle_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_9\,
      ioc_irq_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_11\,
      ioc_irq_reg_1 => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_57\,
      irqthresh_wren_reg_0(0) => irqthresh_wren_reg_0(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_s2mm_ftch_tvalid_new => m_axis_s2mm_ftch_tvalid_new,
      mm2s_dmacr(0) => \^mm2s_dmacr\(0),
      mm2s_stop => mm2s_stop,
      prmry_in => s2mm_introut_i_cdc_from,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_desc_flush => s2mm_desc_flush,
      s2mm_dly_irq_set => s2mm_dly_irq_set,
      s2mm_dmacr(15 downto 0) => \^s2mm_dmacr\(16 downto 1),
      s2mm_halted_set => s2mm_halted_set,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_tailpntr_updated_int0 => s2mm_tailpntr_updated_int0,
      scndry_vect_out(26 downto 1) => axi2ip_wrdata(31 downto 6),
      scndry_vect_out(0) => axi2ip_wrdata(0),
      sg_decerr_reg_0 => \^sg_decerr_reg_0\,
      sg_decerr_reg_1 => sg_decerr_reg_2,
      sg_ftch_error0_0 => sg_ftch_error0_0,
      sg_interr_reg_0 => \^sg_interr_reg_0\,
      sg_interr_reg_1 => sg_interr_reg_2,
      sg_slverr_reg_0 => \^sg_slverr_reg_0\,
      sg_slverr_reg_1 => sg_slverr_reg_2,
      sg_updt_error0 => sg_updt_error0,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_re0 => soft_reset_re0,
      soft_reset_re_reg => \^dmacr_i_reg[2]\,
      strm_valid_int3 => strm_valid_int3
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(10),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(11),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(12),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(13),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(14),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(15),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(16),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(17),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(18),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(19),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(20),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(21),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(22),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(23),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(24),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(25),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(26),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(27),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(28),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(29),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(30),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(31),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(6),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(7),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(8),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_curdesc_lsb_i(9),
      Q => \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(10),
      Q => s2mm_taildesc(10),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(11),
      Q => s2mm_taildesc(11),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(12),
      Q => s2mm_taildesc(12),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(13),
      Q => s2mm_taildesc(13),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(14),
      Q => s2mm_taildesc(14),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(15),
      Q => s2mm_taildesc(15),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(16),
      Q => s2mm_taildesc(16),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(17),
      Q => s2mm_taildesc(17),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(18),
      Q => s2mm_taildesc(18),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(19),
      Q => s2mm_taildesc(19),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(20),
      Q => s2mm_taildesc(20),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(21),
      Q => s2mm_taildesc(21),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(22),
      Q => s2mm_taildesc(22),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(23),
      Q => s2mm_taildesc(23),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(24),
      Q => s2mm_taildesc(24),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(25),
      Q => s2mm_taildesc(25),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(26),
      Q => s2mm_taildesc(26),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(27),
      Q => s2mm_taildesc(27),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(28),
      Q => s2mm_taildesc(28),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(29),
      Q => s2mm_taildesc(29),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(30),
      Q => s2mm_taildesc(30),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(31),
      Q => s2mm_taildesc(31),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(6),
      Q => s2mm_taildesc(6),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(7),
      Q => s2mm_taildesc(7),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(8),
      Q => s2mm_taildesc(8),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_taildesc_lsb_i(9),
      Q => s2mm_taildesc(9),
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_tailpntr_updated_int2_pkt_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_tailpntr_updated_int_pkt,
      Q => s2mm_tailpntr_updated_int2_pkt,
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_tailpntr_updated_int2_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_tailpntr_updated_int,
      Q => s2mm_tailpntr_updated_int2,
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_tailpntr_updated_int_pkt_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666F6F66"
    )
        port map (
      I0 => \^tvalid_int1\,
      I1 => \^tvalid_int2\,
      I2 => bd_eq,
      I3 => same_tdest_int3,
      I4 => same_tdest_int2,
      O => s2mm_tailpntr_updated_int_pkt0
    );
\GEN_S2MM_TDEST.s2mm_tailpntr_updated_int_pkt_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_tailpntr_updated_int_pkt0,
      Q => s2mm_tailpntr_updated_int_pkt,
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_tailpntr_updated_int_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_tailpntr_updated_int0,
      Q => s2mm_tailpntr_updated_int,
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_tailpntr_updated_pkt_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_tailpntr_updated_int2_pkt,
      Q => s2mm_tailpntr_updated_pkt,
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_tailpntr_updated_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_tailpntr_updated_int2,
      Q => s2mm_tailpntr_updated,
      R => SR(0)
    );
\GEN_S2MM_TDEST.s2mm_tvalid_latch_del_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \^s2mm_tvalid_latch\,
      I1 => \dmacr_i_reg[0]_0\,
      I2 => \dmacr_i_reg[0]_1\,
      I3 => \^s2mm_tvalid_latch_del\,
      O => \GEN_S2MM_TDEST.s2mm_tvalid_latch_del_i_1_n_0\
    );
\GEN_S2MM_TDEST.s2mm_tvalid_latch_del_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_S2MM_TDEST.s2mm_tvalid_latch_del_i_1_n_0\,
      Q => \^s2mm_tvalid_latch_del\,
      R => '0'
    );
\GEN_S2MM_TDEST.same_tdest_int1_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_S2MM_TDEST.same_tdest_int1_reg_0\,
      Q => same_tdest_int1,
      R => SR(0)
    );
\GEN_S2MM_TDEST.same_tdest_int2_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => same_tdest_int1,
      Q => same_tdest_int2,
      R => SR(0)
    );
\GEN_S2MM_TDEST.same_tdest_int3_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => same_tdest_int2,
      Q => same_tdest_int3,
      R => SR(0)
    );
\GEN_S2MM_TDEST.strm_valid_int2_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => strm_valid_int_cdc_to,
      Q => strm_valid_int2,
      R => SR(0)
    );
\GEN_S2MM_TDEST.strm_valid_int3_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => strm_valid_int2,
      Q => strm_valid_int3,
      R => SR(0)
    );
\GEN_S2MM_TDEST.strm_valid_int_cdc_to_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => strm_valid,
      Q => strm_valid_int_cdc_to,
      R => SR(0)
    );
\GEN_S2MM_TDEST.tvalid_int1_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tvalid_int,
      Q => \^tvalid_int1\,
      R => SR(0)
    );
\GEN_S2MM_TDEST.tvalid_int2_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^tvalid_int1\,
      Q => \^tvalid_int2\,
      R => SR(0)
    );
\GEN_S2MM_TDEST.tvalid_int_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \out\(3),
      Q => tvalid_int,
      R => SR(0)
    );
\GEN_S2MM_TDEST.tvalid_latch_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_S2MM_TDEST.tvalid_latch_reg_2\,
      Q => \^s2mm_tvalid_latch\,
      R => '0'
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => s2mm_taildesc(30),
      I1 => \ch2_sg_idle1_inferred__0/i__carry__0\(24),
      I2 => \ch2_sg_idle1_inferred__0/i__carry__0\(25),
      I3 => s2mm_taildesc(31),
      O => \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[30]_0\(3)
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s2mm_taildesc(27),
      I1 => \ch2_sg_idle1_inferred__0/i__carry__0\(21),
      I2 => s2mm_taildesc(28),
      I3 => \ch2_sg_idle1_inferred__0/i__carry__0\(22),
      I4 => \ch2_sg_idle1_inferred__0/i__carry__0\(23),
      I5 => s2mm_taildesc(29),
      O => \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[30]_0\(2)
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s2mm_taildesc(24),
      I1 => \ch2_sg_idle1_inferred__0/i__carry__0\(18),
      I2 => s2mm_taildesc(25),
      I3 => \ch2_sg_idle1_inferred__0/i__carry__0\(19),
      I4 => \ch2_sg_idle1_inferred__0/i__carry__0\(20),
      I5 => s2mm_taildesc(26),
      O => \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[30]_0\(1)
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s2mm_taildesc(21),
      I1 => \ch2_sg_idle1_inferred__0/i__carry__0\(15),
      I2 => s2mm_taildesc(22),
      I3 => \ch2_sg_idle1_inferred__0/i__carry__0\(16),
      I4 => \ch2_sg_idle1_inferred__0/i__carry__0\(17),
      I5 => s2mm_taildesc(23),
      O => \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[30]_0\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s2mm_taildesc(6),
      I1 => \ch2_sg_idle1_inferred__0/i__carry__0\(0),
      I2 => s2mm_taildesc(7),
      I3 => \ch2_sg_idle1_inferred__0/i__carry__0\(1),
      I4 => \ch2_sg_idle1_inferred__0/i__carry__0\(2),
      I5 => s2mm_taildesc(8),
      O => \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[6]_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s2mm_taildesc(18),
      I1 => \ch2_sg_idle1_inferred__0/i__carry__0\(12),
      I2 => s2mm_taildesc(19),
      I3 => \ch2_sg_idle1_inferred__0/i__carry__0\(13),
      I4 => \ch2_sg_idle1_inferred__0/i__carry__0\(14),
      I5 => s2mm_taildesc(20),
      O => \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[18]_0\(3)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s2mm_taildesc(15),
      I1 => \ch2_sg_idle1_inferred__0/i__carry__0\(9),
      I2 => s2mm_taildesc(16),
      I3 => \ch2_sg_idle1_inferred__0/i__carry__0\(10),
      I4 => \ch2_sg_idle1_inferred__0/i__carry__0\(11),
      I5 => s2mm_taildesc(17),
      O => \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[18]_0\(2)
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s2mm_taildesc(12),
      I1 => \ch2_sg_idle1_inferred__0/i__carry__0\(6),
      I2 => s2mm_taildesc(13),
      I3 => \ch2_sg_idle1_inferred__0/i__carry__0\(7),
      I4 => \ch2_sg_idle1_inferred__0/i__carry__0\(8),
      I5 => s2mm_taildesc(14),
      O => \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[18]_0\(1)
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => s2mm_taildesc(9),
      I1 => \ch2_sg_idle1_inferred__0/i__carry__0\(3),
      I2 => s2mm_taildesc(10),
      I3 => \ch2_sg_idle1_inferred__0/i__carry__0\(4),
      I4 => \ch2_sg_idle1_inferred__0/i__carry__0\(5),
      I5 => s2mm_taildesc(11),
      O => \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[18]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2\ : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4\ : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    m_axi_sg_aresetn : out STD_LOGIC;
    dm_m_axi_sg_aresetn : out STD_LOGIC;
    \GEN_ASYNC_WRITE.rdy_to2\ : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_1\ : out STD_LOGIC;
    m_axi_sg_rvalid_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_cmd_tready_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tready_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg_3\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.halt_i_reg\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.halt_i_reg_0\ : out STD_LOGIC;
    s2mm_soft_reset_done : out STD_LOGIC;
    mm2s_soft_reset_done : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    soft_reset_re0 : in STD_LOGIC;
    \mm2s_ns0__1\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.s_soft_reset_i_reg\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ : in STD_LOGIC;
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_1\ : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    mm2s_halted_set : in STD_LOGIC;
    s2mm_halted_set : in STD_LOGIC;
    s2mm_halted_clr : in STD_LOGIC;
    halted_reg : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tready : in STD_LOGIC;
    \status_out_int_reg[30]\ : in STD_LOGIC;
    tvalid_int1 : in STD_LOGIC;
    tvalid_int2 : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    sig_s_h_halt_reg : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rst_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rst_module is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_3\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3\ : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3\ : signal is "no";
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_4\ : STD_LOGIC;
  attribute RTL_KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4\ : signal is "true";
  attribute equivalent_register_removal of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4\ : signal is "no";
  signal \^gen_async_reset.scndry_resetn_reg\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I_n_10\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I_n_17\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I_n_3\ : STD_LOGIC;
  signal \^mm2s_soft_reset_done\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal \^s2mm_soft_reset_done\ : STD_LOGIC;
  signal s_halt0 : STD_LOGIC;
  signal soft_reset_clr : STD_LOGIC;
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_3\;
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_4\;
  \GEN_ASYNC_RESET.scndry_resetn_reg\ <= \^gen_async_reset.scndry_resetn_reg\;
  mm2s_soft_reset_done <= \^mm2s_soft_reset_done\;
  \out\ <= \^out\;
  s2mm_soft_reset_done <= \^s2mm_soft_reset_done\;
\GEN_ASYNC_WRITE.awvalid_to2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_3\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5\
    );
\GEN_ASYNC_WRITE.rdy_to2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_4\,
      I1 => scndry_out,
      O => \GEN_ASYNC_WRITE.rdy_to2\
    );
\GEN_RESET_FOR_MM2S.RESET_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0\ => \GEN_RESET_FOR_MM2S.RESET_I_n_10\,
      \GEN_ASYNC_RESET.halt_i_reg_0\ => \GEN_ASYNC_RESET.halt_i_reg\,
      \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ => \GEN_ASYNC_RESET.s_soft_reset_i_reg\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_ASYNC_RESET.scndry_resetn_reg_1\,
      \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg\ => \^s2mm_soft_reset_done\,
      \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg_0\ => \^mm2s_soft_reset_done\,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      halted_reg => halted_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_ftch_sts_tready_reg => \^gen_async_reset.scndry_resetn_reg\,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \mm2s_ns0__1\ => \mm2s_ns0__1\,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      \out\ => \^out\,
      p_0_in => p_0_in,
      s2mm_halted_clr => s2mm_halted_clr,
      s2mm_halted_set => s2mm_halted_set,
      s_halt0 => s_halt0,
      scndry_out => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_3\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_RESET_FOR_S2MM.RESET_I_n_3\,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr,
      soft_reset_d1 => soft_reset_d1
    );
\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_MM2S.RESET_I_n_10\,
      Q => \^mm2s_soft_reset_done\,
      R => '0'
    );
\GEN_RESET_FOR_S2MM.RESET_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset_3
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2\,
      \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0\ => \GEN_RESET_FOR_S2MM.RESET_I_n_17\,
      \GEN_ASYNC_RESET.halt_i_reg_0\ => \GEN_ASYNC_RESET.halt_i_reg_0\,
      \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ => \GEN_RESET_FOR_S2MM.RESET_I_n_3\,
      \GEN_ASYNC_RESET.s_soft_reset_i_reg_1\ => \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\,
      \GEN_ASYNC_RESET.s_soft_reset_i_reg_2\ => \GEN_ASYNC_RESET.s_soft_reset_i_reg_1\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_1\ => \GEN_ASYNC_RESET.scndry_resetn_reg_2\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_2\ => \GEN_ASYNC_RESET.scndry_resetn_reg_3\,
      \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\ => \^s2mm_soft_reset_done\,
      \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0\ => \^mm2s_soft_reset_done\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_rvalid_0(0) => m_axi_sg_rvalid_0(0),
      mm2s_halted_set => mm2s_halted_set,
      mm2s_stop => mm2s_stop,
      \out\ => \^gen_async_reset.scndry_resetn_reg\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_stop => s2mm_stop,
      s_axis_cmd_tready => s_axis_cmd_tready,
      s_axis_cmd_tready_reg(0) => s_axis_cmd_tready_reg(0),
      s_axis_cmd_tready_reg_0(0) => s_axis_cmd_tready_reg_0(0),
      s_halt0 => s_halt0,
      scndry_out => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_3\,
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      soft_reset_clr => soft_reset_clr,
      soft_reset_re0 => soft_reset_re0,
      \split_cmd_reg[31]\ => \^out\,
      \status_out_int_reg[30]\ => \status_out_int_reg[30]\,
      tvalid_int1 => tvalid_int1,
      tvalid_int2 => tvalid_int2
    );
\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_S2MM.RESET_I_n_17\,
      Q => \^s2mm_soft_reset_done\,
      R => '0'
    );
REG_HRD_RST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4
     port map (
      axi_resetn => axi_resetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      scndry_out => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_3\
    );
REG_HRD_RST_OUT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5
     port map (
      axi_resetn => axi_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_4\
    );
arready_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_4\,
      O => p_0_in_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_mm2s_basic_wrap is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    m_axis_updt_sts_tready : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_mm2s_basic_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_mm2s_basic_wrap is
  signal I_ADDR_CNTL_n_4 : STD_LOGIC;
  signal I_CMD_STATUS_n_11 : STD_LOGIC;
  signal I_CMD_STATUS_n_12 : STD_LOGIC;
  signal I_CMD_STATUS_n_13 : STD_LOGIC;
  signal I_CMD_STATUS_n_14 : STD_LOGIC;
  signal I_CMD_STATUS_n_15 : STD_LOGIC;
  signal I_CMD_STATUS_n_16 : STD_LOGIC;
  signal I_CMD_STATUS_n_17 : STD_LOGIC;
  signal I_CMD_STATUS_n_18 : STD_LOGIC;
  signal I_CMD_STATUS_n_19 : STD_LOGIC;
  signal I_CMD_STATUS_n_20 : STD_LOGIC;
  signal I_CMD_STATUS_n_21 : STD_LOGIC;
  signal I_CMD_STATUS_n_22 : STD_LOGIC;
  signal I_CMD_STATUS_n_23 : STD_LOGIC;
  signal I_CMD_STATUS_n_24 : STD_LOGIC;
  signal I_CMD_STATUS_n_25 : STD_LOGIC;
  signal I_CMD_STATUS_n_26 : STD_LOGIC;
  signal I_CMD_STATUS_n_27 : STD_LOGIC;
  signal I_CMD_STATUS_n_28 : STD_LOGIC;
  signal I_CMD_STATUS_n_29 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_CMD_STATUS_n_36 : STD_LOGIC;
  signal I_MSTR_SCC_n_3 : STD_LOGIC;
  signal sig_addr2rsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_addr_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal sig_cmd_burst_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_okay : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_next_burst : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_tag_reg0 : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 7 to 7 );
  signal sig_rsc2stat_status_0 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
  signal sm_set_error : STD_LOGIC;
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_stream_rst <= \^sig_stream_rst\;
I_ADDR_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl
     port map (
      Q(25 downto 0) => sig_cmd_addr_reg(31 downto 6),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_addr_reg_empty_reg_0 => I_ADDR_CNTL_n_4,
      sig_addr_valid_reg_reg_0 => I_MSTR_SCC_n_3,
      sig_addr_valid_reg_reg_1 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_cmd_burst_reg(0) => sig_cmd_burst_reg(0),
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sm_set_error => sm_set_error
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status_65
     port map (
      D(25 downto 0) => D(25 downto 0),
      Q(26) => I_CMD_STATUS_n_11,
      Q(25) => I_CMD_STATUS_n_12,
      Q(24) => I_CMD_STATUS_n_13,
      Q(23) => I_CMD_STATUS_n_14,
      Q(22) => I_CMD_STATUS_n_15,
      Q(21) => I_CMD_STATUS_n_16,
      Q(20) => I_CMD_STATUS_n_17,
      Q(19) => I_CMD_STATUS_n_18,
      Q(18) => I_CMD_STATUS_n_19,
      Q(17) => I_CMD_STATUS_n_20,
      Q(16) => I_CMD_STATUS_n_21,
      Q(15) => I_CMD_STATUS_n_22,
      Q(14) => I_CMD_STATUS_n_23,
      Q(13) => I_CMD_STATUS_n_24,
      Q(12) => I_CMD_STATUS_n_25,
      Q(11) => I_CMD_STATUS_n_26,
      Q(10) => I_CMD_STATUS_n_27,
      Q(9) => I_CMD_STATUS_n_28,
      Q(8) => I_CMD_STATUS_n_29,
      Q(7) => I_CMD_STATUS_n_30,
      Q(6) => I_CMD_STATUS_n_31,
      Q(5) => I_CMD_STATUS_n_32,
      Q(4) => I_CMD_STATUS_n_33,
      Q(3) => I_CMD_STATUS_n_34,
      Q(2) => I_CMD_STATUS_n_35,
      Q(1) => I_CMD_STATUS_n_36,
      Q(0) => sig_next_burst,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_reg_reg => \^sig_stream_rst\,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2stat_status(0) => sig_rsc2stat_status(7),
      sig_rsc2stat_status_0(1 downto 0) => sig_rsc2stat_status_0(6 downto 5),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_MSTR_SCC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc
     port map (
      Q(26) => I_CMD_STATUS_n_11,
      Q(25) => I_CMD_STATUS_n_12,
      Q(24) => I_CMD_STATUS_n_13,
      Q(23) => I_CMD_STATUS_n_14,
      Q(22) => I_CMD_STATUS_n_15,
      Q(21) => I_CMD_STATUS_n_16,
      Q(20) => I_CMD_STATUS_n_17,
      Q(19) => I_CMD_STATUS_n_18,
      Q(18) => I_CMD_STATUS_n_19,
      Q(17) => I_CMD_STATUS_n_20,
      Q(16) => I_CMD_STATUS_n_21,
      Q(15) => I_CMD_STATUS_n_22,
      Q(14) => I_CMD_STATUS_n_23,
      Q(13) => I_CMD_STATUS_n_24,
      Q(12) => I_CMD_STATUS_n_25,
      Q(11) => I_CMD_STATUS_n_26,
      Q(10) => I_CMD_STATUS_n_27,
      Q(9) => I_CMD_STATUS_n_28,
      Q(8) => I_CMD_STATUS_n_29,
      Q(7) => I_CMD_STATUS_n_30,
      Q(6) => I_CMD_STATUS_n_31,
      Q(5) => I_CMD_STATUS_n_32,
      Q(4) => I_CMD_STATUS_n_33,
      Q(3) => I_CMD_STATUS_n_34,
      Q(2) => I_CMD_STATUS_n_35,
      Q(1) => I_CMD_STATUS_n_36,
      Q(0) => sig_next_burst,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      \sig_cmd_addr_reg_reg[31]_0\(25 downto 0) => sig_cmd_addr_reg(31 downto 6),
      \sig_cmd_addr_reg_reg[6]_0\ => I_ADDR_CNTL_n_4,
      sig_cmd_burst_reg(0) => sig_cmd_burst_reg(0),
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sm_set_error => sm_set_error,
      sm_set_error_reg_0 => I_MSTR_SCC_n_3,
      sm_set_error_reg_1 => \^sig_stream_rst\
    );
I_RD_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rddata_cntl
     port map (
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      mm2s_rlast_del_reg_0 => \^sig_stream_rst\,
      sig_coelsc_okay_reg_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_okay => sig_data2rsc_okay,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_0(0) => sig_rsc2stat_status_0(5)
    );
I_RD_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_rd_status_cntl
     port map (
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_okay => sig_data2rsc_okay,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status(0) => sig_rsc2stat_status(7),
      sig_rsc2stat_status_0(1 downto 0) => sig_rsc2stat_status_0(6 downto 5),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_reset
     port map (
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => \^sig_stream_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
  port (
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bready : out STD_LOGIC;
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(0) => Q(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_data2wsc_calc_err_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\
     port map (
      D(2 downto 0) => D(2 downto 0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(0) => \out\(0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_calc_err_reg(1 downto 0) => sig_data2wsc_calc_err_reg(1 downto 0),
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_xfer_calc_err_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      FIFO_Full_reg_2 => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      SR(0) => SR(0),
      \in\(46 downto 0) => \in\(46 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(47 downto 0) => \out\(47 downto 0),
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_xfer_calc_err_reg_reg => sig_xfer_calc_err_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_27\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_halt_reg_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 45 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_27\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_27\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_28\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      SS(0) => SS(0),
      \in\(45 downto 0) => \in\(45 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(46 downto 0) => \out\(46 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_halt_reg_reg_0 => sig_halt_reg_reg_0,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dbeat_cntr_eq_1 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      full => full,
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(12 downto 0) => \out\(12 downto 0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_dbeat_cntr_eq_1 => sig_dbeat_cntr_eq_1,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mmap_rst_reg_n_reg_0 => sig_mmap_rst_reg_n_reg_0,
      sig_mmap_rst_reg_n_reg_1 => sig_mmap_rst_reg_n_reg_1,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg_0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \OMIT_UNPACKING.lsig_ld_cmd\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \OMIT_UNPACKING.lsig_ld_cmd\ => \OMIT_UNPACKING.lsig_ld_cmd\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    m_axi_s2mm_bready_0 : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(2 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(2 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      \INFERRED_GEN.cnt_i_reg[3]_1\(0) => \INFERRED_GEN.cnt_i_reg[3]_1\(0),
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bready_0 => m_axi_s2mm_bready_0,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_data2wsc_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\(0) => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      \INFERRED_GEN.cnt_i_reg[3]_1\ => \INFERRED_GEN.cnt_i_reg[3]_1\,
      Q(3 downto 0) => Q(3 downto 0),
      \in\(5 downto 0) => \in\(5 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      sel => FIFO_Full_reg_0,
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_data2wsc_valid => sig_data2wsc_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : in STD_LOGIC;
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      \in\(26 downto 0) => \in\(26 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(24 downto 0) => \out\(24 downto 0),
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized7\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg : in STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg_0 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized7\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized7\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized7\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      \in\(0) => \in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_dre2ibtt_tlast_reg_reg => sig_dre2ibtt_tlast_reg_reg,
      sig_dre2ibtt_tlast_reg_reg_0 => sig_dre2ibtt_tlast_reg_reg_0,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_strm_tlast => sig_strm_tlast,
      slice_insert_valid => slice_insert_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized8\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_halt_reg_dly3_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    \sig_xfer_addr_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_single_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    \sig_s_ready_dup_i_2__1\ : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_s_ready_dup_i_3__0\ : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_single_dbeat_reg_0 : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized8\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized8\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized8\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(2 downto 0) => \out\(2 downto 0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_dly3_reg => sig_halt_reg_dly3_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mmap_rst_reg_n_reg_0 => sig_mmap_rst_reg_n_reg_0,
      sig_mmap_rst_reg_n_reg_1 => sig_mmap_rst_reg_n_reg_1,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg(9 downto 0) => sig_next_calc_error_reg_reg(9 downto 0),
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      \sig_s_ready_dup_i_2__1\ => \sig_s_ready_dup_i_2__1\,
      \sig_s_ready_dup_i_3__0\ => \sig_s_ready_dup_i_3__0\,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_single_dbeat_reg => sig_single_dbeat_reg,
      sig_single_dbeat_reg_0 => sig_single_dbeat_reg_0,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      \sig_xfer_addr_reg_reg[0]\(2 downto 0) => \sig_xfer_addr_reg_reg[0]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "warning";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 448;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 27;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 27;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 14;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gaf_wptr_p3.wrpp3_inst_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_4 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_4 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair199";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 6;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.gae_fwft.aempty_fwft_i_i_1\ : label is "soft_lutpair198";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 448;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair198";
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7883"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => ram_empty_i,
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gaf_wptr_p3.wrpp3_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_51
     port map (
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      almost_full => \^almost_full\,
      clr_full => clr_full,
      \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\ => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\ => \^full\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ => \gaf_wptr_p3.wrpp3_inst_n_0\,
      rst => rst,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__3\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      src_clk => rd_clk,
      src_in_bin(5 downto 0) => src_in_bin00_out(5 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => rd_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_52
     port map (
      D(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_53\
     port map (
      D(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_54
     port map (
      D(1) => diff_pntr_pe(4),
      D(0) => diff_pntr_pe(2),
      Q(4 downto 0) => rd_pntr_ext(4 downto 0),
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[4]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[4]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[4]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[4]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[4]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \reg_out_i_reg[4]_1\(4 downto 0) => wr_pntr_rd_cdc(4 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_55\
     port map (
      D(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0),
      DI(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[3]\ => \gen_fwft.rdpp1_inst_n_4\,
      \grdc.rd_data_count_i_reg[5]\(4) => rdp_inst_n_1,
      \grdc.rd_data_count_i_reg[5]\(3 downto 0) => rd_pntr_ext(4 downto 1),
      rd_clk => rd_clk,
      \reg_out_i_reg[3]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      \reg_out_i_reg[5]_0\ => \^rd_rst_busy\
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0),
      src_clk => wr_clk,
      src_in_bin(5 downto 0) => wr_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0CC"
    )
        port map (
      I0 => rd_en,
      I1 => \^empty\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.gae_fwft.aempty_fwft_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCCCC444"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => \^almost_empty\,
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      I4 => ram_empty_i,
      O => aempty_fwft_i0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => aempty_fwft_i0,
      Q => \^almost_empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15F5"
    )
        port map (
      I0 => \^empty\,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_56\
     port map (
      DI(1) => \gen_fwft.rdpp1_inst_n_2\,
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(0) => rd_pntr_ext(0),
      \count_value_i_reg[0]_0\ => \gen_fwft.rdpp1_inst_n_1\,
      \count_value_i_reg[1]_0\ => \gen_fwft.rdpp1_inst_n_4\,
      \count_value_i_reg[1]_1\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_2\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(0)
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gaf_wptr_p3.wrpp3_inst_n_0\,
      Q => \^almost_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_4,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005557"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_2,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(4 downto 0) => wr_pntr_ext(4 downto 0),
      addrb(4 downto 0) => rd_pntr_ext(4 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(13 downto 0) => din(13 downto 0),
      dinb(13 downto 0) => B"00000000000000",
      douta(13 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(13 downto 0),
      doutb(13 downto 0) => dout(13 downto 0),
      ena => '0',
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => wr_pntr_plus1_pf_carry,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_4,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(0),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(5),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_57\
     port map (
      D(2) => diff_pntr_pe(3),
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      DI(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      DI(1) => \gen_fwft.rdpp1_inst_n_2\,
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(5) => rdp_inst_n_1,
      Q(4 downto 0) => rd_pntr_ext(4 downto 0),
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \count_value_i_reg[5]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \grdc.rd_data_count_i_reg[3]\ => \gen_fwft.rdpp1_inst_n_4\,
      \grdc.rd_data_count_i_reg[3]_0\ => \gen_fwft.rdpp1_inst_n_1\,
      \grdc.rd_data_count_i_reg[5]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      \grdc.rd_data_count_i_reg[5]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[5]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[5]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[5]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[5]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[3]\(5 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(5 downto 0),
      src_in_bin(4 downto 0) => src_in_bin00_out(5 downto 1)
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_58\
     port map (
      E(0) => ram_rd_en_i,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_i_2_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]\ => rdpp1_inst_n_0
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_59
     port map (
      d_out_int_reg_0 => rst_d1_inst_n_4,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\ => wrpp1_inst_n_0,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_60\
     port map (
      D(5 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(5 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(5 downto 0) => wr_pntr_ext(5 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[5]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[5]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[5]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[5]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[5]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[5]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_61\
     port map (
      D(1 downto 0) => diff_pntr_pf_q0(5 downto 4),
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      \count_value_i_reg[4]_0\ => wrpp1_inst_n_0,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_62\
     port map (
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      \count_value_i_reg[4]_0\ => wrpp2_inst_n_0,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\
     port map (
      Q(1 downto 0) => diff_pntr_pf_q(5 downto 4),
      SR(0) => \grdc.rd_data_count_i0\,
      clr_full => clr_full,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ => xpm_fifo_rst_inst_n_2,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gen_rst_ic.fifo_wr_rst_ic_reg_0\ => xpm_fifo_rst_inst_n_4,
      \grdc.rd_data_count_i_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \guf.underflow_i_reg\ => \^empty\,
      prog_full => \^prog_full\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "warning";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 32;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 448;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 29;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 29;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 14;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal data_vld_std : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal empty_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_0\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_1\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_2\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_3\ : STD_LOGIC;
  signal \gae_rptr_p2.rdpp2_inst_n_4\ : STD_LOGIC;
  signal \gaf_wptr_p3.wrpp3_inst_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc0_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal leaving_aempty : STD_LOGIC;
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal rst_d1_inst_n_5 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 448;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gae_rptr_p2.rdpp2_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      E(0) => data_vld_std,
      Q(4) => \gae_rptr_p2.rdpp2_inst_n_0\,
      Q(3) => \gae_rptr_p2.rdpp2_inst_n_1\,
      Q(2) => \gae_rptr_p2.rdpp2_inst_n_2\,
      Q(1) => \gae_rptr_p2.rdpp2_inst_n_3\,
      Q(0) => \gae_rptr_p2.rdpp2_inst_n_4\,
      SR(0) => \^rd_rst_busy\,
      rd_clk => rd_clk
    );
\gaf_wptr_p3.wrpp3_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
     port map (
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      almost_full => \^almost_full\,
      clr_full => clr_full,
      \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\ => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0\ => \^full\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ => \gaf_wptr_p3.wrpp3_inst_n_0\,
      rst => rst,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gdvld.data_valid_std_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => data_vld_std,
      Q => data_valid,
      R => \^rd_rst_busy\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      src_clk => rd_clk,
      src_in_bin(5 downto 0) => rd_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => rd_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
     port map (
      D(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_45
     port map (
      D(0) => diff_pntr_pe(1),
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      SR(0) => \^rd_rst_busy\,
      almost_empty => \^almost_empty\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2_0\(4) => \gae_rptr_p2.rdpp2_inst_n_0\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2_0\(3) => \gae_rptr_p2.rdpp2_inst_n_1\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2_0\(2) => \gae_rptr_p2.rdpp2_inst_n_2\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2_0\(1) => \gae_rptr_p2.rdpp2_inst_n_3\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_i_2_0\(0) => \gae_rptr_p2.rdpp2_inst_n_4\,
      \gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\ => \^empty\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\ => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      leaving_aempty => leaving_aempty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[4]_0\(4 downto 0) => wr_pntr_rd_cdc(4 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_46\
     port map (
      D(5 downto 0) => \grdc.diff_wr_rd_pntr_rdc0_out\(5 downto 0),
      Q(5 downto 0) => rd_pntr_ext(5 downto 0),
      SR(0) => \^rd_rst_busy\,
      rd_clk => rd_clk,
      \reg_out_i_reg[5]_0\(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0),
      src_clk => wr_clk,
      src_in_bin(5 downto 0) => wr_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q => \^almost_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gaf_wptr_p3.wrpp3_inst_n_0\,
      Q => \^almost_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_5,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I1 => \^empty\,
      I2 => \^prog_empty\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000557F"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\
     port map (
      addra(4 downto 0) => wr_pntr_ext(4 downto 0),
      addrb(4 downto 0) => rd_pntr_ext(4 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(13 downto 0) => din(13 downto 0),
      dinb(13 downto 0) => B"00000000000000",
      douta(13 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(13 downto 0),
      doutb(13 downto 0) => dout(13 downto 0),
      ena => '0',
      enb => data_vld_std,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => wr_pntr_plus1_pf_carry,
      web(0) => '0'
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(0),
      Q => rd_data_count(0),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(1),
      Q => rd_data_count(1),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(2),
      Q => rd_data_count(2),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(3),
      Q => rd_data_count(3),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(4),
      Q => rd_data_count(4),
      R => \^rd_rst_busy\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(5),
      Q => rd_data_count(5),
      R => \^rd_rst_busy\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_2,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(0),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(5),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\
     port map (
      D(3 downto 1) => diff_pntr_pe(4 downto 2),
      D(0) => diff_pntr_pe(0),
      E(0) => data_vld_std,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      SR(0) => \^rd_rst_busy\,
      \count_value_i_reg[5]_0\(5 downto 0) => rd_pntr_ext(5 downto 0),
      empty_i0 => empty_i0,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ => \^empty\,
      leaving_aempty => leaving_aempty,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\
     port map (
      E(0) => data_vld_std,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      SR(0) => \^rd_rst_busy\,
      leaving_aempty => leaving_aempty,
      rd_clk => rd_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_47
     port map (
      Q(3 downto 0) => diff_pntr_pf_q(5 downto 2),
      d_out_int_reg_0 => rst_d1_inst_n_1,
      d_out_int_reg_1 => rst_d1_inst_n_5,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\ => wrpp1_inst_n_0,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_48\
     port map (
      D(5 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(5 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(5 downto 0) => wr_pntr_ext(5 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[5]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[5]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[5]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[5]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[5]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[5]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_49\
     port map (
      D(3 downto 0) => diff_pntr_pf_q0(5 downto 2),
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      \count_value_i_reg[4]_0\ => wrpp1_inst_n_0,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_50\
     port map (
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      \count_value_i_reg[4]_0\ => wrpp2_inst_n_0,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      SR(0) => \^rd_rst_busy\,
      clr_full => clr_full,
      \gen_rst_ic.fifo_wr_rst_ic_reg_0\ => xpm_fifo_rst_inst_n_2,
      \guf.underflow_i_reg\ => \^empty\,
      \gwack.wr_ack_i_reg\ => \^full\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 38 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 38 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "16'b0001111100011111";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "warning";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 39;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 39;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "soft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^wr_data_count\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 38 to 38 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_SIM_ASSERT_ERR of xpm_fifo_base_inst : label is "warning";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 128;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 4992;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 128;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 123;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 123;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 8;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 7;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 39;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 39;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 8;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 7;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(38) <= \<const0>\;
  dout(37 downto 0) <= \^dout\(37 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7 downto 4) <= \^wr_data_count\(7 downto 4);
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(38) => '0',
      din(37 downto 0) => din(37 downto 0),
      dout(38) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(38),
      dout(37 downto 0) => \^dout\(37 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(7 downto 4) => \^wr_data_count\(7 downto 4),
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "16'b0001111100011111";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "warning";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 9;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "soft";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_SIM_ASSERT_ERR of xpm_fifo_base_inst : label is "warning";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 144;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => wr_data_count(4 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "16'b0001111100011111";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "warning";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 38;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ : entity is "soft";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_SIM_ASSERT_ERR of xpm_fifo_base_inst : label is "warning";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 128;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 4864;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 128;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 123;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 123;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 8;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 7;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 38;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 38;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 8;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 7;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized3\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(37 downto 0) => din(37 downto 0),
      dout(37 downto 0) => dout(37 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_xfer_calc_err_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  signal \sig_inhibit_rdy_n_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      FIFO_Full_reg_1 => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      SR(0) => SR(0),
      \in\(46 downto 0) => \in\(46 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(47 downto 0) => \out\(47 downto 0),
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_xfer_calc_err_reg_reg => sig_xfer_calc_err_reg_reg
    );
\sig_inhibit_rdy_n_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => \sig_inhibit_rdy_n_i_1__0_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__0_n_0\,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_26\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 45 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_26\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_26\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_1\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \sig_init_done_i_1__7_n_0\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_1 <= \^sig_inhibit_rdy_n_reg_1\;
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_27\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_1\,
      SS(0) => SS(0),
      \in\(45 downto 0) => \in\(45 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(46 downto 0) => \out\(46 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_push_addr_reg1_out,
      sig_halt_reg_reg_0 => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_0,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n_reg_1\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_1\,
      R => SS(0)
    );
\sig_init_done_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_init_done,
      I2 => sig_init_reg,
      I3 => \^sig_init_reg2\,
      O => \sig_init_done_i_1__7_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_init_done_i_1__7_n_0\,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => \^sig_init_reg2\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    \sig_good_mmap_dbeat10_out__0\ : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_1 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dbeat_cntr_eq_1 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      full => full,
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(12 downto 0) => \out\(12 downto 0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_dbeat_cntr_eq_1 => sig_dbeat_cntr_eq_1,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_push_dqual_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_halt_reg_reg => \sig_good_mmap_dbeat10_out__0\,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mmap_rst_reg_n_reg_0 => sig_mmap_rst_reg_n_reg_0,
      sig_mmap_rst_reg_n_reg_1 => sig_mmap_rst_reg_n_reg_1,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SS(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    \OMIT_UNPACKING.lsig_ld_cmd\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \OMIT_UNPACKING.lsig_ld_cmd\ => \OMIT_UNPACKING.lsig_ld_cmd\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SS(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ is
  port (
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_1 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    sig_init_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg_reg_3 : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    m_axi_s2mm_bready_0 : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_psm_pop_input_cmd : in STD_LOGIC;
    \sig_realigner_btt2_reg[22]\ : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_mvalid_stop_set : in STD_LOGIC;
    sig_mvalid_stop : in STD_LOGIC;
    sig_m_valid_dup_reg : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\ is
  signal \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done_3 : STD_LOGIC;
  signal \sig_init_done_i_1__15_n_0\ : STD_LOGIC;
  signal \^sig_init_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_child_error_reg_i_1 : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__11\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__12\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__13\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__14\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__15\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \sig_input_addr_reg[31]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[22]_i_1\ : label is "soft_lutpair428";
begin
  sig_init_reg_reg_0 <= \^sig_init_reg_reg_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(2 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(2 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      \INFERRED_GEN.cnt_i_reg[3]_1\(0) => \INFERRED_GEN.cnt_i_reg[3]_1\(0),
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bready_0 => m_axi_s2mm_bready_0,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg
    );
sig_child_error_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_csm_pop_child_cmd,
      O => SR(0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_3,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => \INFERRED_GEN.cnt_i_reg[3]_1\(0)
    );
\sig_init_done_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_init_done,
      I2 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_mmap_rst_reg_n_reg
    );
\sig_init_done_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_init_done_0,
      I2 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_mmap_rst_reg_n_reg_0
    );
\sig_init_done_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_init_done_2,
      I2 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_mmap_rst_reg_n_reg_1
    );
\sig_init_done_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_init_done_1,
      I2 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_mmap_rst_reg_n_reg_2
    );
\sig_init_done_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_init_done_3,
      I2 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => \sig_init_done_i_1__15_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__15_n_0\,
      Q => sig_init_done_3,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_init_reg_reg_0\,
      Q => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      S => \INFERRED_GEN.cnt_i_reg[3]_1\(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i_reg[3]_1\(0),
      Q => \^sig_init_reg_reg_0\,
      R => '0'
    );
\sig_input_addr_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_psm_pop_input_cmd,
      O => sig_init_reg_reg_1(0)
    );
\sig_m_valid_dup_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => sig_mvalid_stop_set,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_mmap_rst_reg_n,
      I3 => sig_mvalid_stop,
      I4 => sig_m_valid_dup_reg,
      O => sig_init_reg_reg_3
    );
\sig_realigner_btt2[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => \sig_realigner_btt2_reg[22]\,
      O => sig_init_reg_reg_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sel : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_data2wsc_valid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => sel,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => sig_push_coelsc_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\(0) => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      \INFERRED_GEN.cnt_i_reg[3]_1\ => \INFERRED_GEN.cnt_i_reg[3]_1\,
      Q(3 downto 0) => Q(3 downto 0),
      \in\(5 downto 0) => \in\(5 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_data2wsc_valid => sig_data2wsc_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[3]_0\(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : in STD_LOGIC;
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      \in\(26 downto 0) => \in\(26 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(24 downto 0) => \out\(24 downto 0),
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized8\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_eop_sent_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg : in STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg_0 : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized8\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized8\ is
  signal \^sig_eop_sent_reg0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \sig_init_done_i_1__19_n_0\ : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
  sig_eop_sent_reg0 <= \^sig_eop_sent_reg0\;
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized7\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^sig_inhibit_rdy_n\,
      Q(0) => Q(0),
      SS(0) => \^sig_eop_sent_reg0\,
      \in\(0) => \in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_dre2ibtt_tlast_reg_reg => sig_dre2ibtt_tlast_reg_reg,
      sig_dre2ibtt_tlast_reg_reg_0 => sig_dre2ibtt_tlast_reg_reg_0,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_strm_tlast => sig_strm_tlast,
      slice_insert_valid => slice_insert_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n\,
      R => \^sig_eop_sent_reg0\
    );
\sig_init_done_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_init_reg2,
      I2 => sig_init_reg,
      I3 => sig_mmap_rst_reg_n,
      I4 => sig_eop_sent_reg,
      O => \sig_init_done_i_1__19_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__19_n_0\,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => \^sig_eop_sent_reg0\
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_eop_sent_reg0\,
      Q => sig_init_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized9\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_halt_reg_dly3_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]\ : out STD_LOGIC;
    \sig_xfer_addr_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_1 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_single_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    \sig_s_ready_dup_i_2__1\ : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_s_ready_dup_i_3__0\ : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_single_dbeat_reg_0 : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized9\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized9\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized8\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(2 downto 0) => \out\(2 downto 0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]\,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_dly3_reg => sig_halt_reg_dly3_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mmap_rst_reg_n_reg_0 => sig_mmap_rst_reg_n_reg_0,
      sig_mmap_rst_reg_n_reg_1 => sig_mmap_rst_reg_n_reg_1,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg(9 downto 0) => sig_next_calc_error_reg_reg(9 downto 0),
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      \sig_s_ready_dup_i_2__1\ => \sig_s_ready_dup_i_2__1\,
      \sig_s_ready_dup_i_3__0\ => \sig_s_ready_dup_i_3__0\,
      sig_s_ready_out_reg => sig_push_dqual_reg,
      sig_single_dbeat_reg => sig_single_dbeat_reg,
      sig_single_dbeat_reg_0 => sig_single_dbeat_reg_0,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      \sig_xfer_addr_reg_reg[0]\(2 downto 0) => \sig_xfer_addr_reg_reg[0]\(2 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\ is
  port (
    sig_init_done_1 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bready : out STD_LOGIC;
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\ : entity is "axi_sg_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done_1\ : STD_LOGIC;
begin
  sig_init_done_1 <= \^sig_init_done_1\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(0) => Q(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_1\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_data2wsc_calc_err_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\ : entity is "axi_sg_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\ is
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done_2\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
  sig_init_done_2 <= \^sig_init_done_2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\
     port map (
      D(2 downto 0) => D(2 downto 0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => sig_push_coelsc_reg,
      Q(0) => Q(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(0) => \out\(0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_calc_err_reg(1 downto 0) => sig_data2wsc_calc_err_reg(1 downto 0),
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_2\,
      I1 => \^sig_inhibit_rdy_n\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 36 downto 0 );
    empty : out STD_LOGIC;
    \OMIT_UNPACKING.lsig_ld_cmd\ : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    \OMIT_UNPACKING.lsig_cmd_loaded_reg\ : in STD_LOGIC;
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_token_eq_zero__1\ : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg is
  signal \^dout\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 37 to 37 );
  signal sig_data_fifo_wr_cnt : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal sig_ok_to_post_rd_addr_i_3_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_4_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_5_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_6_n_0 : STD_LOGIC;
  signal sig_pop_data_fifo : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 38 to 38 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \OMIT_UNPACKING.lsig_cmd_loaded_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of sig_last_skid_reg_i_1 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[1]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[2]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[3]_i_1\ : label is "soft_lutpair273";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "warning";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 39;
  attribute READ_MODE : integer;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 39;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_9\ : label is "soft_lutpair272";
begin
  dout(36 downto 0) <= \^dout\(36 downto 0);
  empty <= \^empty\;
\INFERRED_GEN.cnt_i[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000055D5"
    )
        port map (
      I0 => \OMIT_UNPACKING.lsig_cmd_loaded_reg\,
      I1 => sig_data_fifo_data_out(37),
      I2 => \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\,
      I3 => \^empty\,
      I4 => Q(0),
      O => \OMIT_UNPACKING.lsig_ld_cmd\
    );
\OMIT_UNPACKING.lsig_cmd_loaded_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF5555"
    )
        port map (
      I0 => Q(0),
      I1 => \^empty\,
      I2 => \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\,
      I3 => sig_data_fifo_data_out(37),
      I4 => \OMIT_UNPACKING.lsig_cmd_loaded_reg\,
      O => \INFERRED_GEN.cnt_i_reg[2]\
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \^empty\,
      I1 => \OMIT_UNPACKING.lsig_cmd_loaded_reg\,
      I2 => \^dout\(36),
      I3 => sig_sstrb_stop_mask(0),
      O => sig_slast_with_stop
    );
sig_ok_to_post_rd_addr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \sig_token_eq_zero__1\,
      I1 => sig_mmap_rst_reg_n,
      I2 => \out\,
      I3 => sig_ok_to_post_rd_addr_i_3_n_0,
      I4 => sig_ok_to_post_rd_addr_i_4_n_0,
      I5 => sig_ok_to_post_rd_addr_i_5_n_0,
      O => sig_mmap_rst_reg_n_reg
    );
sig_ok_to_post_rd_addr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E008A000800C0"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(6),
      I1 => sig_data_fifo_wr_cnt(4),
      I2 => sig_ok_to_post_rd_addr_reg(1),
      I3 => sig_ok_to_post_rd_addr_reg(0),
      I4 => sig_data_fifo_wr_cnt(5),
      I5 => sig_ok_to_post_rd_addr_reg(2),
      O => sig_ok_to_post_rd_addr_i_3_n_0
    );
sig_ok_to_post_rd_addr_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEAAAB"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(7),
      I1 => sig_ok_to_post_rd_addr_reg(2),
      I2 => sig_ok_to_post_rd_addr_reg(1),
      I3 => sig_ok_to_post_rd_addr_reg(0),
      I4 => sig_ok_to_post_rd_addr_reg(3),
      I5 => sig_ok_to_post_rd_addr_i_6_n_0,
      O => sig_ok_to_post_rd_addr_i_4_n_0
    );
sig_ok_to_post_rd_addr_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DDDD0044D44400"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_reg(2),
      I1 => sig_data_fifo_wr_cnt(6),
      I2 => sig_data_fifo_wr_cnt(4),
      I3 => sig_ok_to_post_rd_addr_reg(1),
      I4 => sig_ok_to_post_rd_addr_reg(0),
      I5 => sig_data_fifo_wr_cnt(5),
      O => sig_ok_to_post_rd_addr_i_5_n_0
    );
sig_ok_to_post_rd_addr_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00000000000B00"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(6),
      I1 => sig_ok_to_post_rd_addr_reg(2),
      I2 => sig_data_fifo_wr_cnt(4),
      I3 => sig_ok_to_post_rd_addr_reg(0),
      I4 => sig_data_fifo_wr_cnt(5),
      I5 => sig_ok_to_post_rd_addr_reg(1),
      O => sig_ok_to_post_rd_addr_i_6_n_0
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dout\(32),
      I1 => sig_sstrb_stop_mask(0),
      O => D(0)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dout\(33),
      I1 => sig_sstrb_stop_mask(0),
      O => D(1)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dout\(34),
      I1 => sig_sstrb_stop_mask(0),
      O => D(2)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dout\(35),
      I1 => sig_sstrb_stop_mask(0),
      O => D(3)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(38) => '0',
      din(37 downto 0) => din(37 downto 0),
      dout(38) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED\(38),
      dout(37) => sig_data_fifo_data_out(37),
      dout(36 downto 0) => \^dout\(36 downto 0),
      empty => \^empty\,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => sig_pop_data_fifo,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => SS(0),
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\,
      wr_clk => m_axi_mm2s_aclk,
      wr_data_count(7 downto 4) => sig_data_fifo_wr_cnt(7 downto 4),
      wr_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\,
      I1 => \OMIT_UNPACKING.lsig_cmd_loaded_reg\,
      I2 => \^empty\,
      O => sig_pop_data_fifo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full\ : in STD_LOGIC;
    full : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_child_addr_cntr_lsh_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\ : entity is "sync_fifo_fg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \sig_child_addr_cntr_lsh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal sig_s_ready_dup_i_3_n_0 : STD_LOGIC;
  signal sig_xd_fifo_full : STD_LOGIC;
  signal \sig_xfer_len_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sig_child_addr_cntr_lsh_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_child_addr_cntr_lsh_reg[4]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[3]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[4]_i_1\ : label is "soft_lutpair365";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "warning";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 9;
  attribute READ_MODE : integer;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
begin
  dout(8 downto 0) <= \^dout\(8 downto 0);
\sig_child_addr_cntr_lsh[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(3),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(2),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(1),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(0),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_6_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(6),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[4]_i_2_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(5),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[4]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(4),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[4]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\,
      CO(2) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sig_child_addr_cntr_lsh[0]_i_3_n_0\,
      DI(2) => \sig_child_addr_cntr_lsh[0]_i_4_n_0\,
      DI(1) => \sig_child_addr_cntr_lsh[0]_i_5_n_0\,
      DI(0) => \sig_child_addr_cntr_lsh[0]_i_6_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\sig_child_addr_cntr_lsh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\,
      CO(3) => CO(0),
      CO(2) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_child_addr_cntr_lsh[4]_i_2_n_0\,
      DI(1) => \sig_child_addr_cntr_lsh[4]_i_3_n_0\,
      DI(0) => \sig_child_addr_cntr_lsh[4]_i_4_n_0\,
      O(3 downto 0) => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\(3 downto 0),
      S(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0)
    );
\sig_s_ready_dup_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_packer_full\,
      I1 => full,
      I2 => sig_xd_fifo_full,
      I3 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(0),
      I4 => sig_eop_halt_xfer,
      I5 => sig_s_ready_dup_i_3_n_0,
      O => \INCLUDE_PACKING.lsig_packer_full_reg\
    );
sig_s_ready_dup_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      I1 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      I2 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      I3 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      I4 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      O => sig_s_ready_dup_i_3_n_0
    );
sig_xfer_is_seq_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => sig_child_qual_first_of_2,
      I1 => \^dout\(8),
      I2 => \^dout\(7),
      O => sig_child_qual_first_of_2_reg
    );
\sig_xfer_len_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFEE001"
    )
        port map (
      I0 => \^dout\(0),
      I1 => sig_child_addr_cntr_lsh_reg(0),
      I2 => \^dout\(1),
      I3 => sig_child_addr_cntr_lsh_reg(1),
      I4 => \^dout\(2),
      O => D(0)
    );
\sig_xfer_len_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFE88800001"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \^dout\(1),
      I2 => \^dout\(0),
      I3 => sig_child_addr_cntr_lsh_reg(0),
      I4 => sig_child_addr_cntr_lsh_reg(1),
      I5 => \^dout\(3),
      O => D(1)
    );
\sig_xfer_len_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sig_xfer_len_reg[4]_i_3_n_0\,
      I1 => \^dout\(4),
      I2 => \sig_xfer_len_reg[4]_i_2_n_0\,
      O => D(2)
    );
\sig_xfer_len_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \sig_xfer_len_reg[4]_i_3_n_0\,
      I2 => \^dout\(5),
      I3 => \sig_xfer_len_reg[4]_i_2_n_0\,
      O => D(3)
    );
\sig_xfer_len_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC6CC9CC"
    )
        port map (
      I0 => \sig_xfer_len_reg[4]_i_2_n_0\,
      I1 => \^dout\(6),
      I2 => \^dout\(4),
      I3 => \sig_xfer_len_reg[4]_i_3_n_0\,
      I4 => \^dout\(5),
      O => D(4)
    );
\sig_xfer_len_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFF77FFFFFFFFFFE"
    )
        port map (
      I0 => \^dout\(3),
      I1 => sig_child_addr_cntr_lsh_reg(1),
      I2 => sig_child_addr_cntr_lsh_reg(0),
      I3 => \^dout\(0),
      I4 => \^dout\(1),
      I5 => \^dout\(2),
      O => \sig_xfer_len_reg[4]_i_2_n_0\
    );
\sig_xfer_len_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57777FFFFFFFFFFF"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \^dout\(1),
      I2 => \^dout\(0),
      I3 => sig_child_addr_cntr_lsh_reg(0),
      I4 => sig_child_addr_cntr_lsh_reg(1),
      I5 => \^dout\(3),
      O => \sig_xfer_len_reg[4]_i_3_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => \^dout\(8 downto 0),
      empty => empty,
      full => sig_xd_fifo_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => sig_mmap_rst,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(4) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      wr_data_count(3) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      wr_data_count(2) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      wr_data_count(1) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      wr_data_count(0) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      wr_en => wr_en,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized1\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    rd_en : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC;
    sig_incr_dbeat_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized1\ : entity is "sync_fifo_fg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized1\ is
  signal \INCLUDE_PACKING.lsig_good_push2fifo16_out\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^full\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[32]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[33]_i_1\ : label is "soft_lutpair353";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "warning";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 38;
  attribute READ_MODE : integer;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
begin
  dout(37 downto 0) <= \^dout\(37 downto 0);
  full <= \^full\;
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^full\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^full\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^full\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^full\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      I2 => sig_incr_dbeat_cntr,
      O => E(0)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2916FFFF29160000"
    )
        port map (
      I0 => \^dout\(34),
      I1 => \^dout\(35),
      I2 => \^dout\(32),
      I3 => \^dout\(33),
      I4 => \out\,
      I5 => Q(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg\(0)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7420FFFF74200000"
    )
        port map (
      I0 => \^dout\(35),
      I1 => \^dout\(32),
      I2 => \^dout\(34),
      I3 => \^dout\(33),
      I4 => \out\,
      I5 => Q(1),
      O => \gen_wr_a.gen_word_narrow.mem_reg\(1)
    );
\sig_data_reg_out[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \^dout\(33),
      I1 => \^dout\(34),
      I2 => \^dout\(35),
      I3 => \^dout\(32),
      I4 => \out\,
      I5 => Q(2),
      O => \gen_wr_a.gen_word_narrow.mem_reg\(2)
    );
\sig_data_skid_reg[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6116"
    )
        port map (
      I0 => \^dout\(32),
      I1 => \^dout\(35),
      I2 => \^dout\(33),
      I3 => \^dout\(34),
      O => D(0)
    );
\sig_data_skid_reg[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7420"
    )
        port map (
      I0 => \^dout\(35),
      I1 => \^dout\(32),
      I2 => \^dout\(34),
      I3 => \^dout\(33),
      O => D(1)
    );
\sig_data_skid_reg[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^dout\(34),
      I1 => \^dout\(33),
      I2 => \^dout\(35),
      I3 => \^dout\(32),
      O => D(2)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3\
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(37 downto 0) => din(37 downto 0),
      dout(37 downto 0) => \^dout\(37 downto 0),
      empty => empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => sig_mmap_rst,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(7 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\(7 downto 0),
      wr_en => \INCLUDE_PACKING.lsig_good_push2fifo16_out\,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      I1 => \^full\,
      O => \INCLUDE_PACKING.lsig_good_push2fifo16_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 4;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "16'b0001111100011111";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "warning";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 6;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 14;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 14;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_SIM_ASSERT_ERR of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "warning";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 448;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 27;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 27;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 14;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 14;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => data_valid,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(13 downto 0) => din(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(5 downto 0) => rd_data_count(5 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => wr_ack,
      wr_clk => wr_clk,
      wr_data_count(5 downto 0) => wr_data_count(5 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 4;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "16'b0001111100011111";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "warning";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 6;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 14;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "std";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 14;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_SIM_ASSERT_ERR of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "warning";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 448;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 29;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 29;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 7;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 14;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 14;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => data_valid,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(13 downto 0) => din(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(5 downto 0) => rd_data_count(5 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => wr_ack,
      wr_clk => wr_clk,
      wr_data_count(5 downto 0) => wr_data_count(5 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_fg is
  port (
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    \TDEST_FIFO.rd_en_hold_reg\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_en_hold : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    rd_en_hold0 : in STD_LOGIC;
    mm2s_strm_wlast : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_fg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_fg is
  signal \^empty\ : STD_LOGIC;
  signal full : STD_LOGIC;
  signal sig_afifo_almost_empty : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_10\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_11\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_2\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_28\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_29\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_3\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_30\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_31\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_32\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_33\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_37\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_4\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_5\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_6\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_7\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 4;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "16'b0001111100011111";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "warning";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 6;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 14;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "TRUE";
begin
  empty <= \^empty\;
\TDEST_FIFO.rd_en_hold_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80808080808080"
    )
        port map (
      I0 => mm2s_prmry_resetn,
      I1 => rd_en_hold,
      I2 => \^empty\,
      I3 => mm2s_strm_wlast,
      I4 => CO(0),
      I5 => m_axis_mm2s_tready,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
\TDEST_FIFO.rd_en_hold_int_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => rd_en_hold,
      I1 => \^empty\,
      I2 => rd_en,
      I3 => mm2s_prmry_resetn,
      I4 => rd_en_hold0,
      O => \TDEST_FIFO.rd_en_hold_reg\
    );
\xpm_fifo_instance.xpm_fifo_async_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async
     port map (
      almost_empty => sig_afifo_almost_empty,
      almost_full => \xpm_fifo_instance.xpm_fifo_async_inst_n_10\,
      data_valid => \xpm_fifo_instance.xpm_fifo_async_inst_n_37\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_dbiterr_UNCONNECTED\,
      din(13 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13]\(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => \^empty\,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_full_UNCONNECTED\,
      rd_clk => m_axi_mm2s_aclk,
      rd_data_count(5) => \xpm_fifo_instance.xpm_fifo_async_inst_n_28\,
      rd_data_count(4) => \xpm_fifo_instance.xpm_fifo_async_inst_n_29\,
      rd_data_count(3) => \xpm_fifo_instance.xpm_fifo_async_inst_n_30\,
      rd_data_count(2) => \xpm_fifo_instance.xpm_fifo_async_inst_n_31\,
      rd_data_count(1) => \xpm_fifo_instance.xpm_fifo_async_inst_n_32\,
      rd_data_count(0) => \xpm_fifo_instance.xpm_fifo_async_inst_n_33\,
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED\,
      rst => p_0_in,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_underflow_UNCONNECTED\,
      wr_ack => \xpm_fifo_instance.xpm_fifo_async_inst_n_11\,
      wr_clk => m_axi_sg_aclk,
      wr_data_count(5) => \xpm_fifo_instance.xpm_fifo_async_inst_n_2\,
      wr_data_count(4) => \xpm_fifo_instance.xpm_fifo_async_inst_n_3\,
      wr_data_count(3) => \xpm_fifo_instance.xpm_fifo_async_inst_n_4\,
      wr_data_count(2) => \xpm_fifo_instance.xpm_fifo_async_inst_n_5\,
      wr_data_count(1) => \xpm_fifo_instance.xpm_fifo_async_inst_n_6\,
      wr_data_count(0) => \xpm_fifo_instance.xpm_fifo_async_inst_n_7\,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_fg__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    noread_reg : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ch1_updt_active : in STD_LOGIC;
    first_received1 : in STD_LOGIC;
    \gwack.wr_ack_i_reg\ : in STD_LOGIC;
    first_stream_del : in STD_LOGIC;
    noread : in STD_LOGIC;
    m_axis_s2mm_sts_tvalid : in STD_LOGIC;
    s2mm_eof_s2mm : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_fg__parameterized0\ : entity is "async_fifo_fg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_fg__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_fg__parameterized0\ is
  signal fifo_empty : STD_LOGIC;
  signal fifo_wr : STD_LOGIC;
  signal full : STD_LOGIC;
  signal s2mm_desc_info_in : STD_LOGIC_VECTOR ( 13 downto 10 );
  signal wr_rst_busy : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_10\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_11\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_2\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_28\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_29\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_3\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_30\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_31\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_32\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_33\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_36\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_37\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_4\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_5\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_6\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_async_inst_n_7\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_async_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[16]_INST_0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[17]_INST_0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[18]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \m_axi_sg_wdata[19]_INST_0\ : label is "soft_lutpair229";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 4;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "16'b0001111100011111";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "warning";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 6;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 14;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_async_inst\ : label is "TRUE";
begin
last_update_over_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => noread,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => fifo_empty,
      I3 => s2mm_eof_s2mm,
      I4 => rd_en,
      O => noread_reg
    );
\m_axi_sg_wdata[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s2mm_desc_info_in(10),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(0)
    );
\m_axi_sg_wdata[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s2mm_desc_info_in(11),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(1)
    );
\m_axi_sg_wdata[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s2mm_desc_info_in(12),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(2)
    );
\m_axi_sg_wdata[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s2mm_desc_info_in(13),
      I1 => ch1_updt_active,
      O => m_axi_sg_wdata(3)
    );
\xpm_fifo_instance.xpm_fifo_async_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\
     port map (
      almost_empty => \xpm_fifo_instance.xpm_fifo_async_inst_n_36\,
      almost_full => \xpm_fifo_instance.xpm_fifo_async_inst_n_10\,
      data_valid => \xpm_fifo_instance.xpm_fifo_async_inst_n_37\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_dbiterr_UNCONNECTED\,
      din(13 downto 0) => Q(13 downto 0),
      dout(13 downto 10) => s2mm_desc_info_in(13 downto 10),
      dout(9 downto 0) => dout(9 downto 0),
      empty => fifo_empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_full_UNCONNECTED\,
      rd_clk => m_axi_sg_aclk,
      rd_data_count(5) => \xpm_fifo_instance.xpm_fifo_async_inst_n_28\,
      rd_data_count(4) => \xpm_fifo_instance.xpm_fifo_async_inst_n_29\,
      rd_data_count(3) => \xpm_fifo_instance.xpm_fifo_async_inst_n_30\,
      rd_data_count(2) => \xpm_fifo_instance.xpm_fifo_async_inst_n_31\,
      rd_data_count(1) => \xpm_fifo_instance.xpm_fifo_async_inst_n_32\,
      rd_data_count(0) => \xpm_fifo_instance.xpm_fifo_async_inst_n_33\,
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED\,
      rst => D(0),
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_async_inst_underflow_UNCONNECTED\,
      wr_ack => \xpm_fifo_instance.xpm_fifo_async_inst_n_11\,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(5) => \xpm_fifo_instance.xpm_fifo_async_inst_n_2\,
      wr_data_count(4) => \xpm_fifo_instance.xpm_fifo_async_inst_n_3\,
      wr_data_count(3) => \xpm_fifo_instance.xpm_fifo_async_inst_n_4\,
      wr_data_count(2) => \xpm_fifo_instance.xpm_fifo_async_inst_n_5\,
      wr_data_count(1) => \xpm_fifo_instance.xpm_fifo_async_inst_n_6\,
      wr_data_count(0) => \xpm_fifo_instance.xpm_fifo_async_inst_n_7\,
      wr_en => fifo_wr,
      wr_rst_busy => wr_rst_busy
    );
\xpm_fifo_instance.xpm_fifo_async_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => first_received1,
      I1 => \gwack.wr_ack_i_reg\,
      I2 => first_stream_del,
      O => fifo_wr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    sig_posted_to_axi_reg_0 : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 45 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\ : STD_LOGIC;
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_aq_fifo_data_out : STD_LOGIC_VECTOR ( 58 downto 4 );
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi_2;
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
  sig_posted_to_axi_reg_0 <= sig_posted_to_axi;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_26\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      SS(0) => SS(0),
      \in\(45 downto 0) => \in\(45 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(46 downto 38) => sig_aq_fifo_data_out(58 downto 50),
      \out\(37) => sig_aq_fifo_data_out(47),
      \out\(36) => sig_aq_fifo_data_out(45),
      \out\(35 downto 0) => sig_aq_fifo_data_out(39 downto 4),
      sig_addr_reg_empty => \^sig_addr_reg_empty\,
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n_reg,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => sig_addr_reg_full,
      R => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\,
      Q => m_axi_mm2s_arvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(50),
      Q => \^sig_addr2rsc_calc_error\,
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => m_axi_mm2s_arready,
      I1 => sig_addr_reg_full,
      I2 => \^sig_addr2rsc_calc_error\,
      I3 => sig_mmap_rst_reg_n,
      O => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(4),
      Q => m_axi_mm2s_araddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(14),
      Q => m_axi_mm2s_araddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(15),
      Q => m_axi_mm2s_araddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(16),
      Q => m_axi_mm2s_araddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(17),
      Q => m_axi_mm2s_araddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(18),
      Q => m_axi_mm2s_araddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(19),
      Q => m_axi_mm2s_araddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(20),
      Q => m_axi_mm2s_araddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(21),
      Q => m_axi_mm2s_araddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(22),
      Q => m_axi_mm2s_araddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(23),
      Q => m_axi_mm2s_araddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(5),
      Q => m_axi_mm2s_araddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(24),
      Q => m_axi_mm2s_araddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(25),
      Q => m_axi_mm2s_araddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(26),
      Q => m_axi_mm2s_araddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(27),
      Q => m_axi_mm2s_araddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(28),
      Q => m_axi_mm2s_araddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(29),
      Q => m_axi_mm2s_araddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(30),
      Q => m_axi_mm2s_araddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(31),
      Q => m_axi_mm2s_araddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(32),
      Q => m_axi_mm2s_araddr(28),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(33),
      Q => m_axi_mm2s_araddr(29),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(6),
      Q => m_axi_mm2s_araddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(34),
      Q => m_axi_mm2s_araddr(30),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(35),
      Q => m_axi_mm2s_araddr(31),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(7),
      Q => m_axi_mm2s_araddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(8),
      Q => m_axi_mm2s_araddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(9),
      Q => m_axi_mm2s_araddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(10),
      Q => m_axi_mm2s_araddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(11),
      Q => m_axi_mm2s_araddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(12),
      Q => m_axi_mm2s_araddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(13),
      Q => m_axi_mm2s_araddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(47),
      Q => m_axi_mm2s_arburst(0),
      R => sig_next_addr_reg0
    );
\sig_next_cache_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(55),
      Q => m_axi_mm2s_arcache(0),
      R => sig_next_addr_reg0
    );
\sig_next_cache_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(56),
      Q => m_axi_mm2s_arcache(1),
      R => sig_next_addr_reg0
    );
\sig_next_cache_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(57),
      Q => m_axi_mm2s_arcache(2),
      R => sig_next_addr_reg0
    );
\sig_next_cache_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(58),
      Q => m_axi_mm2s_arcache(3),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(36),
      Q => m_axi_mm2s_arlen(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(37),
      Q => m_axi_mm2s_arlen(1),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(38),
      Q => m_axi_mm2s_arlen(2),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(39),
      Q => m_axi_mm2s_arlen(3),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(45),
      Q => m_axi_mm2s_arsize(0),
      R => sig_next_addr_reg0
    );
\sig_next_user_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(51),
      Q => m_axi_mm2s_aruser(0),
      R => sig_next_addr_reg0
    );
\sig_next_user_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(52),
      Q => m_axi_mm2s_aruser(1),
      R => sig_next_addr_reg0
    );
\sig_next_user_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(53),
      Q => m_axi_mm2s_aruser(2),
      R => sig_next_addr_reg0
    );
\sig_next_user_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(54),
      Q => m_axi_mm2s_aruser(3),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 46 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\ : entity is "axi_datamover_addr_cntl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\ is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\ : STD_LOGIC;
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_aq_fifo_data_out : STD_LOGIC_VECTOR ( 58 downto 4 );
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      FIFO_Full_reg_1 => \^sig_addr_reg_empty\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      SR(0) => SR(0),
      \in\(46 downto 0) => \in\(46 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(47 downto 39) => sig_aq_fifo_data_out(58 downto 50),
      \out\(38) => sig_aq_fifo_data_out(47),
      \out\(37) => sig_aq_fifo_data_out(45),
      \out\(36 downto 0) => sig_aq_fifo_data_out(40 downto 4),
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_xfer_calc_err_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => sig_addr_reg_full,
      R => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\,
      Q => m_axi_s2mm_awvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(50),
      Q => \^sig_addr2wsc_calc_error\,
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => sig_addr_reg_full,
      I1 => m_axi_s2mm_awready,
      I2 => \^sig_addr2wsc_calc_error\,
      I3 => sig_mmap_rst_reg_n,
      O => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(4),
      Q => m_axi_s2mm_awaddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(14),
      Q => m_axi_s2mm_awaddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(15),
      Q => m_axi_s2mm_awaddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(16),
      Q => m_axi_s2mm_awaddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(17),
      Q => m_axi_s2mm_awaddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(18),
      Q => m_axi_s2mm_awaddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(19),
      Q => m_axi_s2mm_awaddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(20),
      Q => m_axi_s2mm_awaddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(21),
      Q => m_axi_s2mm_awaddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(22),
      Q => m_axi_s2mm_awaddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(23),
      Q => m_axi_s2mm_awaddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(5),
      Q => m_axi_s2mm_awaddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(24),
      Q => m_axi_s2mm_awaddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(25),
      Q => m_axi_s2mm_awaddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(26),
      Q => m_axi_s2mm_awaddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(27),
      Q => m_axi_s2mm_awaddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(28),
      Q => m_axi_s2mm_awaddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(29),
      Q => m_axi_s2mm_awaddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(30),
      Q => m_axi_s2mm_awaddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(31),
      Q => m_axi_s2mm_awaddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(32),
      Q => m_axi_s2mm_awaddr(28),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(33),
      Q => m_axi_s2mm_awaddr(29),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(6),
      Q => m_axi_s2mm_awaddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(34),
      Q => m_axi_s2mm_awaddr(30),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(35),
      Q => m_axi_s2mm_awaddr(31),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(7),
      Q => m_axi_s2mm_awaddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(8),
      Q => m_axi_s2mm_awaddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(9),
      Q => m_axi_s2mm_awaddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(10),
      Q => m_axi_s2mm_awaddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(11),
      Q => m_axi_s2mm_awaddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(12),
      Q => m_axi_s2mm_awaddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(13),
      Q => m_axi_s2mm_awaddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(47),
      Q => m_axi_s2mm_awburst(0),
      R => sig_next_addr_reg0
    );
\sig_next_cache_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(55),
      Q => m_axi_s2mm_awcache(0),
      R => sig_next_addr_reg0
    );
\sig_next_cache_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(56),
      Q => m_axi_s2mm_awcache(1),
      R => sig_next_addr_reg0
    );
\sig_next_cache_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(57),
      Q => m_axi_s2mm_awcache(2),
      R => sig_next_addr_reg0
    );
\sig_next_cache_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(58),
      Q => m_axi_s2mm_awcache(3),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(36),
      Q => m_axi_s2mm_awlen(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(37),
      Q => m_axi_s2mm_awlen(1),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(38),
      Q => m_axi_s2mm_awlen(2),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(39),
      Q => m_axi_s2mm_awlen(3),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(40),
      Q => m_axi_s2mm_awlen(4),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(45),
      Q => m_axi_s2mm_awsize(0),
      R => sig_next_addr_reg0
    );
\sig_next_user_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(51),
      Q => m_axi_s2mm_awuser(0),
      R => sig_next_addr_reg0
    );
\sig_next_user_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(52),
      Q => m_axi_s2mm_awuser(1),
      R => sig_next_addr_reg0
    );
\sig_next_user_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(53),
      Q => m_axi_s2mm_awuser(2),
      R => sig_next_addr_reg0
    );
\sig_next_user_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(54),
      Q => m_axi_s2mm_awuser(3),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl is
  port (
    sig_coelsc_tag_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg : out STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_0 : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_calc_err : out STD_LOGIC;
    sig_data2rsc_slverr : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_en : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]_0\ : out STD_LOGIC;
    sig_halt_reg_dly3_reg_0 : out STD_LOGIC;
    sig_mvalid_stop_set : out STD_LOGIC;
    sig_halt_reg_dly3_reg_1 : out STD_LOGIC;
    sig_rd_sts_okay_reg0 : out STD_LOGIC;
    sig_push_rd_sts_reg : out STD_LOGIC;
    sig_halt_reg_dly3_reg_2 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_stream_rst_reg_n : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rd_sts_okay_reg_reg : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_rst2all_stop_request : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal m_axi_mm2s_rready_INST_0_i_1_n_0 : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal \sig_coelsc_okay_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal sig_coelsc_tag_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal \^sig_data2rsc_calc_err\ : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_okay : STD_LOGIC;
  signal \^sig_data2rsc_slverr\ : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal sig_dbeat_cntr_eq_1 : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat_reg_n_0 : STD_LOGIC;
  signal \sig_good_mmap_dbeat10_out__0\ : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_3_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_6_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal \^sig_last_mmap_dbeat_reg_reg_0\ : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_tag_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0 : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0_i_1 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of sig_coelsc_cmd_cmplt_reg_i_1 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \sig_coelsc_decerr_reg_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \sig_coelsc_slverr_reg_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_3 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of sig_m_valid_dup_i_2 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of sig_mvalid_stop_reg_i_2 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \sig_rd_sts_decerr_reg_i_1__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of sig_rd_sts_okay_reg_i_1 : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of sig_s_ready_dup_i_1 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \sig_sstrb_stop_mask[3]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_2\ : label is "soft_lutpair335";
begin
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2rsc_calc_err <= \^sig_data2rsc_calc_err\;
  sig_data2rsc_slverr <= \^sig_data2rsc_slverr\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_last_mmap_dbeat_reg_reg_0 <= \^sig_last_mmap_dbeat_reg_reg_0\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      SR(0) => sig_clr_dqual_reg,
      SS(0) => SS(0),
      full => full,
      \in\(16 downto 0) => \in\(16 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(12 downto 9) => sig_cmd_fifo_data_out(26 downto 23),
      \out\(8 downto 1) => sig_cmd_fifo_data_out(21 downto 14),
      \out\(0) => sig_cmd_fifo_data_out(0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_dbeat_cntr_eq_1 => sig_dbeat_cntr_eq_1,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \^sig_data2addr_stop_req\,
      sig_dqual_reg_empty_reg_0 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg_n_0,
      sig_first_dbeat_reg_0 => sig_last_dbeat_i_3_n_0,
      \sig_good_mmap_dbeat10_out__0\ => \sig_good_mmap_dbeat10_out__0\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg_n_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      sig_mmap_rst_reg_n_reg_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30\,
      sig_mmap_rst_reg_n_reg_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => \^sig_data2addr_stop_req\,
      I2 => full,
      I3 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      O => m_axi_mm2s_rready
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222220"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_next_calc_error_reg,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      O => m_axi_mm2s_rready_INST_0_i_1_n_0
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9996664"
    )
        port map (
      I0 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I1 => \sig_addr_posted_cntr_reg[2]_0\,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC98E6CC"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => \sig_addr_posted_cntr_reg[2]_0\,
      I4 => \^sig_last_mmap_dbeat_reg_reg_0\,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E0F8F0"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => \sig_addr_posted_cntr_reg[2]_0\,
      I4 => \^sig_last_mmap_dbeat_reg_reg_0\,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => SS(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => SS(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => SS(0)
    );
sig_coelsc_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => m_axi_mm2s_rlast,
      I2 => sig_next_calc_error_reg,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => sig_data2rsc_valid,
      R => sig_coelsc_tag_reg0
    );
\sig_coelsc_decerr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => m_axi_mm2s_rresp(1),
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(0),
      I3 => sig_data2rsc_decerr,
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => sig_data2rsc_decerr,
      R => sig_coelsc_tag_reg0
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => \^sig_data2rsc_calc_err\,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => \^sig_data2rsc_calc_err\,
      R => sig_coelsc_tag_reg0
    );
\sig_coelsc_okay_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => m_axi_mm2s_rvalid,
      I1 => m_axi_mm2s_rresp(1),
      I2 => sig_next_calc_error_reg,
      O => \sig_coelsc_okay_reg_i_1__0_n_0\
    );
sig_coelsc_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => \sig_coelsc_okay_reg_i_1__0_n_0\,
      Q => sig_data2rsc_okay,
      S => sig_coelsc_tag_reg0
    );
\sig_coelsc_slverr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => m_axi_mm2s_rresp(0),
      I1 => m_axi_mm2s_rresp(1),
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_data2rsc_slverr\,
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => \^sig_data2rsc_slverr\,
      R => sig_coelsc_tag_reg0
    );
\sig_coelsc_tag_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7000FFFF"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_next_calc_error_reg,
      I2 => sig_data2rsc_valid,
      I3 => sig_rsc2data_ready,
      I4 => sig_mmap_rst_reg_n,
      O => sig_coelsc_tag_reg0
    );
\sig_coelsc_tag_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => \sig_good_mmap_dbeat10_out__0\,
      I2 => sig_next_calc_error_reg,
      I3 => sig_ld_new_cmd_reg,
      O => sig_push_coelsc_reg
    );
\sig_coelsc_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(0),
      Q => sig_coelsc_tag_reg(0),
      R => sig_coelsc_tag_reg0
    );
\sig_dbeat_cntr[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(2),
      I4 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[7]_i_3__0_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      Q => sig_dbeat_cntr(0),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      Q => sig_dbeat_cntr(1),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      Q => sig_dbeat_cntr(2),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      Q => sig_dbeat_cntr(3),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      Q => sig_dbeat_cntr(4),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(5),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(6),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(7),
      R => SS(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => '1',
      Q => sig_dqual_reg_full,
      R => sig_clr_dqual_reg
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      Q => sig_first_dbeat_reg_n_0,
      R => '0'
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_next_calc_error_reg,
      O => \sig_addr_posted_cntr_reg[0]_0\
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => SS(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => SS(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => \^sig_halt_reg_dly3\,
      R => SS(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rst2all_stop_request,
      I1 => \^sig_data2addr_stop_req\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_data2addr_stop_req\,
      R => SS(0)
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_last_dbeat_i_6_n_0,
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(2),
      I4 => sig_dbeat_cntr(4),
      I5 => sig_dbeat_cntr(3),
      O => sig_last_dbeat_i_3_n_0
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(4),
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(0),
      I5 => sig_last_dbeat_i_6_n_0,
      O => sig_dbeat_cntr_eq_1
    );
sig_last_dbeat_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_dbeat_cntr(5),
      I2 => sig_dbeat_cntr(7),
      O => sig_last_dbeat_i_6_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_mm2s_rlast,
      I1 => \sig_good_mmap_dbeat10_out__0\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => \^sig_last_mmap_dbeat_reg_reg_0\,
      R => SS(0)
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F400F0F0"
    )
        port map (
      I0 => \^sig_halt_reg_dly3\,
      I1 => sig_halt_reg_dly2,
      I2 => sig_sstrb_stop_mask(0),
      I3 => m_axis_mm2s_tready,
      I4 => \out\,
      O => sig_mvalid_stop_set
    );
sig_mvalid_stop_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_halt_reg_dly3\,
      I1 => sig_halt_reg_dly2,
      O => sig_halt_reg_dly3_reg_1
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_calc_error_reg,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_eof_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(18),
      Q => sig_next_last_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_last_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_last_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_last_strb_reg(3),
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(14),
      Q => sig_next_strt_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(15),
      Q => sig_next_strt_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(16),
      Q => sig_next_strt_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(17),
      Q => sig_next_strt_strb_reg(3),
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(0),
      Q => sig_next_tag_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_rd_sts_decerr_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_decerr,
      I1 => D(0),
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_okay_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sig_rd_sts_okay_reg_reg,
      I1 => sig_data2rsc_okay,
      I2 => \^sig_data2rsc_slverr\,
      I3 => sig_data2rsc_decerr,
      O => sig_rd_sts_okay_reg0
    );
\sig_rd_sts_tag_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => sig_rsc2data_ready,
      O => sig_push_rd_sts_reg
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00000"
    )
        port map (
      I0 => \^sig_halt_reg_dly3\,
      I1 => sig_halt_reg_dly2,
      I2 => sig_stream_rst_reg_n,
      I3 => sig_sstrb_stop_mask(0),
      I4 => sig_s_ready_dup_reg,
      O => sig_halt_reg_dly3_reg_0
    );
\sig_sstrb_stop_mask[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => \^sig_halt_reg_dly3\,
      I1 => sig_halt_reg_dly2,
      I2 => sig_sstrb_stop_mask(0),
      I3 => sig_stream_rst_reg_n,
      O => sig_halt_reg_dly3_reg_2
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55100000"
    )
        port map (
      I0 => full,
      I1 => sig_data2rsc_valid,
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_data2addr_stop_req\,
      I4 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      O => wr_en
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      I2 => m_axi_mm2s_rlast,
      I3 => sig_next_cmd_cmplt_reg,
      O => din(5)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      I2 => m_axi_mm2s_rlast,
      I3 => sig_next_eof_reg,
      O => din(4)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDCCFD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_next_last_strb_reg(3),
      I3 => sig_first_dbeat_reg_n_0,
      I4 => sig_next_strt_strb_reg(3),
      O => din(3)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDCCFD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_next_last_strb_reg(2),
      I3 => sig_first_dbeat_reg_n_0,
      I4 => sig_next_strt_strb_reg(2),
      O => din(2)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDCCFD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_next_last_strb_reg(1),
      I3 => sig_first_dbeat_reg_n_0,
      I4 => sig_next_strt_strb_reg(1),
      O => din(1)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDCCFD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_next_last_strb_reg(0),
      I3 => sig_first_dbeat_reg_n_0,
      I4 => sig_next_strt_strb_reg(0),
      O => din(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter is
  port (
    \out\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]\ : out STD_LOGIC;
    sig_scatter2drc_cmd_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_dre2ibtt_eop : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer_reg_0 : out STD_LOGIC;
    \sig_data_reg_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_last_reg_out_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_reg_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\ : out STD_LOGIC;
    sig_last_reg_out_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_1\ : out STD_LOGIC;
    sig_last_reg_out_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ : out STD_LOGIC;
    sig_last_reg_out_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\ : out STD_LOGIC;
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[0]_1\ : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\ : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    \sig_btt_cntr_dup_reg[22]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \INCLUDE_PACKING.lsig_packer_full\ : in STD_LOGIC;
    full : in STD_LOGIC;
    skid2dre_wlast : in STD_LOGIC;
    skid2dre_wstrb : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter is
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^inferred_gen.cnt_i_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I_MSSAI_SKID_BUF_n_63 : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_64 : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_65 : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_66 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_0 : STD_LOGIC;
  signal SLICE_INSERTION_n_1 : STD_LOGIC;
  signal SLICE_INSERTION_n_5 : STD_LOGIC;
  signal SLICE_INSERTION_n_6 : STD_LOGIC;
  signal SLICE_INSERTION_n_7 : STD_LOGIC;
  signal SLICE_INSERTION_n_8 : STD_LOGIC;
  signal SLICE_INSERTION_n_9 : STD_LOGIC;
  signal ld_btt_cntr_reg1 : STD_LOGIC;
  signal ld_btt_cntr_reg2 : STD_LOGIC;
  signal ld_btt_cntr_reg3 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal sig_btt_cntr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_btt_cntr0 : STD_LOGIC;
  signal sig_btt_cntr02_out : STD_LOGIC;
  signal sig_btt_cntr_dup : STD_LOGIC_VECTOR ( 22 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_btt_cntr_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_btt_cntr_dup : signal is "no";
  signal sig_btt_cntr_prv0 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \sig_btt_cntr_prv0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__4_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__4_n_3\ : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_3 : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_10_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_6_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_7_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_8_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__1_n_1\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__1_n_2\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__1_n_3\ : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_1 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_2 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_3 : STD_LOGIC;
  signal sig_cmd_full : STD_LOGIC;
  signal sig_eop_halt_xfer_i_1_n_0 : STD_LOGIC;
  signal \^sig_eop_halt_xfer_reg_0\ : STD_LOGIC;
  signal sig_eop_sent1_out : STD_LOGIC;
  signal sig_eop_sent_reg : STD_LOGIC;
  signal sig_eop_sent_reg0 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_ld_cmd : STD_LOGIC;
  signal \^sig_m_valid_out_reg\ : STD_LOGIC;
  signal \sig_max_first_increment[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \^sig_scatter2drc_cmd_ready\ : STD_LOGIC;
  signal sig_strm_tlast : STD_LOGIC;
  signal sig_strm_tvalid : STD_LOGIC;
  signal sig_tstrb_fifo_data_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sig_tstrb_fifo_rdy : STD_LOGIC;
  signal sig_valid_fifo_ld12_out : STD_LOGIC;
  signal slice_insert_data : STD_LOGIC_VECTOR ( 4 to 4 );
  signal slice_insert_valid : STD_LOGIC;
  signal \NLW_sig_btt_cntr_prv0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_prv0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lteq_max_first_incr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_btt_cntr[18]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \sig_btt_cntr[20]_i_1\ : label is "soft_lutpair405";
  attribute KEEP : string;
  attribute KEEP of \sig_btt_cntr_dup_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[0]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[10]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[11]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[12]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[13]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[14]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[15]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[16]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[17]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[18]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[19]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[1]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[20]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[21]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[22]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[2]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[3]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[4]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[5]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[6]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[7]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[8]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[9]\ : label is "no";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sig_btt_cntr_prv0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sig_btt_cntr_prv0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_btt_cntr_prv0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_btt_cntr_prv0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_btt_cntr_prv0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_btt_cntr_prv0_carry__4\ : label is 35;
  attribute equivalent_register_removal of \sig_btt_cntr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[16]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[17]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[18]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[19]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[20]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[21]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[22]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of sig_btt_eq_0_i_12 : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of sig_btt_eq_0_i_5 : label is "soft_lutpair406";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lteq_max_first_incr0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \sig_btt_lteq_max_first_incr0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sig_btt_lteq_max_first_incr0_carry__1\ : label is 11;
begin
  \INFERRED_GEN.cnt_i_reg[0]\(0) <= \^inferred_gen.cnt_i_reg[0]\(0);
  \INFERRED_GEN.cnt_i_reg[4]\(0) <= \^inferred_gen.cnt_i_reg[4]\(0);
  sig_eop_halt_xfer_reg_0 <= \^sig_eop_halt_xfer_reg_0\;
  sig_m_valid_out_reg <= \^sig_m_valid_out_reg\;
  sig_scatter2drc_cmd_ready <= \^sig_scatter2drc_cmd_ready\;
I_MSSAI_SKID_BUF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf
     port map (
      CO(0) => sig_btt_lteq_max_first_incr,
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\ => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_1\ => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_1\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\(0) => \^inferred_gen.cnt_i_reg[4]\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]_0\ => \^sig_eop_halt_xfer_reg_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(1) => sig_tstrb_fifo_data_out(4),
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(0) => \^inferred_gen.cnt_i_reg[0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr\(1 downto 0) => \INCLUDE_PACKING.lsig_0ffset_cntr\(1 downto 0),
      \INCLUDE_PACKING.lsig_packer_full\ => \INCLUDE_PACKING.lsig_packer_full\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\ => \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\ => \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\ => \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\ => \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      full => full,
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => I_MSSAI_SKID_BUF_n_66,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      sig_btt_cntr0 => sig_btt_cntr0,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_btt_eq_0_reg => I_MSSAI_SKID_BUF_n_65,
      \sig_burst_dbeat_cntr_reg[3]\(0) => \sig_burst_dbeat_cntr_reg[3]\(0),
      \sig_burst_dbeat_cntr_reg[3]_0\ => \sig_burst_dbeat_cntr_reg[3]_0\,
      \sig_burst_dbeat_cntr_reg[3]_1\(1 downto 0) => \sig_burst_dbeat_cntr_reg[3]_1\(1 downto 0),
      \sig_burst_dbeat_cntr_reg[3]_2\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbc_reg_reg(0) => sig_clr_dbc_reg_reg(0),
      sig_cmd_empty_reg => I_MSSAI_SKID_BUF_n_64,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_full_reg => I_MSSAI_SKID_BUF_n_63,
      \sig_data_reg_out_reg[7]_0\(7 downto 0) => \sig_data_reg_out_reg[7]\(7 downto 0),
      \sig_data_reg_out_reg[7]_1\(7 downto 0) => \sig_data_reg_out_reg[7]_0\(7 downto 0),
      \sig_data_reg_out_reg[7]_2\(7 downto 0) => \sig_data_reg_out_reg[7]_1\(7 downto 0),
      \sig_data_reg_out_reg[7]_3\(7 downto 0) => \sig_data_reg_out_reg[7]_2\(7 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_eop_sent1_out => sig_eop_sent1_out,
      sig_init_reg => sig_init_reg,
      sig_last_reg_out_reg_0 => sig_last_reg_out_reg,
      sig_last_reg_out_reg_1(1 downto 0) => sig_last_reg_out_reg_0(1 downto 0),
      sig_last_reg_out_reg_2(1 downto 0) => sig_last_reg_out_reg_1(1 downto 0),
      sig_last_reg_out_reg_3(1 downto 0) => sig_last_reg_out_reg_2(1 downto 0),
      sig_last_reg_out_reg_4(1 downto 0) => sig_last_reg_out_reg_3(1 downto 0),
      sig_m_valid_out_reg_0 => sig_strm_tvalid,
      sig_m_valid_out_reg_1 => \^sig_m_valid_out_reg\,
      sig_m_valid_out_reg_2 => sig_m_valid_out_reg_0,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_cmd_ready => \^sig_scatter2drc_cmd_ready\,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      \sig_strb_reg_out_reg[0]_0\ => \sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[0]_1\ => \sig_strb_reg_out_reg[0]_0\,
      \sig_strb_reg_out_reg[0]_2\ => \sig_strb_reg_out_reg[0]_1\,
      sig_strm_tlast => sig_strm_tlast,
      sig_tstrb_fifo_rdy => sig_tstrb_fifo_rdy,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wstrb => skid2dre_wstrb
    );
I_TSTRB_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized8\
     port map (
      FIFO_Full_reg => I_TSTRB_FIFO_n_0,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_m_valid_out_reg\,
      Q(0) => \^inferred_gen.cnt_i_reg[4]\(0),
      \in\(0) => slice_insert_data(4),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(1) => sig_tstrb_fifo_data_out(4),
      \out\(0) => \^inferred_gen.cnt_i_reg[0]\(0),
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_dre2ibtt_tlast_reg_reg => \^sig_eop_halt_xfer_reg_0\,
      sig_dre2ibtt_tlast_reg_reg_0 => sig_strm_tvalid,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_eop_sent_reg0 => sig_eop_sent_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_strm_tlast => sig_strm_tlast,
      slice_insert_valid => slice_insert_valid
    );
SLICE_INSERTION: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice
     port map (
      CO(0) => sig_btt_lteq_max_first_incr,
      D(2) => sel0(20),
      D(1) => sel0(8),
      D(0) => sel0(1),
      E(0) => sig_btt_cntr02_out,
      O(0) => sig_btt_cntr_prv0(19),
      S(3) => SLICE_INSERTION_n_5,
      S(2) => SLICE_INSERTION_n_6,
      S(1) => SLICE_INSERTION_n_7,
      S(0) => SLICE_INSERTION_n_8,
      SR(0) => SR(0),
      \in\(0) => slice_insert_data(4),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg2_reg => SLICE_INSERTION_n_9,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_valid_i_reg_0 => I_TSTRB_FIFO_n_0,
      \out\(6 downto 0) => sig_btt_cntr_dup(22 downto 16),
      sig_btt_cntr0 => sig_btt_cntr0,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_btt_eq_0_i_4_0(0) => \sig_btt_cntr_dup_reg[22]_0\(19),
      sig_btt_eq_0_reg => SLICE_INSERTION_n_1,
      sig_btt_eq_0_reg_0 => sig_btt_eq_0_i_2_n_0,
      sig_btt_eq_0_reg_1 => sig_btt_eq_0_i_3_n_0,
      sig_btt_eq_0_reg_2 => sig_btt_eq_0_i_9_n_0,
      sig_btt_eq_0_reg_3 => sig_btt_eq_0_i_10_n_0,
      sig_cmd_full => sig_cmd_full,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_ld_cmd => sig_ld_cmd,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_tstrb_fifo_rdy => sig_tstrb_fifo_rdy,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      slice_insert_valid => slice_insert_valid
    );
ld_btt_cntr_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_MSSAI_SKID_BUF_n_66,
      Q => ld_btt_cntr_reg1,
      R => '0'
    );
ld_btt_cntr_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SLICE_INSERTION_n_9,
      Q => ld_btt_cntr_reg2,
      R => '0'
    );
ld_btt_cntr_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_MSSAI_SKID_BUF_n_65,
      Q => ld_btt_cntr_reg3,
      R => '0'
    );
\sig_btt_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(0),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(0),
      O => sel0(0)
    );
\sig_btt_cntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(10),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(10),
      O => sel0(10)
    );
\sig_btt_cntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(11),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(11),
      O => sel0(11)
    );
\sig_btt_cntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(12),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(12),
      O => sel0(12)
    );
\sig_btt_cntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(13),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(13),
      O => sel0(13)
    );
\sig_btt_cntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(14),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(14),
      O => sel0(14)
    );
\sig_btt_cntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(15),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(15),
      O => sel0(15)
    );
\sig_btt_cntr[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(16),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(16),
      O => sel0(16)
    );
\sig_btt_cntr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(17),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(17),
      O => sel0(17)
    );
\sig_btt_cntr[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => sig_btt_cntr_prv0(18),
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => \sig_btt_cntr_dup_reg[22]_0\(18),
      O => sel0(18)
    );
\sig_btt_cntr[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(19),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(19),
      O => sel0(19)
    );
\sig_btt_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(1),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(1),
      O => sel0(1)
    );
\sig_btt_cntr[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(20),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(20),
      O => sel0(20)
    );
\sig_btt_cntr[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(21),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(21),
      O => sel0(21)
    );
\sig_btt_cntr[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(22),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(22),
      O => sel0(22)
    );
\sig_btt_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(2),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(2),
      O => sel0(2)
    );
\sig_btt_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(3),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(3),
      O => sel0(3)
    );
\sig_btt_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(4),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(4),
      O => sel0(4)
    );
\sig_btt_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(5),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(5),
      O => sel0(5)
    );
\sig_btt_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(6),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(6),
      O => sel0(6)
    );
\sig_btt_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(7),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(7),
      O => sel0(7)
    );
\sig_btt_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(8),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(8),
      O => sel0(8)
    );
\sig_btt_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(9),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(9),
      O => sel0(9)
    );
\sig_btt_cntr_dup_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(0),
      Q => sig_btt_cntr_dup(0),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(10),
      Q => sig_btt_cntr_dup(10),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(11),
      Q => sig_btt_cntr_dup(11),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(12),
      Q => sig_btt_cntr_dup(12),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(13),
      Q => sig_btt_cntr_dup(13),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(14),
      Q => sig_btt_cntr_dup(14),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(15),
      Q => sig_btt_cntr_dup(15),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(16),
      Q => sig_btt_cntr_dup(16),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(17),
      Q => sig_btt_cntr_dup(17),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(18),
      Q => sig_btt_cntr_dup(18),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(19),
      Q => sig_btt_cntr_dup(19),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(1),
      Q => sig_btt_cntr_dup(1),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(20),
      Q => sig_btt_cntr_dup(20),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(21),
      Q => sig_btt_cntr_dup(21),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(22),
      Q => sig_btt_cntr_dup(22),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(2),
      Q => sig_btt_cntr_dup(2),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(3),
      Q => sig_btt_cntr_dup(3),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(4),
      Q => sig_btt_cntr_dup(4),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(5),
      Q => sig_btt_cntr_dup(5),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(6),
      Q => sig_btt_cntr_dup(6),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(7),
      Q => sig_btt_cntr_dup(7),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(8),
      Q => sig_btt_cntr_dup(8),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_dup_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(9),
      Q => sig_btt_cntr_dup(9),
      R => sig_btt_cntr0
    );
sig_btt_cntr_prv0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_cntr_prv0_carry_n_0,
      CO(2) => sig_btt_cntr_prv0_carry_n_1,
      CO(1) => sig_btt_cntr_prv0_carry_n_2,
      CO(0) => sig_btt_cntr_prv0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => sig_btt_cntr_dup(3 downto 0),
      O(3 downto 0) => sig_btt_cntr_prv0(3 downto 0),
      S(3) => sig_btt_cntr_prv0_carry_i_1_n_0,
      S(2) => sig_btt_cntr_prv0_carry_i_2_n_0,
      S(1) => sig_btt_cntr_prv0_carry_i_3_n_0,
      S(0) => sig_btt_cntr_prv0_carry_i_4_n_0
    );
\sig_btt_cntr_prv0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_cntr_prv0_carry_n_0,
      CO(3) => \sig_btt_cntr_prv0_carry__0_n_0\,
      CO(2) => \sig_btt_cntr_prv0_carry__0_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__0_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(7 downto 4),
      O(3 downto 0) => sig_btt_cntr_prv0(7 downto 4),
      S(3) => \sig_btt_cntr_prv0_carry__0_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__0_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__0_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__0_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(7),
      I1 => \sig_btt_cntr_reg_n_0_[7]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(6),
      I1 => \sig_btt_cntr_reg_n_0_[6]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(5),
      I1 => \sig_btt_cntr_reg_n_0_[5]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(4),
      I1 => \sig_btt_cntr_reg_n_0_[4]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_prv0_carry__0_n_0\,
      CO(3) => \sig_btt_cntr_prv0_carry__1_n_0\,
      CO(2) => \sig_btt_cntr_prv0_carry__1_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__1_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(11 downto 8),
      O(3 downto 0) => sig_btt_cntr_prv0(11 downto 8),
      S(3) => \sig_btt_cntr_prv0_carry__1_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__1_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__1_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__1_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(11),
      I1 => \sig_btt_cntr_reg_n_0_[11]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(10),
      I1 => \sig_btt_cntr_reg_n_0_[10]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(9),
      I1 => \sig_btt_cntr_reg_n_0_[9]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(8),
      I1 => \sig_btt_cntr_reg_n_0_[8]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_prv0_carry__1_n_0\,
      CO(3) => \sig_btt_cntr_prv0_carry__2_n_0\,
      CO(2) => \sig_btt_cntr_prv0_carry__2_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__2_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(15 downto 12),
      O(3 downto 0) => sig_btt_cntr_prv0(15 downto 12),
      S(3) => \sig_btt_cntr_prv0_carry__2_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__2_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__2_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__2_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(15),
      I1 => \sig_btt_cntr_reg_n_0_[15]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(14),
      I1 => \sig_btt_cntr_reg_n_0_[14]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(13),
      I1 => \sig_btt_cntr_reg_n_0_[13]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(12),
      I1 => \sig_btt_cntr_reg_n_0_[12]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_prv0_carry__2_n_0\,
      CO(3) => \sig_btt_cntr_prv0_carry__3_n_0\,
      CO(2) => \sig_btt_cntr_prv0_carry__3_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__3_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(19 downto 16),
      O(3 downto 0) => sig_btt_cntr_prv0(19 downto 16),
      S(3) => \sig_btt_cntr_prv0_carry__3_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__3_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__3_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__3_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(19),
      I1 => \sig_btt_cntr_reg_n_0_[19]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__3_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(18),
      I1 => \sig_btt_cntr_reg_n_0_[18]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__3_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(17),
      I1 => \sig_btt_cntr_reg_n_0_[17]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__3_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(16),
      I1 => \sig_btt_cntr_reg_n_0_[16]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__3_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_prv0_carry__3_n_0\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_prv0_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_btt_cntr_prv0_carry__4_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sig_btt_cntr_dup(21 downto 20),
      O(3) => \NLW_sig_btt_cntr_prv0_carry__4_O_UNCONNECTED\(3),
      O(2 downto 0) => sig_btt_cntr_prv0(22 downto 20),
      S(3) => '0',
      S(2) => \sig_btt_cntr_prv0_carry__4_i_1_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__4_i_2_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__4_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(22),
      I1 => \sig_btt_cntr_reg_n_0_[22]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__4_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(21),
      I1 => \sig_btt_cntr_reg_n_0_[21]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__4_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(20),
      I1 => \sig_btt_cntr_reg_n_0_[20]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__4_i_3_n_0\
    );
sig_btt_cntr_prv0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(3),
      I1 => \sig_btt_cntr_reg_n_0_[3]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => sig_btt_cntr_prv0_carry_i_1_n_0
    );
sig_btt_cntr_prv0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(2),
      I1 => \sig_btt_cntr_reg_n_0_[2]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => sig_btt_cntr_prv0_carry_i_2_n_0
    );
sig_btt_cntr_prv0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(1),
      I1 => \sig_btt_cntr_reg_n_0_[1]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => sig_btt_cntr_prv0_carry_i_3_n_0
    );
sig_btt_cntr_prv0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(0),
      I1 => \sig_max_first_increment_reg_n_0_[0]\,
      I2 => sig_btt_lteq_max_first_incr,
      I3 => sig_btt_cntr(0),
      O => sig_btt_cntr_prv0_carry_i_4_n_0
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(0),
      Q => sig_btt_cntr(0),
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(10),
      Q => \sig_btt_cntr_reg_n_0_[10]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(11),
      Q => \sig_btt_cntr_reg_n_0_[11]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(12),
      Q => \sig_btt_cntr_reg_n_0_[12]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(13),
      Q => \sig_btt_cntr_reg_n_0_[13]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(14),
      Q => \sig_btt_cntr_reg_n_0_[14]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(15),
      Q => \sig_btt_cntr_reg_n_0_[15]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(16),
      Q => \sig_btt_cntr_reg_n_0_[16]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(17),
      Q => \sig_btt_cntr_reg_n_0_[17]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(18),
      Q => \sig_btt_cntr_reg_n_0_[18]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(19),
      Q => \sig_btt_cntr_reg_n_0_[19]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(1),
      Q => \sig_btt_cntr_reg_n_0_[1]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(20),
      Q => \sig_btt_cntr_reg_n_0_[20]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(21),
      Q => \sig_btt_cntr_reg_n_0_[21]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(22),
      Q => \sig_btt_cntr_reg_n_0_[22]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(2),
      Q => \sig_btt_cntr_reg_n_0_[2]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(3),
      Q => \sig_btt_cntr_reg_n_0_[3]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(4),
      Q => \sig_btt_cntr_reg_n_0_[4]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(5),
      Q => \sig_btt_cntr_reg_n_0_[5]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(6),
      Q => \sig_btt_cntr_reg_n_0_[6]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(7),
      Q => \sig_btt_cntr_reg_n_0_[7]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(8),
      Q => \sig_btt_cntr_reg_n_0_[8]\,
      R => sig_btt_cntr0
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(9),
      Q => \sig_btt_cntr_reg_n_0_[9]\,
      R => sig_btt_cntr0
    );
sig_btt_eq_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => sig_btt_cntr_prv0(3),
      I1 => \sig_btt_cntr_dup_reg[22]_0\(3),
      I2 => sig_btt_cntr_prv0(21),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \sig_btt_cntr_dup_reg[22]_0\(21),
      O => sig_btt_eq_0_i_10_n_0
    );
sig_btt_eq_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_sm_ld_dre_cmd,
      I1 => sig_cmd_full,
      O => sig_ld_cmd
    );
sig_btt_eq_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => sig_btt_eq_0_i_5_n_0,
      I1 => sel0(11),
      I2 => sel0(13),
      I3 => sig_btt_eq_0_i_6_n_0,
      I4 => sel0(7),
      I5 => sel0(14),
      O => sig_btt_eq_0_i_2_n_0
    );
sig_btt_eq_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sel0(15),
      I1 => sel0(5),
      I2 => sel0(2),
      I3 => sel0(4),
      I4 => sig_btt_eq_0_i_7_n_0,
      I5 => sig_btt_eq_0_i_8_n_0,
      O => sig_btt_eq_0_i_3_n_0
    );
sig_btt_eq_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[22]_0\(18),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(18),
      O => sig_btt_eq_0_i_5_n_0
    );
sig_btt_eq_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => sig_btt_cntr_prv0(0),
      I1 => \sig_btt_cntr_dup_reg[22]_0\(0),
      I2 => sig_btt_cntr_prv0(10),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \sig_btt_cntr_dup_reg[22]_0\(10),
      O => sig_btt_eq_0_i_6_n_0
    );
sig_btt_eq_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => sig_btt_cntr_prv0(12),
      I1 => \sig_btt_cntr_dup_reg[22]_0\(12),
      I2 => sig_btt_cntr_prv0(16),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \sig_btt_cntr_dup_reg[22]_0\(16),
      O => sig_btt_eq_0_i_7_n_0
    );
sig_btt_eq_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => sig_btt_cntr_prv0(6),
      I1 => \sig_btt_cntr_dup_reg[22]_0\(6),
      I2 => sig_btt_cntr_prv0(17),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \sig_btt_cntr_dup_reg[22]_0\(17),
      O => sig_btt_eq_0_i_8_n_0
    );
sig_btt_eq_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500050505330505"
    )
        port map (
      I0 => sig_btt_cntr_prv0(9),
      I1 => \sig_btt_cntr_dup_reg[22]_0\(9),
      I2 => sig_btt_cntr_prv0(22),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \sig_btt_cntr_dup_reg[22]_0\(22),
      O => sig_btt_eq_0_i_9_n_0
    );
sig_btt_eq_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SLICE_INSERTION_n_1,
      Q => sig_btt_eq_0,
      R => '0'
    );
sig_btt_lteq_max_first_incr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lteq_max_first_incr0_carry_n_0,
      CO(2) => sig_btt_lteq_max_first_incr0_carry_n_1,
      CO(1) => sig_btt_lteq_max_first_incr0_carry_n_2,
      CO(0) => sig_btt_lteq_max_first_incr0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 1) => B"000",
      DI(0) => sig_btt_lteq_max_first_incr0_carry_i_1_n_0,
      O(3 downto 0) => NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lteq_max_first_incr0_carry_i_2_n_0,
      S(2) => sig_btt_lteq_max_first_incr0_carry_i_3_n_0,
      S(1) => sig_btt_lteq_max_first_incr0_carry_i_4_n_0,
      S(0) => sig_btt_lteq_max_first_incr0_carry_i_5_n_0
    );
\sig_btt_lteq_max_first_incr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_lteq_max_first_incr0_carry_n_0,
      CO(3) => \sig_btt_lteq_max_first_incr0_carry__0_n_0\,
      CO(2) => \sig_btt_lteq_max_first_incr0_carry__0_n_1\,
      CO(1) => \sig_btt_lteq_max_first_incr0_carry__0_n_2\,
      CO(0) => \sig_btt_lteq_max_first_incr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sig_btt_lteq_max_first_incr0_carry__0_i_1_n_0\,
      S(2) => \sig_btt_lteq_max_first_incr0_carry__0_i_2_n_0\,
      S(1) => \sig_btt_lteq_max_first_incr0_carry__0_i_3_n_0\,
      S(0) => \sig_btt_lteq_max_first_incr0_carry__0_i_4_n_0\
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_cntr_dup(15),
      I1 => sig_btt_cntr_dup(14),
      O => \sig_btt_lteq_max_first_incr0_carry__0_i_1_n_0\
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_cntr_dup(13),
      I1 => sig_btt_cntr_dup(12),
      O => \sig_btt_lteq_max_first_incr0_carry__0_i_2_n_0\
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_cntr_dup(11),
      I1 => sig_btt_cntr_dup(10),
      O => \sig_btt_lteq_max_first_incr0_carry__0_i_3_n_0\
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_cntr_dup(9),
      I1 => sig_btt_cntr_dup(8),
      O => \sig_btt_lteq_max_first_incr0_carry__0_i_4_n_0\
    );
\sig_btt_lteq_max_first_incr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_lteq_max_first_incr0_carry__0_n_0\,
      CO(3) => sig_btt_lteq_max_first_incr,
      CO(2) => \sig_btt_lteq_max_first_incr0_carry__1_n_1\,
      CO(1) => \sig_btt_lteq_max_first_incr0_carry__1_n_2\,
      CO(0) => \sig_btt_lteq_max_first_incr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sig_btt_lteq_max_first_incr0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => SLICE_INSERTION_n_5,
      S(2) => SLICE_INSERTION_n_6,
      S(1) => SLICE_INSERTION_n_7,
      S(0) => SLICE_INSERTION_n_8
    );
sig_btt_lteq_max_first_incr0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_btt_cntr_dup(1),
      I1 => \sig_max_first_increment_reg_n_0_[0]\,
      I2 => sig_btt_cntr_dup(0),
      O => sig_btt_lteq_max_first_incr0_carry_i_1_n_0
    );
sig_btt_lteq_max_first_incr0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_cntr_dup(7),
      I1 => sig_btt_cntr_dup(6),
      O => sig_btt_lteq_max_first_incr0_carry_i_2_n_0
    );
sig_btt_lteq_max_first_incr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_cntr_dup(5),
      I1 => sig_btt_cntr_dup(4),
      O => sig_btt_lteq_max_first_incr0_carry_i_3_n_0
    );
sig_btt_lteq_max_first_incr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_cntr_dup(3),
      I1 => sig_btt_cntr_dup(2),
      O => sig_btt_lteq_max_first_incr0_carry_i_4_n_0
    );
sig_btt_lteq_max_first_incr0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => sig_btt_cntr_dup(0),
      I1 => sig_btt_cntr_dup(1),
      I2 => \sig_max_first_increment_reg_n_0_[0]\,
      O => sig_btt_lteq_max_first_incr0_carry_i_5_n_0
    );
sig_cmd_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_MSSAI_SKID_BUF_n_64,
      Q => \^sig_scatter2drc_cmd_ready\,
      R => '0'
    );
sig_cmd_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_MSSAI_SKID_BUF_n_63,
      Q => sig_cmd_full,
      R => '0'
    );
sig_eop_halt_xfer_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => sig_valid_fifo_ld12_out,
      I1 => \^sig_eop_halt_xfer_reg_0\,
      I2 => sig_btt_cntr0,
      O => sig_eop_halt_xfer_i_1_n_0
    );
sig_eop_halt_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_halt_xfer_i_1_n_0,
      Q => \^sig_eop_halt_xfer_reg_0\,
      R => '0'
    );
sig_eop_sent_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_sent1_out,
      Q => sig_eop_sent_reg,
      R => sig_eop_sent_reg0
    );
\sig_max_first_increment[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBA"
    )
        port map (
      I0 => sig_valid_fifo_ld12_out,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => \sig_max_first_increment_reg_n_0_[0]\,
      O => \sig_max_first_increment[0]_i_1_n_0\
    );
\sig_max_first_increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[0]_i_1_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[0]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 36 downto 0 );
    empty : out STD_LOGIC;
    \OMIT_UNPACKING.lsig_ld_cmd\ : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    \OMIT_UNPACKING.lsig_cmd_loaded_reg\ : in STD_LOGIC;
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_token_eq_zero__1\ : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord is
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg
     port map (
      D(3 downto 0) => D(3 downto 0),
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \OMIT_UNPACKING.lsig_cmd_loaded_reg\ => \OMIT_UNPACKING.lsig_cmd_loaded_reg\,
      \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\ => \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\,
      \OMIT_UNPACKING.lsig_ld_cmd\ => \OMIT_UNPACKING.lsig_ld_cmd\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      din(37 downto 0) => din(37 downto 0),
      dout(36 downto 0) => dout(36 downto 0),
      empty => empty,
      full => full,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_ok_to_post_rd_addr_reg(3 downto 0) => sig_ok_to_post_rd_addr_reg(3 downto 0),
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(0) => sig_sstrb_stop_mask(0),
      \sig_token_eq_zero__1\ => \sig_token_eq_zero__1\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full\ : in STD_LOGIC;
    full : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_child_addr_cntr_lsh_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\ : entity is "axi_datamover_sfifo_autord";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\ is
begin
\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0\
     port map (
      CO(0) => CO(0),
      D(4 downto 0) => D(4 downto 0),
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(0),
      \INCLUDE_PACKING.lsig_packer_full\ => \INCLUDE_PACKING.lsig_packer_full\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      full => full,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\(3 downto 0) => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => rd_en,
      sig_child_addr_cntr_lsh_reg(1 downto 0) => sig_child_addr_cntr_lsh_reg(1 downto 0),
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_mmap_rst => sig_mmap_rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized1\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    rd_en : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC;
    sig_incr_dbeat_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized1\ : entity is "axi_datamover_sfifo_autord";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized1\ is
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      Q(2 downto 0) => Q(2 downto 0),
      din(37 downto 0) => din(37 downto 0),
      dout(37 downto 0) => dout(37 downto 0),
      empty => empty,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0),
      \gen_wr_a.gen_word_narrow.mem_reg\(2 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg\(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      rd_en => rd_en,
      sig_incr_dbeat_cntr => sig_incr_dbeat_cntr,
      sig_mmap_rst => sig_mmap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_init_reg : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly2 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wdc_status_going_full : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_1 : out STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[3]_0\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    sig_init_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg_reg_1 : out STD_LOGIC;
    sig_halt_reg_dly3_reg_0 : out STD_LOGIC;
    sig_sready_stop_reg_reg : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    sig_psm_pop_input_cmd : in STD_LOGIC;
    \sig_realigner_btt2_reg[22]\ : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_mvalid_stop : in STD_LOGIC;
    sig_m_valid_dup_reg : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC;
    sig_m_valid_dup_reg_0 : in STD_LOGIC;
    sig_m_valid_dup_reg_1 : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_s_h_halt_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_mvalid_stop_set\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_16\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_17\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out\ : STD_LOGIC_VECTOR ( 29 downto 4 );
  signal I_WRESP_STATUS_FIFO_n_10 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_18 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_5 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_6 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_7 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_8 : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal sig_coelsc_tag_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal \^sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_init_done_2 : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_wdc_statcnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_m_valid_dup_i_2__0\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of sig_sready_stop_reg_i_1 : label is "soft_lutpair430";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_halt_reg_dly2 <= \^sig_halt_reg_dly2\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6\
     port map (
      D(2) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      D(1) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      D(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\,
      E(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\,
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \^d\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \USE_SRL_FIFO.sig_rd_empty\,
      \INFERRED_GEN.cnt_i_reg[3]\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_16\,
      \INFERRED_GEN.cnt_i_reg[3]_0\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      \INFERRED_GEN.cnt_i_reg[3]_1\ => I_WRESP_STATUS_FIFO_n_10,
      Q(3 downto 0) => sig_wdc_statcnt_reg(3 downto 0),
      \in\(5 downto 0) => \in\(5 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 2) => \GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out\(29 downto 26),
      \out\(1 downto 0) => \GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out\(5 downto 4),
      sel => \USE_SRL_FIFO.sig_wr_fifo\,
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_17\,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done_2,
      sig_init_done_reg_0 => I_WRESP_STATUS_FIFO_n_3,
      sig_push_coelsc_reg => sig_push_coelsc_reg
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out\(26),
      Q => \^d\(4),
      R => sig_coelsc_tag_reg0
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out\(27),
      Q => \^d\(5),
      R => sig_coelsc_tag_reg0
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out\(28),
      Q => \^d\(6),
      R => sig_coelsc_tag_reg0
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^d\(1),
      R => sig_coelsc_tag_reg0
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out\(29),
      Q => \^d\(7),
      R => sig_coelsc_tag_reg0
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      I2 => sig_mmap_rst_reg_n,
      O => sig_coelsc_tag_reg0
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => \^d\(0),
      R => sig_coelsc_tag_reg0
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_18,
      Q => \^d\(3),
      S => sig_coelsc_tag_reg0
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_17\,
      Q => sig_coelsc_reg_empty,
      S => sig_coelsc_tag_reg0
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out\(5),
      Q => \^sig_wsc2stat_status_valid\,
      R => sig_coelsc_tag_reg0
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => \^d\(2),
      R => sig_coelsc_tag_reg0
    );
I_WRESP_STATUS_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5\
     port map (
      D(2) => I_WRESP_STATUS_FIFO_n_5,
      D(1) => I_WRESP_STATUS_FIFO_n_6,
      D(0) => I_WRESP_STATUS_FIFO_n_7,
      E(0) => I_WRESP_STATUS_FIFO_n_8,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ => I_WRESP_STATUS_FIFO_n_18,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out\(4),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\(2 downto 0) => \^d\(2 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_16\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \USE_SRL_FIFO.sig_rd_empty\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => I_WRESP_STATUS_FIFO_n_10,
      \INFERRED_GEN.cnt_i_reg[3]_1\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => sig_addr_posted_cntr_reg(3 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bready_0 => \^sig_data2addr_stop_req\,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_reg_reg_0 => sig_init_reg,
      sig_init_reg_reg_1(0) => sig_init_reg_reg(0),
      sig_init_reg_reg_2(0) => sig_init_reg_reg_0(0),
      sig_init_reg_reg_3 => sig_init_reg_reg_1,
      sig_m_valid_dup_reg => sig_m_valid_dup_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mmap_rst_reg_n_reg_0 => sig_mmap_rst_reg_n_reg_0,
      sig_mmap_rst_reg_n_reg_1 => I_WRESP_STATUS_FIFO_n_3,
      sig_mmap_rst_reg_n_reg_2 => sig_mmap_rst_reg_n_reg_1,
      sig_mvalid_stop => sig_mvalid_stop,
      sig_mvalid_stop_set => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_mvalid_stop_set\,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      \sig_realigner_btt2_reg[22]\ => \sig_realigner_btt2_reg[22]\
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_8,
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr_reg(0),
      R => \INFERRED_GEN.cnt_i_reg[3]\(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_8,
      D => I_WRESP_STATUS_FIFO_n_7,
      Q => sig_addr_posted_cntr_reg(1),
      R => \INFERRED_GEN.cnt_i_reg[3]\(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_8,
      D => I_WRESP_STATUS_FIFO_n_6,
      Q => sig_addr_posted_cntr_reg(2),
      R => \INFERRED_GEN.cnt_i_reg[3]\(0)
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_8,
      D => I_WRESP_STATUS_FIFO_n_5,
      Q => sig_addr_posted_cntr_reg(3),
      R => \INFERRED_GEN.cnt_i_reg[3]\(0)
    );
\sig_halt_cmplt_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000010000"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(3),
      I1 => sig_addr_posted_cntr_reg(2),
      I2 => sig_addr_posted_cntr_reg(0),
      I3 => sig_addr_posted_cntr_reg(1),
      I4 => sig_addr_reg_empty,
      I5 => sig_addr2wsc_calc_error,
      O => \sig_addr_posted_cntr_reg[3]_0\
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => \INFERRED_GEN.cnt_i_reg[3]\(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => \^sig_halt_reg_dly2\,
      R => \INFERRED_GEN.cnt_i_reg[3]\(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_halt_reg_dly2\,
      Q => \^sig_halt_reg_dly3\,
      R => \INFERRED_GEN.cnt_i_reg[3]\(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_s_h_halt_reg,
      I1 => \^sig_data2addr_stop_req\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_data2addr_stop_req\,
      R => \INFERRED_GEN.cnt_i_reg[3]\(0)
    );
\sig_m_valid_dup_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F400F0F0"
    )
        port map (
      I0 => \^sig_halt_reg_dly3\,
      I1 => \^sig_halt_reg_dly2\,
      I2 => sig_sstrb_stop_mask,
      I3 => sig_m_valid_dup_reg_0,
      I4 => sig_m_valid_dup_reg_1,
      O => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_mvalid_stop_set\
    );
\sig_s_ready_dup_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00000"
    )
        port map (
      I0 => \^sig_halt_reg_dly3\,
      I1 => \^sig_halt_reg_dly2\,
      I2 => sig_mmap_rst_reg_n,
      I3 => sig_sstrb_stop_mask,
      I4 => sig_s_ready_dup_reg,
      O => sig_halt_reg_dly3_reg_0
    );
sig_sready_stop_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_sstrb_stop_mask,
      I1 => \^sig_halt_reg_dly2\,
      I2 => \^sig_halt_reg_dly3\,
      O => sig_sready_stop_reg_reg
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_wdc_statcnt_reg(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\,
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => sig_wdc_statcnt_reg(0),
      R => \INFERRED_GEN.cnt_i_reg[3]\(0)
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\,
      Q => sig_wdc_statcnt_reg(1),
      R => \INFERRED_GEN.cnt_i_reg[3]\(0)
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      Q => sig_wdc_statcnt_reg(2),
      R => \INFERRED_GEN.cnt_i_reg[3]\(0)
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      Q => sig_wdc_statcnt_reg(3),
      R => \INFERRED_GEN.cnt_i_reg[3]\(0)
    );
\sig_wdc_status_going_full_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_wdc_statcnt_reg(3),
      I1 => sig_wdc_statcnt_reg(2),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => \INFERRED_GEN.cnt_i_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_next_calc_error_reg : out STD_LOGIC;
    sig_next_strt_strb_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_init_done : out STD_LOGIC;
    sig_data2wsc_valid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_INDET_BTT.lsig_eop_reg\ : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]_0\ : out STD_LOGIC;
    sig_first_dbeat_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_single_dbeat_reg_0 : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    sig_last_skid_mux_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_eop_reg_reg_0\ : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \sig_strb_skid_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_push_to_wsc_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_ibtt2wdc_tlast : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_reg_out_reg : in STD_LOGIC;
    sig_last_skid_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[19]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[19]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[19]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[22]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[22]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[22]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_end_of_cmd_reg\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0\ : STD_LOGIC;
  signal \^gen_indet_btt.lsig_eop_reg\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 26 downto 24 );
  signal sig_data2wsc_bytes_rcvd : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sig_data2wsc_calc_err_i_1_n_0 : STD_LOGIC;
  signal \sig_data2wsc_cmd_cmplt_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_data2wsc_valid\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3__1_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_first_dbeat_reg_n_0 : STD_LOGIC;
  signal \^sig_halt_reg_reg\ : STD_LOGIC;
  signal \sig_last_dbeat_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_last_dbeat_i_4__0_n_0\ : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_last_reg_out_i_2_n_0 : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \^sig_m_valid_out_reg\ : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal \^sig_next_strt_strb_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_dqual_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal \sig_push_err2wsc_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_push_to_wsc_i_1__0_n_0\ : STD_LOGIC;
  signal sig_sfhalt_next_strt_strb : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_single_dbeat_reg_n_0 : STD_LOGIC;
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[5][0]_srl6_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[4]_i_2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_3__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_3 : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \sig_push_err2wsc_i_1__0\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \sig_strb_reg_out[3]_i_3\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[0]_i_1__1\ : label is "soft_lutpair421";
begin
  \GEN_INDET_BTT.lsig_eop_reg\ <= \^gen_indet_btt.lsig_eop_reg\;
  \in\(5 downto 0) <= \^in\(5 downto 0);
  sig_data2wsc_valid <= \^sig_data2wsc_valid\;
  sig_halt_reg_reg <= \^sig_halt_reg_reg\;
  sig_m_valid_out_reg <= \^sig_m_valid_out_reg\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
  sig_next_strt_strb_reg(3 downto 0) <= \^sig_next_strt_strb_reg\(3 downto 0);
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized9\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      SR(0) => sig_clr_dqual_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(2 downto 0) => sig_cmd_fifo_data_out(26 downto 24),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[0]\ => \sig_addr_posted_cntr_reg[0]_0\,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[4]_i_2_n_0\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr[5]_i_2_n_0\,
      \sig_dbeat_cntr_reg[6]\ => sig_last_reg_out_i_2_n_0,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_0 => \out\,
      sig_dqual_reg_empty_reg_1 => \^sig_next_calc_error_reg\,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_n_0,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_dly3_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg_n_0,
      sig_last_dbeat_reg_0 => \sig_last_dbeat_i_3__0_n_0\,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_m_valid_out_reg => \^sig_m_valid_out_reg\,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      sig_mmap_rst_reg_n_reg_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      sig_mmap_rst_reg_n_reg_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg(9 downto 0) => sig_next_calc_error_reg_reg_0(9 downto 0),
      sig_next_cmd_cmplt_reg_reg => sig_next_calc_error_reg_i_3_n_0,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      \sig_s_ready_dup_i_2__1\ => \^sig_next_strt_strb_reg\(3),
      \sig_s_ready_dup_i_3__0\ => \sig_addr_posted_cntr_reg[2]_0\,
      sig_single_dbeat_reg => \sig_dbeat_cntr[7]_i_3__1_n_0\,
      sig_single_dbeat_reg_0 => sig_single_dbeat_reg_n_0,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      \sig_xfer_addr_reg_reg[0]\(2) => sig_sfhalt_next_strt_strb(2),
      \sig_xfer_addr_reg_reg[0]\(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      \sig_xfer_addr_reg_reg[0]\(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(11),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(10),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(9),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(8),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(15),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(14),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(13),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(12),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(19),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_2_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(18),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(17),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(16),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      I1 => sig_mmap_rst_reg_n,
      O => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => \^in\(4),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => \^in\(3),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[22]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => \^in\(2),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(2),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(1),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(0),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(3),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F0FB0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(2),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(2),
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F0FB0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(1),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(1),
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F0FB0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(0),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(0),
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      I3 => sig_mmap_rst_reg_n,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(7),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(6),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(5),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0F0"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => \out\,
      I2 => sig_data2wsc_bytes_rcvd(4),
      I3 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7\,
      Q => sig_data2wsc_bytes_rcvd(0),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5\,
      Q => sig_data2wsc_bytes_rcvd(10),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4\,
      Q => sig_data2wsc_bytes_rcvd(11),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_7\,
      Q => sig_data2wsc_bytes_rcvd(12),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_6\,
      Q => sig_data2wsc_bytes_rcvd(13),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_5\,
      Q => sig_data2wsc_bytes_rcvd(14),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_4\,
      Q => sig_data2wsc_bytes_rcvd(15),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_7\,
      Q => sig_data2wsc_bytes_rcvd(16),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_6\,
      Q => sig_data2wsc_bytes_rcvd(17),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_5\,
      Q => sig_data2wsc_bytes_rcvd(18),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_4\,
      Q => sig_data2wsc_bytes_rcvd(19),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_2_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_3_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_4_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6\,
      Q => sig_data2wsc_bytes_rcvd(1),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_7\,
      Q => \^in\(2),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_6\,
      Q => \^in\(3),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_5\,
      Q => \^in\(4),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_0\,
      CO(3 downto 2) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_O_UNCONNECTED\(3),
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_7\,
      S(3) => '0',
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_4_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_5_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5\,
      Q => sig_data2wsc_bytes_rcvd(2),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4\,
      Q => sig_data2wsc_bytes_rcvd(3),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0\,
      DI(1) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0\,
      DI(0) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0\,
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\,
      Q => sig_data2wsc_bytes_rcvd(4),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\,
      Q => sig_data2wsc_bytes_rcvd(5),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\,
      Q => sig_data2wsc_bytes_rcvd(6),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4\,
      Q => sig_data2wsc_bytes_rcvd(7),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7\,
      Q => sig_data2wsc_bytes_rcvd(8),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6\,
      Q => sig_data2wsc_bytes_rcvd(9),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD2000"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg\,
      I2 => sig_ibtt2wdc_tlast,
      I3 => sig_next_cmd_cmplt_reg,
      I4 => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0\,
      Q => \GEN_INDET_BTT.lsig_end_of_cmd_reg\,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\GEN_INDET_BTT.lsig_eop_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INDET_BTT.lsig_eop_reg_reg_0\,
      Q => \^gen_indet_btt.lsig_eop_reg\,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\INFERRED_GEN.data_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_indet_btt.lsig_eop_reg\,
      I1 => \^sig_next_calc_error_reg\,
      O => \^in\(5)
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F08F0EF0"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => \sig_addr_posted_cntr_reg[2]_0\,
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD42BD40"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \sig_addr_posted_cntr_reg[2]_0\,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD4000"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \sig_addr_posted_cntr_reg[2]_0\,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
sig_data2wsc_calc_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0A0C0C0C0C0"
    )
        port map (
      I0 => \^in\(0),
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_mmap_rst_reg_n,
      I3 => sig_push_err2wsc,
      I4 => \USE_SRL_FIFO.sig_wr_fifo\,
      I5 => sig_next_calc_error_reg_i_3_n_0,
      O => sig_data2wsc_calc_err_i_1_n_0
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_data2wsc_calc_err_i_1_n_0,
      Q => \^in\(0),
      R => '0'
    );
\sig_data2wsc_cmd_cmplt_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0A0C0C0C0C0"
    )
        port map (
      I0 => \^in\(1),
      I1 => sig_next_cmd_cmplt_reg,
      I2 => sig_mmap_rst_reg_n,
      I3 => sig_push_err2wsc,
      I4 => \USE_SRL_FIFO.sig_wr_fifo\,
      I5 => sig_next_calc_error_reg_i_3_n_0,
      O => \sig_data2wsc_cmd_cmplt_i_1__0_n_0\
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_data2wsc_cmd_cmplt_i_1__0_n_0\,
      Q => \^in\(1),
      R => '0'
    );
\sig_dbeat_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[4]_i_2_n_0\
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(2),
      I4 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[5]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF01FF"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_last_reg_out_i_2_n_0,
      I2 => sig_dbeat_cntr(7),
      I3 => sig_dqual_reg_empty_reg_0,
      I4 => \^sig_m_valid_out_reg\,
      O => \sig_dbeat_cntr[7]_i_3__1_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      Q => sig_dbeat_cntr(0),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      Q => sig_dbeat_cntr(1),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(2),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(3),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(4),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(5),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => sig_dbeat_cntr(6),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      Q => sig_dbeat_cntr(7),
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      Q => sig_first_dbeat_reg_n_0,
      R => '0'
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => \sig_last_dbeat_i_4__0_n_0\,
      I4 => sig_dqual_reg_empty_reg_0,
      I5 => \^sig_m_valid_out_reg\,
      O => \sig_last_dbeat_i_3__0_n_0\
    );
\sig_last_dbeat_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(4),
      I2 => sig_dbeat_cntr(5),
      I3 => sig_dbeat_cntr(6),
      I4 => sig_dbeat_cntr(7),
      I5 => sig_mmap_rst_reg_n,
      O => \sig_last_dbeat_i_4__0_n_0\
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_3_n_0,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => \INFERRED_GEN.cnt_i_reg[2]\(0)
    );
\sig_last_reg_out_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_last_reg_out_i_2_n_0,
      I2 => sig_dbeat_cntr(7),
      I3 => \^sig_next_strt_strb_reg\(3),
      I4 => sig_last_reg_out_reg,
      I5 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(3),
      I5 => sig_dbeat_cntr(5),
      O => sig_last_reg_out_i_2_n_0
    );
\sig_last_skid_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_last_reg_out_i_2_n_0,
      I2 => sig_dbeat_cntr(7),
      I3 => \^sig_next_strt_strb_reg\(3),
      O => sig_data2skid_wlast
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_last_reg_out_i_2_n_0,
      I2 => sig_dbeat_cntr(7),
      I3 => sig_dqual_reg_empty_reg_0,
      I4 => \^sig_m_valid_out_reg\,
      O => sig_next_calc_error_reg_i_3_n_0
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => \^sig_next_calc_error_reg\,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24\,
      Q => \^sig_next_strt_strb_reg\(0),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      Q => \^sig_next_strt_strb_reg\(1),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_sfhalt_next_strt_strb(2),
      Q => \^sig_next_strt_strb_reg\(2),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => '1',
      Q => \^sig_next_strt_strb_reg\(3),
      R => sig_clr_dqual_reg
    );
\sig_push_err2wsc_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_push_err2wsc,
      I2 => sig_ld_new_cmd_reg,
      I3 => \^sig_next_calc_error_reg\,
      O => \sig_push_err2wsc_i_1__0_n_0\
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_push_err2wsc_i_1__0_n_0\,
      Q => sig_push_err2wsc,
      R => '0'
    );
\sig_push_to_wsc_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA8888AAAAAAAA"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_push_err2wsc,
      I2 => sig_push_to_wsc_reg_0,
      I3 => sig_inhibit_rdy_n_0,
      I4 => \^sig_data2wsc_valid\,
      I5 => sig_next_calc_error_reg_i_3_n_0,
      O => \sig_push_to_wsc_i_1__0_n_0\
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_push_to_wsc_i_1__0_n_0\,
      Q => \^sig_data2wsc_valid\,
      R => '0'
    );
\sig_s_ready_dup_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\,
      I1 => sig_data2addr_stop_req,
      I2 => sig_dqual_reg_empty_reg_0,
      O => \^sig_halt_reg_reg\
    );
sig_single_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      Q => sig_single_dbeat_reg_n_0,
      R => '0'
    );
\sig_strb_reg_out[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_single_dbeat_reg_n_0,
      I1 => sig_first_dbeat_reg_n_0,
      O => sig_single_dbeat_reg_0
    );
\sig_strb_skid_reg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF100"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      I2 => \^sig_next_strt_strb_reg\(0),
      I3 => sig_data2addr_stop_req,
      I4 => \sig_strb_skid_reg_reg[3]\(0),
      O => sig_first_dbeat_reg_0(0)
    );
\sig_strb_skid_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF100"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      I2 => \^sig_next_strt_strb_reg\(1),
      I3 => sig_data2addr_stop_req,
      I4 => \sig_strb_skid_reg_reg[3]\(1),
      O => sig_first_dbeat_reg_0(1)
    );
\sig_strb_skid_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF100"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      I2 => \^sig_next_strt_strb_reg\(2),
      I3 => sig_data2addr_stop_req,
      I4 => \sig_strb_skid_reg_reg[3]\(2),
      O => sig_first_dbeat_reg_0(2)
    );
\sig_strb_skid_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF100"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      I2 => \^sig_next_strt_strb_reg\(3),
      I3 => sig_data2addr_stop_req,
      I4 => \sig_strb_skid_reg_reg[3]\(3),
      O => sig_first_dbeat_reg_0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wr_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    FIFO_Full_reg : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wdc_status_going_full : out STD_LOGIC;
    sig_init_done_1 : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_tag_reg0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wr_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_empty_0\ : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal sig_wdc_statcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_wdc_statcnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_wdc_statcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of sig_wdc_status_going_full_i_1 : label is "soft_lutpair55";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized2\
     port map (
      D(2 downto 0) => \^d\(2 downto 0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \USE_SRL_FIFO.sig_rd_empty_0\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2\,
      Q(0) => \USE_SRL_FIFO.sig_rd_empty\,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(0) => sig_wresp_sfifo_out(1),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_calc_err_reg(1) => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(2),
      sig_data2wsc_calc_err_reg(0) => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(0),
      sig_data2wsc_cmd_cmplt_reg => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^d\(1),
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => \^d\(0),
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2\,
      Q => \^d\(3),
      S => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      Q => sig_coelsc_reg_empty,
      S => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => \^d\(2),
      R => sig_coelsc_tag_reg0
    );
I_WRESP_STATUS_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_fifo__parameterized1\
     port map (
      D(1 downto 0) => \^d\(2 downto 1),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(2),
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \USE_SRL_FIFO.sig_rd_empty_0\,
      Q(0) => \USE_SRL_FIFO.sig_rd_empty\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => sig_wresp_sfifo_out(1),
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_stream_rst => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      O => E(0)
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA5D54AA"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_wr_fifo\,
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(2),
      I3 => sig_push_coelsc_reg,
      I4 => sig_wdc_statcnt(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B5F0F058"
    )
        port map (
      I0 => sig_push_coelsc_reg,
      I1 => sig_wdc_statcnt(2),
      I2 => sig_wdc_statcnt(1),
      I3 => sig_wdc_statcnt(0),
      I4 => \USE_SRL_FIFO.sig_wr_fifo\,
      O => \sig_wdc_statcnt[1]_i_1_n_0\
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CCCCCC4"
    )
        port map (
      I0 => sig_push_coelsc_reg,
      I1 => sig_wdc_statcnt(2),
      I2 => sig_wdc_statcnt(1),
      I3 => sig_wdc_statcnt(0),
      I4 => \USE_SRL_FIFO.sig_wr_fifo\,
      O => \sig_wdc_statcnt[2]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => sig_wdc_statcnt(0),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_wdc_statcnt[1]_i_1_n_0\,
      Q => sig_wdc_statcnt(1),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_wdc_statcnt[2]_i_1_n_0\,
      Q => sig_wdc_statcnt(2),
      R => sig_stream_rst
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_wdc_statcnt(0),
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(2),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    sig_clr_dbc_reg : out STD_LOGIC;
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : out STD_LOGIC;
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_packer_full_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \sig_strb_reg_out_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    sig_dre2ibtt_eop : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_1\ : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_incr_dbeat_cntr : in STD_LOGIC;
    sig_clr_dbc_reg_reg_0 : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\ : in STD_LOGIC;
    \sig_byte_cntr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_strm_tstrb : in STD_LOGIC;
    \sig_byte_cntr_reg[3]_0\ : in STD_LOGIC;
    \sig_byte_cntr_reg[6]_0\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_eop_reg_reg\ : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_child_addr_cntr_lsh_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_INDET_BTT.lsig_eop_reg\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt is
  signal \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_6\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_7\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_8\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \^include_packing.lsig_0ffset_cntr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_combined_data\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \INCLUDE_PACKING.lsig_combined_strb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^include_packing.lsig_first_dbeat_reg_0\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_flag_slice_reg[0]_7\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_flag_slice_reg[1]_3\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_flag_slice_reg[2]_5\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_flag_slice_reg[3]_1\ : STD_LOGIC;
  signal \^include_packing.lsig_packer_full\ : STD_LOGIC;
  signal I_DATA_FIFO_n_39 : STD_LOGIC;
  signal I_DATA_FIFO_n_44 : STD_LOGIC;
  signal I_DATA_FIFO_n_45 : STD_LOGIC;
  signal I_DATA_FIFO_n_46 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^full\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in5_in : STD_LOGIC;
  signal s_data : STD_LOGIC_VECTOR ( 34 downto 32 );
  signal sig_burst_dbeat_cntr_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_byte_cntr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_byte_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[6]_i_3_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[6]_i_4_n_0\ : STD_LOGIC;
  signal \^sig_clr_dbc_reg\ : STD_LOGIC;
  signal sig_clr_dbeat_cntr0_out : STD_LOGIC;
  signal sig_data_fifo_data_in : STD_LOGIC_VECTOR ( 37 downto 36 );
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal sig_dre2ibtt_eop_reg : STD_LOGIC;
  signal sig_dre2ibtt_tlast_reg : STD_LOGIC;
  signal sig_pop_data_fifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[1]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[2]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[3]_i_3\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[3]_i_4\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \sig_byte_cntr[0]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \sig_byte_cntr[1]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \sig_byte_cntr[3]_i_3\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \sig_byte_cntr[5]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \sig_byte_cntr[6]_i_3\ : label is "soft_lutpair366";
begin
  \INCLUDE_PACKING.lsig_0ffset_cntr\(1 downto 0) <= \^include_packing.lsig_0ffset_cntr\(1 downto 0);
  \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ <= \^include_packing.lsig_first_dbeat_reg_0\;
  \INCLUDE_PACKING.lsig_packer_full\ <= \^include_packing.lsig_packer_full\;
  Q(0) <= \^q\(0);
  full <= \^full\;
  sig_clr_dbc_reg <= \^sig_clr_dbc_reg\;
\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized1\
     port map (
      D(2 downto 0) => s_data(34 downto 32),
      E(0) => E(0),
      \GEN_INDET_BTT.lsig_eop_reg\ => \GEN_INDET_BTT.lsig_eop_reg\,
      \GEN_INDET_BTT.lsig_eop_reg_reg\ => \GEN_INDET_BTT.lsig_eop_reg_reg\,
      Q(2) => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_6\,
      Q(1) => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_7\,
      Q(0) => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_8\,
      dout(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      empty => I_DATA_FIFO_n_39,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_0_in5_in,
      rd_en => sig_pop_data_fifo,
      \sig_data_reg_out_reg[34]_0\(34 downto 0) => \sig_data_reg_out_reg[34]\(34 downto 0),
      \sig_data_reg_out_reg[34]_1\(2) => I_DATA_FIFO_n_44,
      \sig_data_reg_out_reg[34]_1\(1) => I_DATA_FIFO_n_45,
      \sig_data_reg_out_reg[34]_1\(0) => I_DATA_FIFO_n_46,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_init_reg => sig_init_reg,
      sig_m_valid_out_reg_0 => \out\,
      sig_m_valid_out_reg_1 => sig_m_valid_out_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      \sig_strb_reg_out_reg[3]_0\(3 downto 0) => \sig_strb_reg_out_reg[3]\(3 downto 0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[0]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(0),
      Q => \INCLUDE_PACKING.lsig_combined_data\(0),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[0]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(1),
      Q => \INCLUDE_PACKING.lsig_combined_data\(1),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[0]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(2),
      Q => \INCLUDE_PACKING.lsig_combined_data\(2),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[0]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(3),
      Q => \INCLUDE_PACKING.lsig_combined_data\(3),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[0]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(4),
      Q => \INCLUDE_PACKING.lsig_combined_data\(4),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[0]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(5),
      Q => \INCLUDE_PACKING.lsig_combined_data\(5),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[0]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(6),
      Q => \INCLUDE_PACKING.lsig_combined_data\(6),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[0]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(7),
      Q => \INCLUDE_PACKING.lsig_combined_data\(7),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[0]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[0]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[0]_7\,
      D => \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\,
      Q => \INCLUDE_PACKING.lsig_combined_strb\(0),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(0),
      Q => \INCLUDE_PACKING.lsig_combined_data\(8),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(1),
      Q => \INCLUDE_PACKING.lsig_combined_data\(9),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(2),
      Q => \INCLUDE_PACKING.lsig_combined_data\(10),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(3),
      Q => \INCLUDE_PACKING.lsig_combined_data\(11),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(4),
      Q => \INCLUDE_PACKING.lsig_combined_data\(12),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(5),
      Q => \INCLUDE_PACKING.lsig_combined_data\(13),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(6),
      Q => \INCLUDE_PACKING.lsig_combined_data\(14),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(7),
      Q => \INCLUDE_PACKING.lsig_combined_data\(15),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\,
      Q => \INCLUDE_PACKING.lsig_combined_strb\(1),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[2]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(0),
      Q => \INCLUDE_PACKING.lsig_combined_data\(16),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[2]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(1),
      Q => \INCLUDE_PACKING.lsig_combined_data\(17),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[2]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(2),
      Q => \INCLUDE_PACKING.lsig_combined_data\(18),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[2]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(3),
      Q => \INCLUDE_PACKING.lsig_combined_data\(19),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[2]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(4),
      Q => \INCLUDE_PACKING.lsig_combined_data\(20),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[2]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(5),
      Q => \INCLUDE_PACKING.lsig_combined_data\(21),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[2]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(6),
      Q => \INCLUDE_PACKING.lsig_combined_data\(22),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[2]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(7),
      Q => \INCLUDE_PACKING.lsig_combined_data\(23),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[2]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][0]\,
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[2]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][1]\,
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[2]_5\,
      D => \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\,
      Q => \INCLUDE_PACKING.lsig_combined_strb\(2),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[3]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(0),
      Q => \INCLUDE_PACKING.lsig_combined_data\(24),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[3]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(1),
      Q => \INCLUDE_PACKING.lsig_combined_data\(25),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[3]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(2),
      Q => \INCLUDE_PACKING.lsig_combined_data\(26),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[3]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(3),
      Q => \INCLUDE_PACKING.lsig_combined_data\(27),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[3]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(4),
      Q => \INCLUDE_PACKING.lsig_combined_data\(28),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[3]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(5),
      Q => \INCLUDE_PACKING.lsig_combined_data\(29),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[3]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(6),
      Q => \INCLUDE_PACKING.lsig_combined_data\(30),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[3]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(7),
      Q => \INCLUDE_PACKING.lsig_combined_data\(31),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[3]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][0]\,
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[3]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][1]\,
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \INCLUDE_PACKING.lsig_flag_slice_reg[3]_1\,
      D => \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\,
      Q => \INCLUDE_PACKING.lsig_combined_strb\(3),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F70"
    )
        port map (
      I0 => \^include_packing.lsig_first_dbeat_reg_0\,
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0),
      I2 => \sig_byte_cntr_reg[6]_0\,
      I3 => \^include_packing.lsig_0ffset_cntr\(0),
      O => \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"660FFFFF66F00000"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(1),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0),
      I2 => \^include_packing.lsig_0ffset_cntr\(0),
      I3 => \^include_packing.lsig_first_dbeat_reg_0\,
      I4 => \sig_byte_cntr_reg[6]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr\(1),
      O => \INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_1_n_0\
    );
\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\,
      Q => \^include_packing.lsig_0ffset_cntr\(0),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_1_n_0\,
      Q => \^include_packing.lsig_0ffset_cntr\(1),
      R => sig_mmap_rst
    );
\INCLUDE_PACKING.lsig_first_dbeat_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\,
      Q => \^include_packing.lsig_first_dbeat_reg_0\,
      S => sig_mmap_rst
    );
\INCLUDE_PACKING.lsig_packer_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_packer_full_reg_1\,
      Q => \^include_packing.lsig_packer_full\,
      R => sig_mmap_rst
    );
I_DATA_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized1\
     port map (
      D(2 downto 0) => s_data(34 downto 32),
      E(0) => \INCLUDE_PACKING.lsig_flag_slice_reg[3]_1\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ => \^include_packing.lsig_packer_full\,
      Q(2) => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_6\,
      Q(1) => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_7\,
      Q(0) => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_8\,
      din(37 downto 36) => sig_data_fifo_data_in(37 downto 36),
      din(35 downto 32) => \INCLUDE_PACKING.lsig_combined_strb\(3 downto 0),
      din(31 downto 0) => \INCLUDE_PACKING.lsig_combined_data\(31 downto 0),
      dout(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      empty => I_DATA_FIFO_n_39,
      full => \^full\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => \INCLUDE_PACKING.lsig_flag_slice_reg[1]_3\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0) => \INCLUDE_PACKING.lsig_flag_slice_reg[2]_5\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0) => \INCLUDE_PACKING.lsig_flag_slice_reg[0]_7\,
      \gen_wr_a.gen_word_narrow.mem_reg\(2) => I_DATA_FIFO_n_44,
      \gen_wr_a.gen_word_narrow.mem_reg\(1) => I_DATA_FIFO_n_45,
      \gen_wr_a.gen_word_narrow.mem_reg\(0) => I_DATA_FIFO_n_46,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_0_in5_in,
      rd_en => sig_pop_data_fifo,
      sig_incr_dbeat_cntr => sig_incr_dbeat_cntr,
      sig_mmap_rst => sig_mmap_rst
    );
I_XD_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0\
     port map (
      CO(0) => CO(0),
      D(4 downto 0) => D(4 downto 0),
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(0),
      \INCLUDE_PACKING.lsig_packer_full\ => \^include_packing.lsig_packer_full\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      din(8) => sig_dre2ibtt_eop_reg,
      din(7) => sig_dre2ibtt_tlast_reg,
      din(6 downto 0) => sig_byte_cntr(6 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      full => \^full\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\(3 downto 0) => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => rd_en,
      sig_child_addr_cntr_lsh_reg(1 downto 0) => sig_child_addr_cntr_lsh_reg(1 downto 0),
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_mmap_rst => sig_mmap_rst,
      wr_en => \^sig_clr_dbc_reg\
    );
\sig_burst_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(0),
      O => p_0_in(0)
    );
\sig_burst_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(0),
      I1 => sig_burst_dbeat_cntr_reg(1),
      O => p_0_in(1)
    );
\sig_burst_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(1),
      I1 => sig_burst_dbeat_cntr_reg(0),
      I2 => sig_burst_dbeat_cntr_reg(2),
      O => p_0_in(2)
    );
\sig_burst_dbeat_cntr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(2),
      I1 => sig_burst_dbeat_cntr_reg(0),
      I2 => sig_burst_dbeat_cntr_reg(1),
      I3 => \^q\(0),
      O => p_0_in(3)
    );
\sig_burst_dbeat_cntr[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(1),
      I1 => sig_burst_dbeat_cntr_reg(0),
      I2 => sig_burst_dbeat_cntr_reg(2),
      O => \sig_burst_dbeat_cntr_reg[1]_0\
    );
\sig_burst_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => p_0_in(0),
      Q => sig_burst_dbeat_cntr_reg(0),
      R => \sig_burst_dbeat_cntr_reg[3]_0\(0)
    );
\sig_burst_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => p_0_in(1),
      Q => sig_burst_dbeat_cntr_reg(1),
      R => \sig_burst_dbeat_cntr_reg[3]_0\(0)
    );
\sig_burst_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => p_0_in(2),
      Q => sig_burst_dbeat_cntr_reg(2),
      R => \sig_burst_dbeat_cntr_reg[3]_0\(0)
    );
\sig_burst_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => p_0_in(3),
      Q => \^q\(0),
      R => \sig_burst_dbeat_cntr_reg[3]_0\(0)
    );
\sig_byte_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D222"
    )
        port map (
      I0 => sig_byte_cntr(0),
      I1 => \^sig_clr_dbc_reg\,
      I2 => \sig_byte_cntr_reg[2]_0\(0),
      I3 => sig_strm_tstrb,
      O => \sig_byte_cntr[0]_i_1_n_0\
    );
\sig_byte_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => sig_byte_cntr(0),
      I2 => sig_strm_tstrb,
      I3 => \sig_byte_cntr_reg[2]_0\(0),
      I4 => sig_byte_cntr(1),
      O => \sig_byte_cntr[1]_i_1_n_0\
    );
\sig_byte_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1444444444444444"
    )
        port map (
      I0 => \sig_byte_cntr[3]_i_3_n_0\,
      I1 => sig_byte_cntr(2),
      I2 => \sig_byte_cntr_reg[2]_0\(0),
      I3 => sig_strm_tstrb,
      I4 => sig_byte_cntr(0),
      I5 => sig_byte_cntr(1),
      O => \sig_byte_cntr[2]_i_1_n_0\
    );
\sig_byte_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DFFF00002000"
    )
        port map (
      I0 => sig_byte_cntr(2),
      I1 => \sig_byte_cntr_reg[3]_0\,
      I2 => sig_byte_cntr(0),
      I3 => sig_byte_cntr(1),
      I4 => \sig_byte_cntr[3]_i_3_n_0\,
      I5 => sig_byte_cntr(3),
      O => \sig_byte_cntr[3]_i_1_n_0\
    );
\sig_byte_cntr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => \sig_byte_cntr_reg[6]_0\,
      O => \sig_byte_cntr[3]_i_3_n_0\
    );
\sig_byte_cntr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \sig_byte_cntr[6]_i_4_n_0\,
      I1 => \^sig_clr_dbc_reg\,
      I2 => sig_byte_cntr(4),
      O => \sig_byte_cntr[4]_i_1_n_0\
    );
\sig_byte_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \sig_byte_cntr[6]_i_4_n_0\,
      I1 => sig_byte_cntr(4),
      I2 => \^sig_clr_dbc_reg\,
      I3 => sig_byte_cntr(5),
      O => \sig_byte_cntr[5]_i_1_n_0\
    );
\sig_byte_cntr[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DF0020"
    )
        port map (
      I0 => sig_byte_cntr(4),
      I1 => \sig_byte_cntr[6]_i_4_n_0\,
      I2 => sig_byte_cntr(5),
      I3 => \^sig_clr_dbc_reg\,
      I4 => sig_byte_cntr(6),
      O => \sig_byte_cntr[6]_i_3_n_0\
    );
\sig_byte_cntr[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_byte_cntr(1),
      I1 => sig_byte_cntr(0),
      I2 => sig_strm_tstrb,
      I3 => \sig_byte_cntr_reg[2]_0\(0),
      I4 => sig_byte_cntr(2),
      I5 => sig_byte_cntr(3),
      O => \sig_byte_cntr[6]_i_4_n_0\
    );
\sig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[6]_0\,
      D => \sig_byte_cntr[0]_i_1_n_0\,
      Q => sig_byte_cntr(0),
      R => SR(0)
    );
\sig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[6]_0\,
      D => \sig_byte_cntr[1]_i_1_n_0\,
      Q => sig_byte_cntr(1),
      R => SR(0)
    );
\sig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[6]_0\,
      D => \sig_byte_cntr[2]_i_1_n_0\,
      Q => sig_byte_cntr(2),
      R => SR(0)
    );
\sig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[6]_0\,
      D => \sig_byte_cntr[3]_i_1_n_0\,
      Q => sig_byte_cntr(3),
      R => SR(0)
    );
\sig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[6]_0\,
      D => \sig_byte_cntr[4]_i_1_n_0\,
      Q => sig_byte_cntr(4),
      R => SR(0)
    );
\sig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[6]_0\,
      D => \sig_byte_cntr[5]_i_1_n_0\,
      Q => sig_byte_cntr(5),
      R => SR(0)
    );
\sig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[6]_0\,
      D => \sig_byte_cntr[6]_i_3_n_0\,
      Q => sig_byte_cntr(6),
      R => SR(0)
    );
sig_clr_dbc_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => sig_incr_dbeat_cntr,
      I1 => \^q\(0),
      I2 => sig_burst_dbeat_cntr_reg(2),
      I3 => sig_burst_dbeat_cntr_reg(0),
      I4 => sig_burst_dbeat_cntr_reg(1),
      I5 => sig_clr_dbc_reg_reg_0,
      O => sig_clr_dbeat_cntr0_out
    );
sig_clr_dbc_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_clr_dbeat_cntr0_out,
      Q => \^sig_clr_dbc_reg\,
      R => sig_mmap_rst
    );
sig_dre2ibtt_eop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_eop,
      Q => sig_dre2ibtt_eop_reg,
      R => sig_mmap_rst
    );
sig_dre2ibtt_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_tlast,
      Q => sig_dre2ibtt_tlast_reg,
      R => sig_mmap_rst
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][0]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][0]\,
      O => sig_data_fifo_data_in(37)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][1]\,
      O => sig_data_fifo_data_in(36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 36 downto 0 );
    empty : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_sf_allow_addr_req : out STD_LOGIC;
    \OMIT_UNPACKING.lsig_cmd_loaded\ : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    sig_init_done_reg : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\ : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \sig_token_cntr_reg[1]_0\ : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf is
  signal I_DATA_FIFO_n_40 : STD_LOGIC;
  signal I_DATA_FIFO_n_46 : STD_LOGIC;
  signal \^omit_unpacking.lsig_cmd_loaded\ : STD_LOGIC;
  signal \OMIT_UNPACKING.lsig_ld_cmd\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal \sig_token_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal sig_token_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_token_eq_zero__1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_ok_to_post_rd_addr_i_2 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sig_token_cntr[0]_i_1\ : label is "soft_lutpair277";
begin
  \OMIT_UNPACKING.lsig_cmd_loaded\ <= \^omit_unpacking.lsig_cmd_loaded\;
I_DATA_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord
     port map (
      D(3 downto 0) => D(3 downto 0),
      \INFERRED_GEN.cnt_i_reg[2]\ => I_DATA_FIFO_n_46,
      \OMIT_UNPACKING.lsig_cmd_loaded_reg\ => \^omit_unpacking.lsig_cmd_loaded\,
      \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\ => \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\,
      \OMIT_UNPACKING.lsig_ld_cmd\ => \OMIT_UNPACKING.lsig_ld_cmd\,
      Q(0) => \USE_SRL_FIFO.sig_rd_empty\,
      SS(0) => SS(0),
      din(37 downto 0) => din(37 downto 0),
      dout(36 downto 0) => dout(36 downto 0),
      empty => empty,
      full => full,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => I_DATA_FIFO_n_40,
      sig_ok_to_post_rd_addr_reg(3 downto 0) => sig_token_cntr_reg(3 downto 0),
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(0) => sig_sstrb_stop_mask(0),
      \sig_token_eq_zero__1\ => \sig_token_eq_zero__1\,
      wr_en => wr_en
    );
\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \OMIT_UNPACKING.lsig_ld_cmd\ => \OMIT_UNPACKING.lsig_ld_cmd\,
      Q(0) => \USE_SRL_FIFO.sig_rd_empty\,
      SS(0) => SS(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
\OMIT_UNPACKING.lsig_cmd_loaded_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_46,
      Q => \^omit_unpacking.lsig_cmd_loaded\,
      R => SS(0)
    );
sig_ok_to_post_rd_addr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_token_cntr_reg(2),
      I1 => sig_token_cntr_reg(1),
      I2 => sig_token_cntr_reg(0),
      I3 => sig_token_cntr_reg(3),
      O => \sig_token_eq_zero__1\
    );
sig_ok_to_post_rd_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_40,
      Q => sig_sf_allow_addr_req,
      R => '0'
    );
\sig_token_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_token_cntr_reg(0),
      O => \sig_token_cntr[0]_i_1_n_0\
    );
\sig_token_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC33CC3233CE33"
    )
        port map (
      I0 => sig_token_cntr_reg(3),
      I1 => sig_token_cntr_reg(0),
      I2 => sig_token_cntr_reg(2),
      I3 => \sig_token_cntr_reg[1]_0\,
      I4 => \out\,
      I5 => sig_token_cntr_reg(1),
      O => \sig_token_cntr[1]_i_1_n_0\
    );
\sig_token_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20DF20BA55BA05"
    )
        port map (
      I0 => sig_token_cntr_reg(1),
      I1 => \out\,
      I2 => \sig_token_cntr_reg[1]_0\,
      I3 => sig_token_cntr_reg(2),
      I4 => sig_token_cntr_reg(3),
      I5 => sig_token_cntr_reg(0),
      O => \sig_token_cntr[2]_i_1_n_0\
    );
\sig_token_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003FFFEFFFD0000"
    )
        port map (
      I0 => sig_token_cntr_reg(3),
      I1 => sig_token_cntr_reg(0),
      I2 => sig_token_cntr_reg(1),
      I3 => sig_token_cntr_reg(2),
      I4 => \sig_token_cntr_reg[1]_0\,
      I5 => \out\,
      O => \sig_token_cntr[3]_i_1_n_0\
    );
\sig_token_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F078F0F0E0E0E1E1"
    )
        port map (
      I0 => sig_token_cntr_reg(2),
      I1 => sig_token_cntr_reg(1),
      I2 => sig_token_cntr_reg(3),
      I3 => \out\,
      I4 => \sig_token_cntr_reg[1]_0\,
      I5 => sig_token_cntr_reg(0),
      O => \sig_token_cntr[3]_i_2_n_0\
    );
\sig_token_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[0]_i_1_n_0\,
      Q => sig_token_cntr_reg(0),
      R => SS(0)
    );
\sig_token_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[1]_i_1_n_0\,
      Q => sig_token_cntr_reg(1),
      R => SS(0)
    );
\sig_token_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[2]_i_1_n_0\,
      Q => sig_token_cntr_reg(2),
      R => SS(0)
    );
\sig_token_cntr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[3]_i_2_n_0\,
      Q => sig_token_cntr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_strm_tstrb : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_dre2ibtt_eop : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_incr_dbeat_cntr : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : out STD_LOGIC;
    \sig_data_reg_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_last_reg_out_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\ : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_reg_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_1\ : out STD_LOGIC;
    sig_last_reg_out_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_2\ : out STD_LOGIC;
    sig_last_reg_out_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\ : out STD_LOGIC;
    sig_last_reg_out_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\ : out STD_LOGIC;
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]_0\ : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0\ : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full\ : in STD_LOGIC;
    full : in STD_LOGIC;
    skid2dre_wlast : in STD_LOGIC;
    skid2dre_wstrb : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign is
  signal \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_4\ : STD_LOGIC;
  signal \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal I_DRE_CNTL_FIFO_n_3 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 34 downto 6 );
  signal sig_cmdcntl_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmdcntl_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_last_reg_out_reg\ : STD_LOGIC;
  signal sig_need_cmd_flush : STD_LOGIC;
  signal sig_scatter2drc_cmd_ready : STD_LOGIC;
  signal sig_sm_ld_dre_cmd : STD_LOGIC;
  signal sig_sm_ld_dre_cmd_ns : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo_ns : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
begin
  \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\(1 downto 0) <= \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\(1 downto 0);
  sig_last_reg_out_reg <= \^sig_last_reg_out_reg\;
\FSM_sequential_sig_cmdcntl_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(0),
      Q => sig_cmdcntl_sm_state(0),
      R => SR(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(1),
      Q => sig_cmdcntl_sm_state(1),
      R => SR(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(2),
      Q => sig_cmdcntl_sm_state(2),
      R => SR(0)
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_3,
      Q => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\,
      R => '0'
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_4\,
      Q => sig_need_cmd_flush,
      R => '0'
    );
\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ => sig_incr_dbeat_cntr,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\ => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_1\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_1\ => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_2\,
      \INCLUDE_PACKING.lsig_0ffset_cntr\(1 downto 0) => \INCLUDE_PACKING.lsig_0ffset_cntr\(1 downto 0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INCLUDE_PACKING.lsig_packer_full\ => \INCLUDE_PACKING.lsig_packer_full\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\ => \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\ => \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\ => \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\ => \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[4]\(0) => \INFERRED_GEN.cnt_i_reg[4]\(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      full => full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      \sig_btt_cntr_dup_reg[22]_0\(22 downto 0) => sig_cmd_fifo_data_out(28 downto 6),
      \sig_burst_dbeat_cntr_reg[3]\(0) => \sig_burst_dbeat_cntr_reg[3]\(0),
      \sig_burst_dbeat_cntr_reg[3]_0\ => \sig_burst_dbeat_cntr_reg[3]_0\,
      \sig_burst_dbeat_cntr_reg[3]_1\(1 downto 0) => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\(1 downto 0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbc_reg_reg(0) => sig_clr_dbc_reg_reg(0),
      \sig_data_reg_out_reg[7]\(7 downto 0) => \sig_data_reg_out_reg[7]\(7 downto 0),
      \sig_data_reg_out_reg[7]_0\(7 downto 0) => \sig_data_reg_out_reg[7]_0\(7 downto 0),
      \sig_data_reg_out_reg[7]_1\(7 downto 0) => \sig_data_reg_out_reg[7]_1\(7 downto 0),
      \sig_data_reg_out_reg[7]_2\(7 downto 0) => \sig_data_reg_out_reg[7]_2\(7 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer_reg_0 => sig_eop_halt_xfer,
      sig_init_reg => sig_init_reg,
      sig_last_reg_out_reg => \^sig_last_reg_out_reg\,
      sig_last_reg_out_reg_0(1 downto 0) => sig_last_reg_out_reg_0(1 downto 0),
      sig_last_reg_out_reg_1(1 downto 0) => sig_last_reg_out_reg_1(1 downto 0),
      sig_last_reg_out_reg_2(1 downto 0) => sig_last_reg_out_reg_2(1 downto 0),
      sig_last_reg_out_reg_3(1 downto 0) => sig_last_reg_out_reg_3(1 downto 0),
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_4\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      \sig_strb_reg_out_reg[0]\ => sig_strm_tstrb,
      \sig_strb_reg_out_reg[0]_0\ => \sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[0]_1\ => \sig_strb_reg_out_reg[0]_0\,
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wstrb => skid2dre_wstrb
    );
\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_dre_cmd,
      D => sig_cmd_fifo_data_out(33),
      Q => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\(0),
      R => SR(0)
    );
\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_dre_cmd,
      D => sig_cmd_fifo_data_out(34),
      Q => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]_0\(1),
      R => SR(0)
    );
I_DRE_CNTL_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7\
     port map (
      D(2 downto 0) => sig_cmdcntl_sm_state_ns(2 downto 0),
      E(0) => sig_sm_ld_dre_cmd,
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \^sig_last_reg_out_reg\,
      Q(2 downto 0) => sig_cmdcntl_sm_state(2 downto 0),
      SR(0) => SR(0),
      \in\(26 downto 0) => \in\(26 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(24 downto 23) => sig_cmd_fifo_data_out(34 downto 33),
      \out\(22 downto 0) => sig_cmd_fifo_data_out(28 downto 6),
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => I_DRE_CNTL_FIFO_n_3,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns
    );
sig_sm_ld_dre_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_ld_dre_cmd_ns,
      Q => sig_sm_ld_dre_cmd,
      R => SR(0)
    );
sig_sm_pop_cmd_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_pop_cmd_fifo_ns,
      Q => sig_sm_pop_cmd_fifo,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_afifo_autord is
  port (
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    \TDEST_FIFO.rd_en_hold_reg\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_en_hold : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    rd_en_hold0 : in STD_LOGIC;
    mm2s_strm_wlast : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_afifo_autord;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_afifo_autord is
begin
I_ASYNC_FIFOGEN_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_fg
     port map (
      CO(0) => CO(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \TDEST_FIFO.rd_en_hold_reg\ => \TDEST_FIFO.rd_en_hold_reg\,
      dout(13 downto 0) => dout(13 downto 0),
      empty => empty,
      \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13]\(13 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13]\(13 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      mm2s_strm_wlast => mm2s_strm_wlast,
      p_0_in => p_0_in,
      rd_en => rd_en,
      rd_en_hold => rd_en_hold,
      rd_en_hold0 => rd_en_hold0,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm is
  port (
    dout : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    same_tdest_b2b_cdc_to1_reg_0 : out STD_LOGIC;
    first_data : out STD_LOGIC;
    strm_valid : out STD_LOGIC;
    \tdest_out_int_cdc_to1_reg[5]_0\ : out STD_LOGIC;
    dest0 : out STD_LOGIC;
    \tdest_out_int_cdc_to1_reg[3]_0\ : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    first_data_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_update_active : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\ : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\ : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_1\ : in STD_LOGIC;
    axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_updt_active : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC;
    s2mm_strm_wready : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    \s2mm_desc_info_int_reg[13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    first_received_reg_0 : in STD_LOGIC;
    m_axis_s2mm_sts_tvalid : in STD_LOGIC;
    s2mm_eof_s2mm : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm is
  signal \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_4_n_0\ : STD_LOGIC;
  signal I_ASYNC_FIFOGEN_FIFO_n_14 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch_updt_over_int_cdc_from : STD_LOGIC;
  signal ch_updt_over_int_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of ch_updt_over_int_cdc_to : signal is "true";
  signal ch_updt_over_int_cdc_to1 : STD_LOGIC;
  attribute async_reg of ch_updt_over_int_cdc_to1 : signal is "true";
  signal ch_updt_over_int_cdc_to2 : STD_LOGIC;
  signal \^first_data\ : STD_LOGIC;
  signal first_received1 : STD_LOGIC;
  signal first_received_i_1_n_0 : STD_LOGIC;
  signal first_received_i_2_n_0 : STD_LOGIC;
  signal first_received_reg_n_0 : STD_LOGIC;
  signal first_stream : STD_LOGIC;
  signal first_stream_del : STD_LOGIC;
  signal last_received_i_1_n_0 : STD_LOGIC;
  signal last_received_reg_n_0 : STD_LOGIC;
  signal last_update_over_int_reg_n_0 : STD_LOGIC;
  signal noread : STD_LOGIC;
  signal noread_i_1_n_0 : STD_LOGIC;
  signal s2mm_desc_info_int : STD_LOGIC;
  signal \s2mm_desc_info_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \s2mm_desc_info_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \s2mm_desc_info_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \s2mm_desc_info_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \s2mm_desc_info_int_reg_n_0_[12]\ : STD_LOGIC;
  signal \s2mm_desc_info_int_reg_n_0_[13]\ : STD_LOGIC;
  signal \s2mm_desc_info_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \s2mm_desc_info_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \s2mm_desc_info_int_reg_n_0_[3]\ : STD_LOGIC;
  signal \s2mm_desc_info_int_reg_n_0_[4]\ : STD_LOGIC;
  signal \s2mm_desc_info_int_reg_n_0_[5]\ : STD_LOGIC;
  signal \s2mm_desc_info_int_reg_n_0_[6]\ : STD_LOGIC;
  signal \s2mm_desc_info_int_reg_n_0_[7]\ : STD_LOGIC;
  signal \s2mm_desc_info_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \s2mm_desc_info_int_reg_n_0_[9]\ : STD_LOGIC;
  signal same_tdest_b2b_cdc_to : STD_LOGIC;
  attribute async_reg of same_tdest_b2b_cdc_to : signal is "true";
  signal same_tdest_b2b_cdc_to1 : STD_LOGIC;
  attribute async_reg of same_tdest_b2b_cdc_to1 : signal is "true";
  signal same_tdest_b2b_i_1_n_0 : STD_LOGIC;
  signal same_tdest_b2b_i_2_n_0 : STD_LOGIC;
  signal same_tdest_b2b_reg_n_0 : STD_LOGIC;
  signal \^strm_valid\ : STD_LOGIC;
  signal strm_valid_i_1_n_0 : STD_LOGIC;
  signal tdest_capture : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tdest_out_int0 : STD_LOGIC;
  signal \tdest_out_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \tdest_out_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \tdest_out_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \tdest_out_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \tdest_out_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \tdest_out_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \tdest_out_int[6]_i_4_n_0\ : STD_LOGIC;
  signal \tdest_out_int[6]_i_5_n_0\ : STD_LOGIC;
  signal tdest_out_int_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tdest_out_int_cdc_to : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of tdest_out_int_cdc_to : signal is "true";
  signal tdest_out_int_cdc_to1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute async_reg of tdest_out_int_cdc_to1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of ch_updt_over_int_cdc_to1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ch_updt_over_int_cdc_to1_reg : label is "yes";
  attribute ASYNC_REG_boolean of ch_updt_over_int_cdc_to_reg : label is std.standard.true;
  attribute KEEP of ch_updt_over_int_cdc_to_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of first_stream_del_i_1 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of last_received_i_1 : label is "soft_lutpair231";
  attribute ASYNC_REG_boolean of same_tdest_b2b_cdc_to1_reg : label is std.standard.true;
  attribute KEEP of same_tdest_b2b_cdc_to1_reg : label is "yes";
  attribute ASYNC_REG_boolean of same_tdest_b2b_cdc_to_reg : label is std.standard.true;
  attribute KEEP of same_tdest_b2b_cdc_to_reg : label is "yes";
  attribute SOFT_HLUTNM of same_tdest_b2b_i_2 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \tdest_out_int[6]_i_4\ : label is "soft_lutpair232";
  attribute ASYNC_REG_boolean of \tdest_out_int_cdc_to1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \tdest_out_int_cdc_to1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \tdest_out_int_cdc_to1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \tdest_out_int_cdc_to1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \tdest_out_int_cdc_to1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \tdest_out_int_cdc_to1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \tdest_out_int_cdc_to1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \tdest_out_int_cdc_to1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \tdest_out_int_cdc_to1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \tdest_out_int_cdc_to1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \tdest_out_int_cdc_to1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \tdest_out_int_cdc_to1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \tdest_out_int_cdc_to1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \tdest_out_int_cdc_to1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \tdest_out_int_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP of \tdest_out_int_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \tdest_out_int_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \tdest_out_int_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \tdest_out_int_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \tdest_out_int_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \tdest_out_int_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \tdest_out_int_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \tdest_out_int_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \tdest_out_int_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \tdest_out_int_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \tdest_out_int_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \tdest_out_int_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \tdest_out_int_cdc_to_reg[6]\ : label is "yes";
begin
  Q(0) <= \^q\(0);
  first_data <= \^first_data\;
  \out\(3) <= tdest_out_int_cdc_to1(6);
  \out\(2 downto 0) <= tdest_out_int_cdc_to1(2 downto 0);
  same_tdest_b2b_cdc_to1_reg_0 <= same_tdest_b2b_cdc_to1;
  strm_valid <= \^strm_valid\;
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
        port map (
      I0 => tdest_out_int_cdc_to1(5),
      I1 => m_axi_sg_aresetn,
      I2 => s2mm_dmacr(0),
      I3 => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_2_n_0\,
      I4 => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\,
      I5 => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_4_n_0\,
      O => \tdest_out_int_cdc_to1_reg[5]_0\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => axi2ip_wrce(0),
      I1 => tdest_out_int_cdc_to1(2),
      I2 => tdest_out_int_cdc_to1(1),
      I3 => tdest_out_int_cdc_to1(0),
      I4 => tdest_out_int_cdc_to1(4),
      I5 => tdest_out_int_cdc_to1(3),
      O => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_2_n_0\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\,
      I1 => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_1\,
      I2 => tdest_out_int_cdc_to1(4),
      I3 => tdest_out_int_cdc_to1(3),
      I4 => tdest_out_int_cdc_to1(1),
      O => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_4_n_0\
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tdest_out_int_cdc_to1(3),
      I1 => tdest_out_int_cdc_to1(4),
      O => \tdest_out_int_cdc_to1_reg[3]_0\
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tdest_out_int_cdc_to1(0),
      I1 => tdest_out_int_cdc_to1(1),
      I2 => tdest_out_int_cdc_to1(2),
      I3 => tdest_out_int_cdc_to1(4),
      I4 => tdest_out_int_cdc_to1(3),
      O => dest0
    );
I_ASYNC_FIFOGEN_FIFO: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_fg__parameterized0\
     port map (
      D(0) => D(0),
      Q(13) => \s2mm_desc_info_int_reg_n_0_[13]\,
      Q(12) => \s2mm_desc_info_int_reg_n_0_[12]\,
      Q(11) => \s2mm_desc_info_int_reg_n_0_[11]\,
      Q(10) => \s2mm_desc_info_int_reg_n_0_[10]\,
      Q(9) => \s2mm_desc_info_int_reg_n_0_[9]\,
      Q(8) => \s2mm_desc_info_int_reg_n_0_[8]\,
      Q(7) => \s2mm_desc_info_int_reg_n_0_[7]\,
      Q(6) => \s2mm_desc_info_int_reg_n_0_[6]\,
      Q(5) => \s2mm_desc_info_int_reg_n_0_[5]\,
      Q(4) => \s2mm_desc_info_int_reg_n_0_[4]\,
      Q(3) => \s2mm_desc_info_int_reg_n_0_[3]\,
      Q(2) => \s2mm_desc_info_int_reg_n_0_[2]\,
      Q(1) => \s2mm_desc_info_int_reg_n_0_[1]\,
      Q(0) => \s2mm_desc_info_int_reg_n_0_[0]\,
      ch1_updt_active => ch1_updt_active,
      dout(9 downto 0) => dout(9 downto 0),
      first_received1 => first_received1,
      first_stream_del => first_stream_del,
      \gwack.wr_ack_i_reg\ => first_received_reg_n_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_wdata(3 downto 0) => m_axi_sg_wdata(3 downto 0),
      m_axis_s2mm_sts_tvalid => m_axis_s2mm_sts_tvalid,
      noread => noread,
      noread_reg => I_ASYNC_FIFOGEN_FIFO_n_14,
      rd_en => last_update_over_int_reg_n_0,
      s2mm_eof_s2mm => s2mm_eof_s2mm
    );
ch_updt_over_int_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_update_active,
      Q => ch_updt_over_int_cdc_from,
      R => SR(0)
    );
ch_updt_over_int_cdc_to1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch_updt_over_int_cdc_to,
      Q => ch_updt_over_int_cdc_to1,
      R => D(0)
    );
ch_updt_over_int_cdc_to2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch_updt_over_int_cdc_to1,
      Q => ch_updt_over_int_cdc_to2,
      R => D(0)
    );
ch_updt_over_int_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch_updt_over_int_cdc_from,
      Q => ch_updt_over_int_cdc_to,
      R => D(0)
    );
first_data_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => first_data_reg_0,
      Q => \^first_data\,
      R => D(0)
    );
first_received1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => first_received_reg_n_0,
      Q => first_received1,
      R => D(0)
    );
first_received_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => s2mm_prmry_resetn,
      I1 => first_received_i_2_n_0,
      I2 => s2mm_strm_wready,
      I3 => s_axis_s2mm_tvalid,
      I4 => s_axis_s2mm_tlast,
      I5 => \^first_data\,
      O => first_received_i_1_n_0
    );
first_received_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDDDFDF0000000"
    )
        port map (
      I0 => ch_updt_over_int_cdc_to2,
      I1 => ch_updt_over_int_cdc_to1,
      I2 => first_received_reg_0,
      I3 => \^first_data\,
      I4 => last_received_reg_n_0,
      I5 => first_received_reg_n_0,
      O => first_received_i_2_n_0
    );
first_received_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => first_received_i_1_n_0,
      Q => first_received_reg_n_0,
      R => '0'
    );
first_stream_del_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_s2mm_tvalid,
      I1 => \^first_data\,
      O => first_stream
    );
first_stream_del_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => first_stream,
      Q => first_stream_del,
      R => D(0)
    );
last_received_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2AAAAA"
    )
        port map (
      I0 => last_received_reg_n_0,
      I1 => s2mm_strm_wready,
      I2 => s_axis_s2mm_tvalid,
      I3 => s_axis_s2mm_tlast,
      I4 => \^first_data\,
      O => last_received_i_1_n_0
    );
last_received_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => last_received_i_1_n_0,
      Q => last_received_reg_n_0,
      R => D(0)
    );
last_update_over_int_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I_ASYNC_FIFOGEN_FIFO_n_14,
      Q => last_update_over_int_reg_n_0,
      R => SR(0)
    );
noread_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4E"
    )
        port map (
      I0 => noread,
      I1 => m_axis_s2mm_sts_tvalid,
      I2 => s2mm_eof_s2mm,
      O => noread_i_1_n_0
    );
noread_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => noread_i_1_n_0,
      Q => noread,
      R => SR(0)
    );
\s2mm_desc_info_int[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880800000000"
    )
        port map (
      I0 => s2mm_strm_wready,
      I1 => s_axis_s2mm_tvalid,
      I2 => \^first_data\,
      I3 => last_received_reg_n_0,
      I4 => s_axis_s2mm_tlast,
      I5 => s2mm_prmry_resetn,
      O => \s2mm_desc_info_int[13]_i_1_n_0\
    );
\s2mm_desc_info_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \s2mm_desc_info_int[13]_i_1_n_0\,
      D => \s2mm_desc_info_int_reg[13]_0\(0),
      Q => \s2mm_desc_info_int_reg_n_0_[0]\,
      R => '0'
    );
\s2mm_desc_info_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \s2mm_desc_info_int[13]_i_1_n_0\,
      D => \s2mm_desc_info_int_reg[13]_0\(10),
      Q => \s2mm_desc_info_int_reg_n_0_[10]\,
      R => '0'
    );
\s2mm_desc_info_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \s2mm_desc_info_int[13]_i_1_n_0\,
      D => \s2mm_desc_info_int_reg[13]_0\(11),
      Q => \s2mm_desc_info_int_reg_n_0_[11]\,
      R => '0'
    );
\s2mm_desc_info_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \s2mm_desc_info_int[13]_i_1_n_0\,
      D => \s2mm_desc_info_int_reg[13]_0\(12),
      Q => \s2mm_desc_info_int_reg_n_0_[12]\,
      R => '0'
    );
\s2mm_desc_info_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \s2mm_desc_info_int[13]_i_1_n_0\,
      D => \s2mm_desc_info_int_reg[13]_0\(13),
      Q => \s2mm_desc_info_int_reg_n_0_[13]\,
      R => '0'
    );
\s2mm_desc_info_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \s2mm_desc_info_int[13]_i_1_n_0\,
      D => \s2mm_desc_info_int_reg[13]_0\(1),
      Q => \s2mm_desc_info_int_reg_n_0_[1]\,
      R => '0'
    );
\s2mm_desc_info_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \s2mm_desc_info_int[13]_i_1_n_0\,
      D => \s2mm_desc_info_int_reg[13]_0\(2),
      Q => \s2mm_desc_info_int_reg_n_0_[2]\,
      R => '0'
    );
\s2mm_desc_info_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \s2mm_desc_info_int[13]_i_1_n_0\,
      D => \s2mm_desc_info_int_reg[13]_0\(3),
      Q => \s2mm_desc_info_int_reg_n_0_[3]\,
      R => '0'
    );
\s2mm_desc_info_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \s2mm_desc_info_int[13]_i_1_n_0\,
      D => \s2mm_desc_info_int_reg[13]_0\(4),
      Q => \s2mm_desc_info_int_reg_n_0_[4]\,
      R => '0'
    );
\s2mm_desc_info_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \s2mm_desc_info_int[13]_i_1_n_0\,
      D => \s2mm_desc_info_int_reg[13]_0\(5),
      Q => \s2mm_desc_info_int_reg_n_0_[5]\,
      R => '0'
    );
\s2mm_desc_info_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \s2mm_desc_info_int[13]_i_1_n_0\,
      D => \s2mm_desc_info_int_reg[13]_0\(6),
      Q => \s2mm_desc_info_int_reg_n_0_[6]\,
      R => '0'
    );
\s2mm_desc_info_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \s2mm_desc_info_int[13]_i_1_n_0\,
      D => \s2mm_desc_info_int_reg[13]_0\(7),
      Q => \s2mm_desc_info_int_reg_n_0_[7]\,
      R => '0'
    );
\s2mm_desc_info_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \s2mm_desc_info_int[13]_i_1_n_0\,
      D => \s2mm_desc_info_int_reg[13]_0\(8),
      Q => \s2mm_desc_info_int_reg_n_0_[8]\,
      R => '0'
    );
\s2mm_desc_info_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \s2mm_desc_info_int[13]_i_1_n_0\,
      D => \s2mm_desc_info_int_reg[13]_0\(9),
      Q => \s2mm_desc_info_int_reg_n_0_[9]\,
      R => '0'
    );
same_tdest_b2b_cdc_to1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => same_tdest_b2b_cdc_to,
      Q => same_tdest_b2b_cdc_to1,
      R => SR(0)
    );
same_tdest_b2b_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => same_tdest_b2b_reg_n_0,
      Q => same_tdest_b2b_cdc_to,
      R => SR(0)
    );
same_tdest_b2b_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \^first_data\,
      I1 => s_axis_s2mm_tvalid,
      I2 => same_tdest_b2b_i_2_n_0,
      I3 => s2mm_prmry_resetn,
      O => same_tdest_b2b_i_1_n_0
    );
same_tdest_b2b_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => tdest_out_int0,
      I1 => first_received1,
      I2 => first_received_reg_n_0,
      I3 => same_tdest_b2b_reg_n_0,
      O => same_tdest_b2b_i_2_n_0
    );
same_tdest_b2b_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => same_tdest_b2b_i_1_n_0,
      Q => same_tdest_b2b_reg_n_0,
      R => '0'
    );
strm_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFF2F000000"
    )
        port map (
      I0 => last_received_reg_n_0,
      I1 => s_axis_s2mm_tlast,
      I2 => \^first_data\,
      I3 => s_axis_s2mm_tvalid,
      I4 => s2mm_strm_wready,
      I5 => \^strm_valid\,
      O => strm_valid_i_1_n_0
    );
strm_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => strm_valid_i_1_n_0,
      Q => \^strm_valid\,
      R => D(0)
    );
\tdest_capture[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F000000"
    )
        port map (
      I0 => s_axis_s2mm_tlast,
      I1 => last_received_reg_n_0,
      I2 => \^first_data\,
      I3 => s_axis_s2mm_tvalid,
      I4 => s2mm_strm_wready,
      O => s2mm_desc_info_int
    );
\tdest_capture_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_desc_info_int,
      D => \s2mm_desc_info_int_reg[13]_0\(0),
      Q => tdest_capture(0),
      R => D(0)
    );
\tdest_capture_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_desc_info_int,
      D => \s2mm_desc_info_int_reg[13]_0\(1),
      Q => tdest_capture(1),
      R => D(0)
    );
\tdest_capture_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_desc_info_int,
      D => \s2mm_desc_info_int_reg[13]_0\(2),
      Q => tdest_capture(2),
      R => D(0)
    );
\tdest_capture_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_desc_info_int,
      D => \s2mm_desc_info_int_reg[13]_0\(3),
      Q => tdest_capture(3),
      R => D(0)
    );
\tdest_capture_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_desc_info_int,
      D => \s2mm_desc_info_int_reg[13]_0\(4),
      Q => tdest_capture(4),
      R => D(0)
    );
\tdest_out_int[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0A0C0C0"
    )
        port map (
      I0 => \s2mm_desc_info_int_reg[13]_0\(0),
      I1 => tdest_capture(0),
      I2 => s2mm_prmry_resetn,
      I3 => \^first_data\,
      I4 => s_axis_s2mm_tvalid,
      O => \tdest_out_int[0]_i_1_n_0\
    );
\tdest_out_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0A0C0C0"
    )
        port map (
      I0 => \s2mm_desc_info_int_reg[13]_0\(1),
      I1 => tdest_capture(1),
      I2 => s2mm_prmry_resetn,
      I3 => \^first_data\,
      I4 => s_axis_s2mm_tvalid,
      O => \tdest_out_int[1]_i_1_n_0\
    );
\tdest_out_int[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0A0C0C0"
    )
        port map (
      I0 => \s2mm_desc_info_int_reg[13]_0\(2),
      I1 => tdest_capture(2),
      I2 => s2mm_prmry_resetn,
      I3 => \^first_data\,
      I4 => s_axis_s2mm_tvalid,
      O => \tdest_out_int[2]_i_1_n_0\
    );
\tdest_out_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0A0C0C0"
    )
        port map (
      I0 => \s2mm_desc_info_int_reg[13]_0\(3),
      I1 => tdest_capture(3),
      I2 => s2mm_prmry_resetn,
      I3 => \^first_data\,
      I4 => s_axis_s2mm_tvalid,
      O => \tdest_out_int[3]_i_1_n_0\
    );
\tdest_out_int[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0A0C0C0"
    )
        port map (
      I0 => \s2mm_desc_info_int_reg[13]_0\(4),
      I1 => tdest_capture(4),
      I2 => s2mm_prmry_resetn,
      I3 => \^first_data\,
      I4 => s_axis_s2mm_tvalid,
      O => \tdest_out_int[4]_i_1_n_0\
    );
\tdest_out_int[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD5D5"
    )
        port map (
      I0 => s2mm_prmry_resetn,
      I1 => tdest_out_int0,
      I2 => first_received_reg_n_0,
      I3 => \^first_data\,
      I4 => s_axis_s2mm_tvalid,
      O => \tdest_out_int[6]_i_1_n_0\
    );
\tdest_out_int[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA28AAAA28"
    )
        port map (
      I0 => \tdest_out_int[6]_i_4_n_0\,
      I1 => tdest_out_int_0(1),
      I2 => tdest_capture(1),
      I3 => tdest_out_int_0(0),
      I4 => tdest_capture(0),
      I5 => \tdest_out_int[6]_i_5_n_0\,
      O => tdest_out_int0
    );
\tdest_out_int[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => first_received_reg_n_0,
      I1 => first_received1,
      O => \tdest_out_int[6]_i_4_n_0\
    );
\tdest_out_int[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tdest_capture(3),
      I1 => tdest_out_int_0(3),
      I2 => tdest_capture(4),
      I3 => tdest_out_int_0(4),
      I4 => tdest_out_int_0(2),
      I5 => tdest_capture(2),
      O => \tdest_out_int[6]_i_5_n_0\
    );
\tdest_out_int_cdc_to1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tdest_out_int_cdc_to(0),
      Q => tdest_out_int_cdc_to1(0),
      R => SR(0)
    );
\tdest_out_int_cdc_to1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tdest_out_int_cdc_to(1),
      Q => tdest_out_int_cdc_to1(1),
      R => SR(0)
    );
\tdest_out_int_cdc_to1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tdest_out_int_cdc_to(2),
      Q => tdest_out_int_cdc_to1(2),
      R => SR(0)
    );
\tdest_out_int_cdc_to1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tdest_out_int_cdc_to(3),
      Q => tdest_out_int_cdc_to1(3),
      R => SR(0)
    );
\tdest_out_int_cdc_to1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tdest_out_int_cdc_to(4),
      Q => tdest_out_int_cdc_to1(4),
      R => SR(0)
    );
\tdest_out_int_cdc_to1_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tdest_out_int_cdc_to(5),
      Q => tdest_out_int_cdc_to1(5),
      S => SR(0)
    );
\tdest_out_int_cdc_to1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tdest_out_int_cdc_to(6),
      Q => tdest_out_int_cdc_to1(6),
      R => SR(0)
    );
\tdest_out_int_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tdest_out_int_0(0),
      Q => tdest_out_int_cdc_to(0),
      R => SR(0)
    );
\tdest_out_int_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tdest_out_int_0(1),
      Q => tdest_out_int_cdc_to(1),
      R => SR(0)
    );
\tdest_out_int_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tdest_out_int_0(2),
      Q => tdest_out_int_cdc_to(2),
      R => SR(0)
    );
\tdest_out_int_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tdest_out_int_0(3),
      Q => tdest_out_int_cdc_to(3),
      R => SR(0)
    );
\tdest_out_int_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tdest_out_int_0(4),
      Q => tdest_out_int_cdc_to(4),
      R => SR(0)
    );
\tdest_out_int_cdc_to_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tdest_out_int_0(5),
      Q => tdest_out_int_cdc_to(5),
      S => SR(0)
    );
\tdest_out_int_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^q\(0),
      Q => tdest_out_int_cdc_to(6),
      R => SR(0)
    );
\tdest_out_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \tdest_out_int[6]_i_1_n_0\,
      D => \tdest_out_int[0]_i_1_n_0\,
      Q => tdest_out_int_0(0),
      R => '0'
    );
\tdest_out_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \tdest_out_int[6]_i_1_n_0\,
      D => \tdest_out_int[1]_i_1_n_0\,
      Q => tdest_out_int_0(1),
      R => '0'
    );
\tdest_out_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \tdest_out_int[6]_i_1_n_0\,
      D => \tdest_out_int[2]_i_1_n_0\,
      Q => tdest_out_int_0(2),
      R => '0'
    );
\tdest_out_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \tdest_out_int[6]_i_1_n_0\,
      D => \tdest_out_int[3]_i_1_n_0\,
      Q => tdest_out_int_0(3),
      R => '0'
    );
\tdest_out_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \tdest_out_int[6]_i_1_n_0\,
      D => \tdest_out_int[4]_i_1_n_0\,
      Q => tdest_out_int_0(4),
      R => '0'
    );
\tdest_out_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \tdest_out_int[6]_i_1_n_0\,
      D => D(0),
      Q => tdest_out_int_0(5),
      R => '0'
    );
\tdest_out_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \tdest_out_int[6]_i_1_n_0\,
      D => D(1),
      Q => \^q\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_s2mm_basic_wrap is
  port (
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_init_done : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_init_done_1 : out STD_LOGIC;
    sig_init_done_2 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready_0 : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_sts_reg : out STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\ : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_init_done_reg_1 : in STD_LOGIC;
    sig_init_done_reg_2 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    sig_push_err2wsc_reg : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    m_axi_sg_wvalid_0 : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tlast : in STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_updt_sts_tready : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    s_axis_updt_cmd_tvalid : in STD_LOGIC;
    s_axis_mm2s_updtsts_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_updtsts_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_0\ : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_s2mm_basic_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_s2mm_basic_wrap is
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \^gen_omit_indet_btt.sig_tlast_error_reg_reg\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_11 : STD_LOGIC;
  signal I_CMD_STATUS_n_12 : STD_LOGIC;
  signal I_CMD_STATUS_n_13 : STD_LOGIC;
  signal I_CMD_STATUS_n_14 : STD_LOGIC;
  signal I_CMD_STATUS_n_15 : STD_LOGIC;
  signal I_CMD_STATUS_n_16 : STD_LOGIC;
  signal I_CMD_STATUS_n_17 : STD_LOGIC;
  signal I_CMD_STATUS_n_18 : STD_LOGIC;
  signal I_CMD_STATUS_n_19 : STD_LOGIC;
  signal I_CMD_STATUS_n_20 : STD_LOGIC;
  signal I_CMD_STATUS_n_21 : STD_LOGIC;
  signal I_CMD_STATUS_n_22 : STD_LOGIC;
  signal I_CMD_STATUS_n_23 : STD_LOGIC;
  signal I_CMD_STATUS_n_24 : STD_LOGIC;
  signal I_CMD_STATUS_n_25 : STD_LOGIC;
  signal I_CMD_STATUS_n_26 : STD_LOGIC;
  signal I_CMD_STATUS_n_27 : STD_LOGIC;
  signal I_CMD_STATUS_n_28 : STD_LOGIC;
  signal I_CMD_STATUS_n_29 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_CMD_STATUS_n_36 : STD_LOGIC;
  signal I_CMD_STATUS_n_37 : STD_LOGIC;
  signal I_CMD_STATUS_n_38 : STD_LOGIC;
  signal I_MSTR_SCC_n_10 : STD_LOGIC;
  signal I_MSTR_SCC_n_11 : STD_LOGIC;
  signal I_MSTR_SCC_n_12 : STD_LOGIC;
  signal I_MSTR_SCC_n_13 : STD_LOGIC;
  signal I_MSTR_SCC_n_14 : STD_LOGIC;
  signal I_MSTR_SCC_n_15 : STD_LOGIC;
  signal I_MSTR_SCC_n_16 : STD_LOGIC;
  signal I_MSTR_SCC_n_17 : STD_LOGIC;
  signal I_MSTR_SCC_n_18 : STD_LOGIC;
  signal I_MSTR_SCC_n_19 : STD_LOGIC;
  signal I_MSTR_SCC_n_2 : STD_LOGIC;
  signal I_MSTR_SCC_n_20 : STD_LOGIC;
  signal I_MSTR_SCC_n_21 : STD_LOGIC;
  signal I_MSTR_SCC_n_22 : STD_LOGIC;
  signal I_MSTR_SCC_n_23 : STD_LOGIC;
  signal I_MSTR_SCC_n_24 : STD_LOGIC;
  signal I_MSTR_SCC_n_25 : STD_LOGIC;
  signal I_MSTR_SCC_n_26 : STD_LOGIC;
  signal I_MSTR_SCC_n_27 : STD_LOGIC;
  signal I_MSTR_SCC_n_28 : STD_LOGIC;
  signal I_MSTR_SCC_n_29 : STD_LOGIC;
  signal I_MSTR_SCC_n_3 : STD_LOGIC;
  signal I_MSTR_SCC_n_30 : STD_LOGIC;
  signal I_MSTR_SCC_n_31 : STD_LOGIC;
  signal I_MSTR_SCC_n_32 : STD_LOGIC;
  signal I_MSTR_SCC_n_33 : STD_LOGIC;
  signal I_MSTR_SCC_n_5 : STD_LOGIC;
  signal I_MSTR_SCC_n_7 : STD_LOGIC;
  signal I_MSTR_SCC_n_8 : STD_LOGIC;
  signal I_MSTR_SCC_n_9 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_8 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_9 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_4 : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_calc2dm_calc_err : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal sig_coelsc_okay_reg : STD_LOGIC;
  signal sig_coelsc_tag_reg0 : STD_LOGIC;
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
begin
  \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ <= \^gen_omit_indet_btt.sig_tlast_error_reg_reg\;
I_ADDR_CNTL: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_addr_cntl__parameterized0\
     port map (
      Q(26) => I_MSTR_SCC_n_7,
      Q(25) => I_MSTR_SCC_n_8,
      Q(24) => I_MSTR_SCC_n_9,
      Q(23) => I_MSTR_SCC_n_10,
      Q(22) => I_MSTR_SCC_n_11,
      Q(21) => I_MSTR_SCC_n_12,
      Q(20) => I_MSTR_SCC_n_13,
      Q(19) => I_MSTR_SCC_n_14,
      Q(18) => I_MSTR_SCC_n_15,
      Q(17) => I_MSTR_SCC_n_16,
      Q(16) => I_MSTR_SCC_n_17,
      Q(15) => I_MSTR_SCC_n_18,
      Q(14) => I_MSTR_SCC_n_19,
      Q(13) => I_MSTR_SCC_n_20,
      Q(12) => I_MSTR_SCC_n_21,
      Q(11) => I_MSTR_SCC_n_22,
      Q(10) => I_MSTR_SCC_n_23,
      Q(9) => I_MSTR_SCC_n_24,
      Q(8) => I_MSTR_SCC_n_25,
      Q(7) => I_MSTR_SCC_n_26,
      Q(6) => I_MSTR_SCC_n_27,
      Q(5) => I_MSTR_SCC_n_28,
      Q(4) => I_MSTR_SCC_n_29,
      Q(3) => I_MSTR_SCC_n_30,
      Q(2) => I_MSTR_SCC_n_31,
      Q(1) => I_MSTR_SCC_n_32,
      Q(0) => I_MSTR_SCC_n_33,
      SR(0) => I_ADDR_CNTL_n_32,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_awaddr(27 downto 0) => m_axi_sg_awaddr(27 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_addr_valid_reg_reg_0 => I_MSTR_SCC_n_5,
      sig_addr_valid_reg_reg_1 => sig_push_err2wsc_reg,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2addr_valid1_reg => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\,
      \sig_next_addr_reg_reg[3]_0\ => I_MSTR_SCC_n_2,
      sig_posted_to_axi_2_reg_0 => I_MSTR_SCC_n_3,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_cmd_status
     port map (
      D(3) => sig_coelsc_okay_reg,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      E(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      Q(27) => I_CMD_STATUS_n_11,
      Q(26) => I_CMD_STATUS_n_12,
      Q(25) => I_CMD_STATUS_n_13,
      Q(24) => I_CMD_STATUS_n_14,
      Q(23) => I_CMD_STATUS_n_15,
      Q(22) => I_CMD_STATUS_n_16,
      Q(21) => I_CMD_STATUS_n_17,
      Q(20) => I_CMD_STATUS_n_18,
      Q(19) => I_CMD_STATUS_n_19,
      Q(18) => I_CMD_STATUS_n_20,
      Q(17) => I_CMD_STATUS_n_21,
      Q(16) => I_CMD_STATUS_n_22,
      Q(15) => I_CMD_STATUS_n_23,
      Q(14) => I_CMD_STATUS_n_24,
      Q(13) => I_CMD_STATUS_n_25,
      Q(12) => I_CMD_STATUS_n_26,
      Q(11) => I_CMD_STATUS_n_27,
      Q(10) => I_CMD_STATUS_n_28,
      Q(9) => I_CMD_STATUS_n_29,
      Q(8) => I_CMD_STATUS_n_30,
      Q(7) => I_CMD_STATUS_n_31,
      Q(6) => I_CMD_STATUS_n_32,
      Q(5) => I_CMD_STATUS_n_33,
      Q(4) => I_CMD_STATUS_n_34,
      Q(3) => I_CMD_STATUS_n_35,
      Q(2) => I_CMD_STATUS_n_36,
      Q(1) => I_CMD_STATUS_n_37,
      Q(0) => I_CMD_STATUS_n_38,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\(0) => E(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_WR_DATA_CNTL_n_9,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => I_WR_DATA_CNTL_n_8,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => sig_push_err2wsc_reg,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid => s_axis_updt_cmd_tvalid,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_coelsc_tag_reg0 => sig_coelsc_tag_reg0,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg => sig_init_done_reg,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_MSTR_SCC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_scc_wr
     port map (
      Q(27) => I_CMD_STATUS_n_11,
      Q(26) => I_CMD_STATUS_n_12,
      Q(25) => I_CMD_STATUS_n_13,
      Q(24) => I_CMD_STATUS_n_14,
      Q(23) => I_CMD_STATUS_n_15,
      Q(22) => I_CMD_STATUS_n_16,
      Q(21) => I_CMD_STATUS_n_17,
      Q(20) => I_CMD_STATUS_n_18,
      Q(19) => I_CMD_STATUS_n_19,
      Q(18) => I_CMD_STATUS_n_20,
      Q(17) => I_CMD_STATUS_n_21,
      Q(16) => I_CMD_STATUS_n_22,
      Q(15) => I_CMD_STATUS_n_23,
      Q(14) => I_CMD_STATUS_n_24,
      Q(13) => I_CMD_STATUS_n_25,
      Q(12) => I_CMD_STATUS_n_26,
      Q(11) => I_CMD_STATUS_n_27,
      Q(10) => I_CMD_STATUS_n_28,
      Q(9) => I_CMD_STATUS_n_29,
      Q(8) => I_CMD_STATUS_n_30,
      Q(7) => I_CMD_STATUS_n_31,
      Q(6) => I_CMD_STATUS_n_32,
      Q(5) => I_CMD_STATUS_n_33,
      Q(4) => I_CMD_STATUS_n_34,
      Q(3) => I_CMD_STATUS_n_35,
      Q(2) => I_CMD_STATUS_n_36,
      Q(1) => I_CMD_STATUS_n_37,
      Q(0) => I_CMD_STATUS_n_38,
      SR(0) => I_ADDR_CNTL_n_32,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2addr_valid1_reg_0 => I_MSTR_SCC_n_3,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      \sig_cmd_addr_reg_reg[31]_0\(26) => I_MSTR_SCC_n_7,
      \sig_cmd_addr_reg_reg[31]_0\(25) => I_MSTR_SCC_n_8,
      \sig_cmd_addr_reg_reg[31]_0\(24) => I_MSTR_SCC_n_9,
      \sig_cmd_addr_reg_reg[31]_0\(23) => I_MSTR_SCC_n_10,
      \sig_cmd_addr_reg_reg[31]_0\(22) => I_MSTR_SCC_n_11,
      \sig_cmd_addr_reg_reg[31]_0\(21) => I_MSTR_SCC_n_12,
      \sig_cmd_addr_reg_reg[31]_0\(20) => I_MSTR_SCC_n_13,
      \sig_cmd_addr_reg_reg[31]_0\(19) => I_MSTR_SCC_n_14,
      \sig_cmd_addr_reg_reg[31]_0\(18) => I_MSTR_SCC_n_15,
      \sig_cmd_addr_reg_reg[31]_0\(17) => I_MSTR_SCC_n_16,
      \sig_cmd_addr_reg_reg[31]_0\(16) => I_MSTR_SCC_n_17,
      \sig_cmd_addr_reg_reg[31]_0\(15) => I_MSTR_SCC_n_18,
      \sig_cmd_addr_reg_reg[31]_0\(14) => I_MSTR_SCC_n_19,
      \sig_cmd_addr_reg_reg[31]_0\(13) => I_MSTR_SCC_n_20,
      \sig_cmd_addr_reg_reg[31]_0\(12) => I_MSTR_SCC_n_21,
      \sig_cmd_addr_reg_reg[31]_0\(11) => I_MSTR_SCC_n_22,
      \sig_cmd_addr_reg_reg[31]_0\(10) => I_MSTR_SCC_n_23,
      \sig_cmd_addr_reg_reg[31]_0\(9) => I_MSTR_SCC_n_24,
      \sig_cmd_addr_reg_reg[31]_0\(8) => I_MSTR_SCC_n_25,
      \sig_cmd_addr_reg_reg[31]_0\(7) => I_MSTR_SCC_n_26,
      \sig_cmd_addr_reg_reg[31]_0\(6) => I_MSTR_SCC_n_27,
      \sig_cmd_addr_reg_reg[31]_0\(5) => I_MSTR_SCC_n_28,
      \sig_cmd_addr_reg_reg[31]_0\(4) => I_MSTR_SCC_n_29,
      \sig_cmd_addr_reg_reg[31]_0\(3) => I_MSTR_SCC_n_30,
      \sig_cmd_addr_reg_reg[31]_0\(2) => I_MSTR_SCC_n_31,
      \sig_cmd_addr_reg_reg[31]_0\(1) => I_MSTR_SCC_n_32,
      \sig_cmd_addr_reg_reg[31]_0\(0) => I_MSTR_SCC_n_33,
      \sig_cmd_addr_reg_reg[3]_0\ => I_MSTR_SCC_n_2,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_posted_to_axi_2_reg => sig_push_err2wsc_reg,
      sig_posted_to_axi_2_reg_0 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      sm_set_error_reg_0 => I_MSTR_SCC_n_5
    );
I_WR_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wrdata_cntl
     port map (
      E(0) => E(0),
      \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\ => \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\,
      \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_0\ => \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_0\,
      \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\ => I_WR_STATUS_CNTLR_n_4,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\ => I_WR_DATA_CNTL_n_9,
      Q(0) => Q(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo\,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wready_0 => m_axi_sg_wready_0,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axi_sg_wvalid_0 => m_axi_sg_wvalid_0,
      \out\ => sig_addr2data_addr_posted,
      s_axis_mm2s_updtsts_tdata(0) => s_axis_mm2s_updtsts_tdata(0),
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_updtsts_tdata(0) => s_axis_s2mm_updtsts_tdata(0),
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_WR_DATA_CNTL_n_8,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_last_mmap_dbeat_reg_reg_0 => sig_last_mmap_dbeat_reg_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_push_err2wsc_reg_0 => sig_push_err2wsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_sts_reg => updt_sts_reg
    );
I_WR_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_wr_status_cntl
     port map (
      D(3) => sig_coelsc_okay_reg,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      E(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_4,
      \USE_SRL_FIFO.sig_wr_fifo\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo\,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_coelsc_tag_reg0 => sig_coelsc_tag_reg0,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_reg => sig_init_done_reg_1,
      sig_init_done_reg_0 => sig_init_done_reg_2,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap is
  port (
    m_axis_mm2s_tvalid : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    mm2s_strm_wlast : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    rd_en_hold0 : out STD_LOGIC;
    m_axis_mm2s_tlast_i_user : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    empty : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arready : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 58 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap is
  signal \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF_n_7\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_38\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_39\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_44\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_0 : STD_LOGIC;
  signal I_ADDR_CNTL_n_2 : STD_LOGIC;
  signal I_ADDR_CNTL_n_9 : STD_LOGIC;
  signal I_CMD_STATUS_n_2 : STD_LOGIC;
  signal I_CMD_STATUS_n_25 : STD_LOGIC;
  signal I_CMD_STATUS_n_26 : STD_LOGIC;
  signal I_CMD_STATUS_n_27 : STD_LOGIC;
  signal I_CMD_STATUS_n_28 : STD_LOGIC;
  signal I_CMD_STATUS_n_29 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_CMD_STATUS_n_36 : STD_LOGIC;
  signal I_CMD_STATUS_n_37 : STD_LOGIC;
  signal I_CMD_STATUS_n_38 : STD_LOGIC;
  signal I_CMD_STATUS_n_39 : STD_LOGIC;
  signal I_CMD_STATUS_n_40 : STD_LOGIC;
  signal I_CMD_STATUS_n_68 : STD_LOGIC;
  signal I_CMD_STATUS_n_69 : STD_LOGIC;
  signal I_CMD_STATUS_n_7 : STD_LOGIC;
  signal I_CMD_STATUS_n_70 : STD_LOGIC;
  signal I_CMD_STATUS_n_71 : STD_LOGIC;
  signal I_MSTR_PCC_n_63 : STD_LOGIC;
  signal I_MSTR_PCC_n_64 : STD_LOGIC;
  signal I_MSTR_PCC_n_65 : STD_LOGIC;
  signal I_MSTR_PCC_n_66 : STD_LOGIC;
  signal I_MSTR_PCC_n_67 : STD_LOGIC;
  signal I_MSTR_PCC_n_68 : STD_LOGIC;
  signal I_MSTR_PCC_n_69 : STD_LOGIC;
  signal I_MSTR_PCC_n_9 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_1 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_10 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_19 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_2 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_20 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_22 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_25 : STD_LOGIC;
  signal I_RD_STATUS_CNTLR_n_8 : STD_LOGIC;
  signal I_RESET_n_5 : STD_LOGIC;
  signal I_RESET_n_6 : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \OMIT_UNPACKING.lsig_cmd_loaded\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in2_in : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_cmd_eof_slice : STD_LOGIC;
  signal sig_cmd_stat_rst_int : STD_LOGIC;
  signal sig_cmd_stat_rst_int_reg_n : STD_LOGIC;
  signal sig_cmd_tag_slice : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_cmd_type_slice : STD_LOGIC;
  signal sig_cmd_user_slice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_tag_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_data2sf_cmd_cmplt : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 36 to 36 );
  signal sig_data_fifo_full : STD_LOGIC;
  signal sig_good_sin_strm_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_input_tag_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mmap_rst : STD_LOGIC;
  signal sig_mmap_rst_reg_n : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cache : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2addr_user : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2data_strt_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2sf_cmd_valid : STD_LOGIC;
  signal sig_mstr2sf_strt_offset : STD_LOGIC;
  signal sig_mvalid_stop_set : STD_LOGIC;
  signal sig_push_input_reg11_out : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_okay_reg0 : STD_LOGIC;
  signal sig_rd_sts_tag_reg0 : STD_LOGIC;
  signal sig_rdc2sf_wlast : STD_LOGIC;
  signal sig_rdc2sf_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \sig_rsc2stat_status__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_sf2dre_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_sf2dre_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_sf_allow_addr_req : STD_LOGIC;
  signal sig_skid2dre_wready : STD_LOGIC;
  signal sig_slast_with_stop : STD_LOGIC;
  signal sig_sstrb_stop_mask : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sig_sstrb_with_stop : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
  signal sig_stream_rst_reg_n : STD_LOGIC;
  signal sig_xfer_addr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_xfer_len_im2 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
\ENABLE_AXIS_SKID.I_MM2S_SKID_BUF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf
     port map (
      CO(0) => CO(0),
      D(3 downto 0) => sig_sstrb_with_stop(3 downto 0),
      \OMIT_UNPACKING.lsig_cmd_loaded\ => \OMIT_UNPACKING.lsig_cmd_loaded\,
      SR(0) => sig_stream_rst,
      dout(36) => sig_data_fifo_data_out(36),
      dout(35 downto 32) => sig_sf2dre_wstrb(3 downto 0),
      dout(31 downto 0) => sig_sf2dre_wdata(31 downto 0),
      empty => empty,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast_i_user => m_axis_mm2s_tlast_i_user,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_strm_wlast => mm2s_strm_wlast,
      \out\ => p_0_in2_in,
      rd_en_hold0 => rd_en_hold0,
      sig_last_reg_out_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_38\,
      sig_mvalid_stop_reg_reg_0 => I_RD_DATA_CNTL_n_22,
      sig_mvalid_stop_set => sig_mvalid_stop_set,
      sig_s_ready_dup_reg_0 => \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF_n_7\,
      sig_s_ready_dup_reg_1 => I_RD_DATA_CNTL_n_20,
      sig_s_ready_out_reg_0 => sig_skid2dre_wready,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(0) => sig_sstrb_stop_mask(3),
      \sig_sstrb_stop_mask_reg[3]_0\ => I_RD_DATA_CNTL_n_25,
      sig_stream_rst_reg_n => sig_stream_rst_reg_n
    );
\GEN_INCLUDE_MM2S_SF.I_RD_SF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf
     port map (
      D(3 downto 0) => sig_sstrb_with_stop(3 downto 0),
      FIFO_Full_reg => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_39\,
      FIFO_Full_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_44\,
      \OMIT_UNPACKING.lsig_cmd_loaded\ => \OMIT_UNPACKING.lsig_cmd_loaded\,
      \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\ => sig_skid2dre_wready,
      SS(0) => sig_mmap_rst,
      din(37) => sig_data2sf_cmd_cmplt,
      din(36) => sig_rdc2sf_wlast,
      din(35 downto 32) => sig_rdc2sf_wstrb(3 downto 0),
      din(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      dout(36) => sig_data_fifo_data_out(36),
      dout(35 downto 32) => sig_sf2dre_wstrb(3 downto 0),
      dout(31 downto 0) => sig_sf2dre_wdata(31 downto 0),
      empty => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_38\,
      full => sig_data_fifo_full,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => I_ADDR_CNTL_n_0,
      sig_inhibit_rdy_n => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_RESET_n_5,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(0) => sig_sstrb_stop_mask(3),
      \sig_token_cntr_reg[1]_0\ => I_RD_DATA_CNTL_n_2,
      wr_en => sig_good_sin_strm_dbeat
    );
I_ADDR_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_2,
      SS(0) => sig_mmap_rst,
      \in\(45 downto 42) => sig_mstr2addr_cache(3 downto 0),
      \in\(41 downto 38) => sig_mstr2addr_user(3 downto 0),
      \in\(37) => I_MSTR_PCC_n_9,
      \in\(36) => sig_mstr2addr_burst(0),
      \in\(35 downto 32) => sig_xfer_len_im2(3 downto 0),
      \in\(31 downto 3) => sig_mstr2addr_addr(31 downto 3),
      \in\(2) => sig_mstr2sf_strt_offset,
      \in\(1 downto 0) => sig_xfer_addr_reg(1 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arcache(3 downto 0) => m_axi_mm2s_arcache(3 downto 0),
      m_axi_mm2s_arlen(3 downto 0) => m_axi_mm2s_arlen(3 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => m_axi_mm2s_arsize(0),
      m_axi_mm2s_aruser(3 downto 0) => m_axi_mm2s_aruser(3 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      \out\ => I_ADDR_CNTL_n_0,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_ADDR_CNTL_n_9,
      sig_init_reg => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2 => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_reg_0 => sig_addr2data_addr_posted,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
     port map (
      D(4) => \sig_rsc2stat_status__0\(7),
      D(3 downto 1) => sig_rsc2stat_status(6 downto 4),
      D(0) => \sig_rsc2stat_status__0\(0),
      E(0) => E(0),
      Q(50) => sig_cmd_tag_slice(0),
      Q(49 downto 34) => data(15 downto 0),
      Q(33) => I_CMD_STATUS_n_25,
      Q(32) => I_CMD_STATUS_n_26,
      Q(31) => I_CMD_STATUS_n_27,
      Q(30) => I_CMD_STATUS_n_28,
      Q(29) => I_CMD_STATUS_n_29,
      Q(28) => I_CMD_STATUS_n_30,
      Q(27) => I_CMD_STATUS_n_31,
      Q(26) => I_CMD_STATUS_n_32,
      Q(25) => I_CMD_STATUS_n_33,
      Q(24) => I_CMD_STATUS_n_34,
      Q(23) => I_CMD_STATUS_n_35,
      Q(22) => I_CMD_STATUS_n_36,
      Q(21) => I_CMD_STATUS_n_37,
      Q(20) => I_CMD_STATUS_n_38,
      Q(19) => I_CMD_STATUS_n_39,
      Q(18) => I_CMD_STATUS_n_40,
      Q(17) => sig_cmd_eof_slice,
      Q(16) => sig_cmd_type_slice,
      Q(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      SR(0) => sig_cmd_stat_rst_int,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(4 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(4 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(7 downto 4) => sig_cmd_user_slice(3 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(3) => I_CMD_STATUS_n_68,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(2) => I_CMD_STATUS_n_69,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(1) => I_CMD_STATUS_n_70,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(0) => I_CMD_STATUS_n_71,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_1\(58 downto 0) => Q(58 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => I_MSTR_PCC_n_66,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ => I_MSTR_PCC_n_65,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => I_CMD_STATUS_n_2,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => I_MSTR_PCC_n_63,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => I_MSTR_PCC_n_64,
      \in\(0) => I_MSTR_PCC_n_9,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_calc_error_reg_reg => I_CMD_STATUS_n_7,
      sig_calc_error_reg_reg_0 => I_MSTR_PCC_n_68,
      sig_calc_error_reg_reg_1 => I_MSTR_PCC_n_69,
      sig_calc_error_reg_reg_2 => I_MSTR_PCC_n_67,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_push_input_reg11_out => sig_push_input_reg11_out,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_PCC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc
     port map (
      E(0) => E(0),
      Q(50) => sig_cmd_tag_slice(0),
      Q(49 downto 34) => data(15 downto 0),
      Q(33) => I_CMD_STATUS_n_25,
      Q(32) => I_CMD_STATUS_n_26,
      Q(31) => I_CMD_STATUS_n_27,
      Q(30) => I_CMD_STATUS_n_28,
      Q(29) => I_CMD_STATUS_n_29,
      Q(28) => I_CMD_STATUS_n_30,
      Q(27) => I_CMD_STATUS_n_31,
      Q(26) => I_CMD_STATUS_n_32,
      Q(25) => I_CMD_STATUS_n_33,
      Q(24) => I_CMD_STATUS_n_34,
      Q(23) => I_CMD_STATUS_n_35,
      Q(22) => I_CMD_STATUS_n_36,
      Q(21) => I_CMD_STATUS_n_37,
      Q(20) => I_CMD_STATUS_n_38,
      Q(19) => I_CMD_STATUS_n_39,
      Q(18) => I_CMD_STATUS_n_40,
      Q(17) => sig_cmd_eof_slice,
      Q(16) => sig_cmd_type_slice,
      Q(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      SS(0) => sig_mmap_rst,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\ => I_MSTR_PCC_n_68,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\ => I_MSTR_PCC_n_69,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ => I_MSTR_PCC_n_67,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => I_CMD_STATUS_n_2,
      \in\(45 downto 42) => sig_mstr2addr_cache(3 downto 0),
      \in\(41 downto 38) => sig_mstr2addr_user(3 downto 0),
      \in\(37) => I_MSTR_PCC_n_9,
      \in\(36) => sig_mstr2addr_burst(0),
      \in\(35 downto 32) => sig_xfer_len_im2(3 downto 0),
      \in\(31 downto 3) => sig_mstr2addr_addr(31 downto 3),
      \in\(2) => sig_mstr2sf_strt_offset,
      \in\(1 downto 0) => sig_xfer_addr_reg(1 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_calc_error_pushed_reg_0 => I_MSTR_PCC_n_65,
      sig_calc_error_pushed_reg_1 => I_MSTR_PCC_n_66,
      sig_calc_error_reg_reg_0(11) => sig_mstr2data_cmd_cmplt,
      sig_calc_error_reg_reg_0(10) => sig_mstr2data_sequential,
      sig_calc_error_reg_reg_0(9) => sig_mstr2data_eof,
      sig_calc_error_reg_reg_0(8 downto 5) => sig_mstr2data_last_strb(3 downto 0),
      sig_calc_error_reg_reg_0(4 downto 1) => sig_mstr2data_strt_strb(3 downto 0),
      sig_calc_error_reg_reg_0(0) => sig_input_tag_reg(0),
      sig_calc_error_reg_reg_1 => I_CMD_STATUS_n_7,
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_2,
      sig_cmd2data_valid_reg_0 => I_RD_DATA_CNTL_n_1,
      sig_cmd2dre_valid_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_39\,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_cmd_stat_rst_int_reg_n_reg => I_MSTR_PCC_n_63,
      sig_cmd_stat_rst_int_reg_n_reg_0 => I_MSTR_PCC_n_64,
      sig_inhibit_rdy_n => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      \sig_input_user_type_reg_reg[3]_0\(7 downto 4) => sig_cmd_user_slice(3 downto 0),
      \sig_input_user_type_reg_reg[3]_0\(3) => I_CMD_STATUS_n_68,
      \sig_input_user_type_reg_reg[3]_0\(2) => I_CMD_STATUS_n_69,
      \sig_input_user_type_reg_reg[3]_0\(1) => I_CMD_STATUS_n_70,
      \sig_input_user_type_reg_reg[3]_0\(0) => I_CMD_STATUS_n_71,
      sig_ld_xfer_reg_tmp_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_44\,
      sig_ld_xfer_reg_tmp_reg_1 => I_RD_DATA_CNTL_n_10,
      sig_ld_xfer_reg_tmp_reg_2 => I_ADDR_CNTL_n_9,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_push_input_reg11_out => sig_push_input_reg11_out
    );
I_RD_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl
     port map (
      D(0) => sig_rsc2stat_status(5),
      FIFO_Full_reg => I_RD_DATA_CNTL_n_1,
      FIFO_Full_reg_0 => I_RD_DATA_CNTL_n_10,
      SS(0) => sig_mmap_rst,
      din(5) => sig_data2sf_cmd_cmplt,
      din(4) => sig_rdc2sf_wlast,
      din(3 downto 0) => sig_rdc2sf_wstrb(3 downto 0),
      full => sig_data_fifo_full,
      \in\(16) => I_MSTR_PCC_n_9,
      \in\(15) => sig_mstr2data_cmd_cmplt,
      \in\(14) => sig_mstr2data_sequential,
      \in\(13) => sig_mstr2data_eof,
      \in\(12 downto 9) => sig_mstr2data_last_strb(3 downto 0),
      \in\(8 downto 5) => sig_mstr2data_strt_strb(3 downto 0),
      \in\(4 downto 1) => sig_xfer_len_im2(3 downto 0),
      \in\(0) => sig_input_tag_reg(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      \out\ => p_0_in2_in,
      \sig_addr_posted_cntr_reg[0]_0\ => I_RD_DATA_CNTL_n_19,
      \sig_addr_posted_cntr_reg[2]_0\ => sig_addr2data_addr_posted,
      sig_coelsc_tag_reg(0) => sig_coelsc_tag_reg(0),
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_calc_err => sig_data2rsc_calc_err,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_dly3_reg_0 => I_RD_DATA_CNTL_n_20,
      sig_halt_reg_dly3_reg_1 => I_RD_DATA_CNTL_n_22,
      sig_halt_reg_dly3_reg_2 => I_RD_DATA_CNTL_n_25,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_RESET_n_6,
      sig_last_mmap_dbeat_reg_reg_0 => I_RD_DATA_CNTL_n_2,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mvalid_stop_set => sig_mvalid_stop_set,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_okay_reg0 => sig_rd_sts_okay_reg0,
      sig_rd_sts_okay_reg_reg => I_RD_STATUS_CNTLR_n_8,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_s_ready_dup_reg => \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF_n_7\,
      sig_sstrb_stop_mask(0) => sig_sstrb_stop_mask(3),
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_stream_rst_reg_n => sig_stream_rst_reg_n,
      wr_en => sig_good_sin_strm_dbeat
    );
I_RD_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl
     port map (
      D(4) => \sig_rsc2stat_status__0\(7),
      D(3 downto 1) => sig_rsc2stat_status(6 downto 4),
      D(0) => \sig_rsc2stat_status__0\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_coelsc_interr_reg_reg => I_RD_STATUS_CNTLR_n_8,
      sig_coelsc_tag_reg(0) => sig_coelsc_tag_reg(0),
      sig_data2rsc_calc_err => sig_data2rsc_calc_err,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_okay_reg0 => sig_rd_sts_okay_reg0,
      sig_rd_sts_reg_full_reg_0(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_21
     port map (
      SR(0) => sig_cmd_stat_rst_int,
      SS(0) => sig_mmap_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_cmplt_reg_0 => I_RD_DATA_CNTL_n_19,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_init_done => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_reg => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2 => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg_0 => I_RESET_n_5,
      sig_mmap_rst_reg_n_reg_1 => I_RESET_n_6,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg_0 => sig_s_h_halt_reg_reg,
      sig_stream_rst_reg_n => sig_stream_rst_reg_n,
      sig_stream_rst_reg_n_reg_0(0) => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap is
  port (
    sig_s_ready_out_reg : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    sig_s_h_halt_reg : out STD_LOGIC;
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : out STD_LOGIC;
    s_axis_s2mm_tvalid_0 : out STD_LOGIC;
    s_axis_s2mm_tvalid_1 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_mmap_rst_reg_n_reg : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    first_data : in STD_LOGIC;
    s_axis_cmd_tvalid_s : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tlast : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap is
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_10\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_12\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_14\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_15\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_16\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_17\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_18\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_9\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_68\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_69\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_70\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_86\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_88\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_89\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_90\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_91\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_92\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_93\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_94\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_95\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_10\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_20\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tstrb\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_INDET_BTT.lsig_eop_reg\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_0ffset_cntr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \INCLUDE_PACKING.lsig_packer_full\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal I_ADDR_CNTL_n_9 : STD_LOGIC;
  signal I_CMD_STATUS_n_66 : STD_LOGIC;
  signal I_CMD_STATUS_n_67 : STD_LOGIC;
  signal I_CMD_STATUS_n_68 : STD_LOGIC;
  signal I_CMD_STATUS_n_69 : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_15 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_16 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_18 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_23 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_15 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_16 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_17 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_20 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_23 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_25 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_26 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_27 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_9 : STD_LOGIC;
  signal dre2skid_wready : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_burst_dbeat_cntr0 : STD_LOGIC;
  signal sig_burst_dbeat_cntr_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sig_byte_cntr0 : STD_LOGIC;
  signal sig_child_addr_cntr_lsh_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_child_qual_first_of_2 : STD_LOGIC;
  signal sig_child_tag_reg0 : STD_LOGIC;
  signal sig_clr_dbc_reg : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_cmd_addr_slice : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_cmd_stat_rst_int : STD_LOGIC;
  signal sig_cmd_stat_rst_int_reg_n : STD_LOGIC;
  signal sig_cmd_type_slice : STD_LOGIC;
  signal sig_cmd_user_slice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_csm_pop_child_cmd : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2skid_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_data2wsc_bytes_rcvd : STD_LOGIC_VECTOR ( 22 downto 20 );
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_eop : STD_LOGIC;
  signal sig_data2wsc_valid : STD_LOGIC;
  signal sig_data_fifo_full : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_dre2ibtt_eop : STD_LOGIC;
  signal sig_dre2ibtt_tlast : STD_LOGIC;
  signal sig_good_strm_dbeat9_out : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_ibtt2wdc_stbs_asserted : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_ibtt2wdc_tlast : STD_LOGIC;
  signal sig_ibtt2wdc_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_ibtt2wdc_tvalid : STD_LOGIC;
  signal sig_incr_dbeat_cntr : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_mmap_rst : STD_LOGIC;
  signal sig_mmap_rst_reg_n : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cache : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2addr_user : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2data_calc_error : STD_LOGIC;
  signal sig_mstr2data_cmd_last : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2dre_btt : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal sig_mstr2dre_calc_error : STD_LOGIC;
  signal sig_mstr2dre_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2dre_cmd_valid : STD_LOGIC;
  signal sig_mstr2dre_sf_strt_offset : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_mvalid_stop : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_output_strt_offset_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_pop_xd_fifo : STD_LOGIC;
  signal sig_psm_halt : STD_LOGIC;
  signal sig_psm_pop_input_cmd : STD_LOGIC;
  signal \^sig_s_h_halt_reg\ : STD_LOGIC;
  signal sig_sf2pcc_cmd_cmplt : STD_LOGIC;
  signal sig_sf2pcc_packet_eop : STD_LOGIC;
  signal sig_sf2pcc_xfer_bytes : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_sstrb_stop_mask : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
  signal sig_stream_rst_reg_n : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \sig_wsc2stat_status__0\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal sig_xfer_len : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal skid2dre_wlast : STD_LOGIC;
  signal skid2dre_wstrb : STD_LOGIC;
  signal skid2dre_wvalid : STD_LOGIC;
begin
  sig_s_h_halt_reg <= \^sig_s_h_halt_reg\;
\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf__parameterized0\
     port map (
      E(0) => sig_data_reg_out_en,
      Q(7) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11\,
      Q(6) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_12\,
      Q(5) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13\,
      Q(4) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_14\,
      Q(3) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_15\,
      Q(2) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_16\,
      Q(1) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_17\,
      Q(0) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_18\,
      first_data => first_data,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_0_in2_in,
      s_axis_s2mm_tdata(7 downto 0) => s_axis_s2mm_tdata(7 downto 0),
      s_axis_s2mm_tkeep(0) => s_axis_s2mm_tkeep(0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      s_axis_s2mm_tvalid_0 => s_axis_s2mm_tvalid_0,
      s_axis_s2mm_tvalid_1 => s_axis_s2mm_tvalid_1,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_m_valid_dup_reg_0 => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_9\,
      sig_m_valid_dup_reg_1 => I_WR_STATUS_CNTLR_n_25,
      sig_m_valid_out_reg_0 => skid2dre_wvalid,
      sig_mmap_rst => sig_mmap_rst,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mvalid_stop => sig_mvalid_stop,
      sig_mvalid_stop_reg_reg_0 => dre2skid_wready,
      sig_s_ready_dup_reg_0 => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_10\,
      sig_s_ready_dup_reg_1 => I_WR_STATUS_CNTLR_n_26,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg,
      sig_sready_stop_reg_reg_0 => I_WR_STATUS_CNTLR_n_27,
      sig_sstrb_stop_mask => sig_sstrb_stop_mask,
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wstrb => skid2dre_wstrb
    );
\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt
     port map (
      CO(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30\,
      D(4 downto 0) => sig_xfer_len(4 downto 0),
      E(0) => sig_good_strm_dbeat9_out,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.sig_rd_empty\,
      \GEN_INDET_BTT.lsig_eop_reg\ => \GEN_INDET_BTT.lsig_eop_reg\,
      \GEN_INDET_BTT.lsig_eop_reg_reg\ => I_WR_DATA_CNTL_n_15,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_20\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\,
      \INCLUDE_PACKING.lsig_0ffset_cntr\(1 downto 0) => \INCLUDE_PACKING.lsig_0ffset_cntr\(1 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(1 downto 0) => sig_output_strt_offset_reg(1 downto 0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\,
      \INCLUDE_PACKING.lsig_packer_full\ => \INCLUDE_PACKING.lsig_packer_full\,
      \INCLUDE_PACKING.lsig_packer_full_reg_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18\,
      \INCLUDE_PACKING.lsig_packer_full_reg_1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\ => \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\ => \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\ => \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\ => \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\,
      O(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26\,
      O(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\,
      O(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\,
      O(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\,
      Q(0) => sig_burst_dbeat_cntr_reg(3),
      S(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_92\,
      S(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_93\,
      S(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_94\,
      S(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_95\,
      SR(0) => sig_byte_cntr0,
      dout(8) => sig_sf2pcc_packet_eop,
      dout(7) => sig_sf2pcc_cmd_cmplt,
      dout(6 downto 0) => sig_sf2pcc_xfer_bytes(6 downto 0),
      empty => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9\,
      full => sig_data_fifo_full,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\,
      \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_ibtt2wdc_tvalid,
      rd_en => sig_pop_xd_fifo,
      \sig_burst_dbeat_cntr_reg[1]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20\,
      \sig_burst_dbeat_cntr_reg[3]_0\(0) => sig_burst_dbeat_cntr0,
      \sig_byte_cntr_reg[2]_0\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_out\(0),
      \sig_byte_cntr_reg[3]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65\,
      \sig_byte_cntr_reg[6]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_10\,
      sig_child_addr_cntr_lsh_reg(1 downto 0) => sig_child_addr_cntr_lsh_reg(1 downto 0),
      \sig_child_addr_cntr_lsh_reg[7]\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_88\,
      \sig_child_addr_cntr_lsh_reg[7]\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_89\,
      \sig_child_addr_cntr_lsh_reg[7]\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_90\,
      \sig_child_addr_cntr_lsh_reg[7]\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_91\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbc_reg_reg_0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7\,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      \sig_data_reg_out_reg[34]\(34 downto 32) => sig_ibtt2wdc_stbs_asserted(2 downto 0),
      \sig_data_reg_out_reg[34]\(31) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39\,
      \sig_data_reg_out_reg[34]\(30) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40\,
      \sig_data_reg_out_reg[34]\(29) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\,
      \sig_data_reg_out_reg[34]\(28) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\,
      \sig_data_reg_out_reg[34]\(27) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\,
      \sig_data_reg_out_reg[34]\(26) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44\,
      \sig_data_reg_out_reg[34]\(25) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45\,
      \sig_data_reg_out_reg[34]\(24) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46\,
      \sig_data_reg_out_reg[34]\(23) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47\,
      \sig_data_reg_out_reg[34]\(22) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48\,
      \sig_data_reg_out_reg[34]\(21) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49\,
      \sig_data_reg_out_reg[34]\(20) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50\,
      \sig_data_reg_out_reg[34]\(19) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51\,
      \sig_data_reg_out_reg[34]\(18) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52\,
      \sig_data_reg_out_reg[34]\(17) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53\,
      \sig_data_reg_out_reg[34]\(16) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54\,
      \sig_data_reg_out_reg[34]\(15) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55\,
      \sig_data_reg_out_reg[34]\(14) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56\,
      \sig_data_reg_out_reg[34]\(13) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57\,
      \sig_data_reg_out_reg[34]\(12) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58\,
      \sig_data_reg_out_reg[34]\(11) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59\,
      \sig_data_reg_out_reg[34]\(10) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60\,
      \sig_data_reg_out_reg[34]\(9) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61\,
      \sig_data_reg_out_reg[34]\(8) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62\,
      \sig_data_reg_out_reg[34]\(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63\,
      \sig_data_reg_out_reg[34]\(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64\,
      \sig_data_reg_out_reg[34]\(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65\,
      \sig_data_reg_out_reg[34]\(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66\,
      \sig_data_reg_out_reg[34]\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67\,
      \sig_data_reg_out_reg[34]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_68\,
      \sig_data_reg_out_reg[34]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_69\,
      \sig_data_reg_out_reg[34]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_70\,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_incr_dbeat_cntr => sig_incr_dbeat_cntr,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_m_valid_out_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\,
      sig_mmap_rst => sig_mmap_rst,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => sig_ibtt2wdc_tstrb(3 downto 0),
      sig_strm_tstrb => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tstrb\
    );
\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc
     port map (
      CO(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30\,
      D(4 downto 0) => sig_xfer_len(4 downto 0),
      O(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26\,
      O(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\,
      O(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\,
      O(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\,
      Q(48 downto 17) => sig_cmd_addr_slice(31 downto 0),
      Q(16) => sig_cmd_type_slice,
      Q(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      S(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_92\,
      S(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_93\,
      S(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_94\,
      S(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_95\,
      SR(0) => sig_child_tag_reg0,
      dout(8) => sig_sf2pcc_packet_eop,
      dout(7) => sig_sf2pcc_cmd_cmplt,
      dout(6 downto 0) => sig_sf2pcc_xfer_bytes(6 downto 0),
      empty => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9\,
      \in\(46 downto 43) => sig_mstr2addr_cache(3 downto 0),
      \in\(42 downto 39) => sig_mstr2addr_user(3 downto 0),
      \in\(38) => sig_mstr2data_calc_error,
      \in\(37) => sig_mstr2addr_burst(0),
      \in\(36 downto 32) => sig_mstr2data_len(4 downto 0),
      \in\(31 downto 2) => sig_mstr2addr_addr(31 downto 2),
      \in\(1 downto 0) => sig_mstr2data_saddr_lsb(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => sig_pop_xd_fifo,
      \sig_child_addr_cntr_lsh_reg[1]_0\(1 downto 0) => sig_child_addr_cntr_lsh_reg(1 downto 0),
      \sig_child_addr_cntr_lsh_reg[7]_0\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\,
      \sig_child_addr_reg_reg[7]_0\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_88\,
      \sig_child_addr_reg_reg[7]_0\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_89\,
      \sig_child_addr_reg_reg[7]_0\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_90\,
      \sig_child_addr_reg_reg[7]_0\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_91\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_1,
      sig_cmd2data_valid_reg_0 => I_WR_DATA_CNTL_n_0,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_first_realigner_cmd_reg_0 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_86\,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      \sig_input_addr_reg_reg[31]_0\(0) => sig_input_cache_type_reg0,
      sig_input_reg_empty => sig_input_reg_empty,
      \sig_input_user_type_reg_reg[3]_0\(7 downto 4) => sig_cmd_user_slice(3 downto 0),
      \sig_input_user_type_reg_reg[3]_0\(3) => I_CMD_STATUS_n_66,
      \sig_input_user_type_reg_reg[3]_0\(2) => I_CMD_STATUS_n_67,
      \sig_input_user_type_reg_reg[3]_0\(1) => I_CMD_STATUS_n_68,
      \sig_input_user_type_reg_reg[3]_0\(0) => I_CMD_STATUS_n_69,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_psm_halt => sig_psm_halt,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      \sig_realign_strt_offset_reg_reg[0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1\,
      \sig_realign_strt_offset_reg_reg[1]_0\(26 downto 25) => sig_mstr2dre_sf_strt_offset(1 downto 0),
      \sig_realign_strt_offset_reg_reg[1]_0\(24) => sig_mstr2dre_calc_error,
      \sig_realign_strt_offset_reg_reg[1]_0\(23) => sig_mstr2dre_cmd_cmplt,
      \sig_realign_strt_offset_reg_reg[1]_0\(22 downto 0) => sig_mstr2dre_btt(22 downto 0),
      \sig_realigner_btt2_reg[22]_0\(0) => I_WR_STATUS_CNTLR_n_23,
      sig_xfer_cmd_cmplt_reg_reg_0(1) => sig_mstr2data_cmd_last,
      sig_xfer_cmd_cmplt_reg_reg_0(0) => sig_mstr2data_sequential,
      sig_xfer_is_seq_reg_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\,
      \sig_xfer_len_reg_reg[0]_0\ => I_ADDR_CNTL_n_9
    );
\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign
     port map (
      D(7) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11\,
      D(6) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_12\,
      D(5) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13\,
      D(4) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_14\,
      D(3) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_15\,
      D(2) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_16\,
      D(1) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_17\,
      D(0) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_18\,
      E(0) => sig_data_reg_out_en,
      FIFO_Full_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1\,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\(1 downto 0) => sig_output_strt_offset_reg(1 downto 0),
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_2\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\,
      \INCLUDE_PACKING.lsig_0ffset_cntr\(1 downto 0) => \INCLUDE_PACKING.lsig_0ffset_cntr\(1 downto 0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15\,
      \INCLUDE_PACKING.lsig_packer_full\ => \INCLUDE_PACKING.lsig_packer_full\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\ => \INCLUDE_PACKING.lsig_strb_slice_reg[0]_6\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\ => \INCLUDE_PACKING.lsig_strb_slice_reg[1]_2\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\ => \INCLUDE_PACKING.lsig_strb_slice_reg[2]_4\,
      \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\ => \INCLUDE_PACKING.lsig_strb_slice_reg[3]_0\,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_out\(0),
      \INFERRED_GEN.cnt_i_reg[4]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.sig_rd_empty\,
      Q(0) => sig_burst_dbeat_cntr_reg(3),
      SR(0) => sig_mmap_rst,
      full => sig_data_fifo_full,
      \in\(26 downto 25) => sig_mstr2dre_sf_strt_offset(1 downto 0),
      \in\(24) => sig_mstr2dre_calc_error,
      \in\(23) => sig_mstr2dre_cmd_cmplt,
      \in\(22 downto 0) => sig_mstr2dre_btt(22 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => dre2skid_wready,
      \sig_burst_dbeat_cntr_reg[3]\(0) => sig_burst_dbeat_cntr0,
      \sig_burst_dbeat_cntr_reg[3]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20\,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbc_reg_reg(0) => sig_byte_cntr0,
      \sig_data_reg_out_reg[7]\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14\,
      \sig_data_reg_out_reg[7]\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15\,
      \sig_data_reg_out_reg[7]\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16\,
      \sig_data_reg_out_reg[7]\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17\,
      \sig_data_reg_out_reg[7]\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18\,
      \sig_data_reg_out_reg[7]\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19\,
      \sig_data_reg_out_reg[7]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_20\,
      \sig_data_reg_out_reg[7]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\,
      \sig_data_reg_out_reg[7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\,
      \sig_data_reg_out_reg[7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\,
      \sig_data_reg_out_reg[7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\,
      \sig_data_reg_out_reg[7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\,
      \sig_data_reg_out_reg[7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\,
      \sig_data_reg_out_reg[7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\,
      \sig_data_reg_out_reg[7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\,
      \sig_data_reg_out_reg[7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\,
      \sig_data_reg_out_reg[7]_1\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\,
      \sig_data_reg_out_reg[7]_1\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\,
      \sig_data_reg_out_reg[7]_1\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\,
      \sig_data_reg_out_reg[7]_1\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\,
      \sig_data_reg_out_reg[7]_1\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\,
      \sig_data_reg_out_reg[7]_1\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\,
      \sig_data_reg_out_reg[7]_1\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\,
      \sig_data_reg_out_reg[7]_1\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\,
      \sig_data_reg_out_reg[7]_2\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\,
      \sig_data_reg_out_reg[7]_2\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\,
      \sig_data_reg_out_reg[7]_2\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\,
      \sig_data_reg_out_reg[7]_2\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\,
      \sig_data_reg_out_reg[7]_2\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\,
      \sig_data_reg_out_reg[7]_2\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56\,
      \sig_data_reg_out_reg[7]_2\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\,
      \sig_data_reg_out_reg[7]_2\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\,
      sig_incr_dbeat_cntr => sig_incr_dbeat_cntr,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_WR_STATUS_CNTLR_n_15,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_last_reg_out_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7\,
      sig_last_reg_out_reg_0(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\,
      sig_last_reg_out_reg_0(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\,
      sig_last_reg_out_reg_1(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\,
      sig_last_reg_out_reg_1(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\,
      sig_last_reg_out_reg_2(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\,
      sig_last_reg_out_reg_2(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\,
      sig_last_reg_out_reg_3(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\,
      sig_last_reg_out_reg_3(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\,
      sig_m_valid_out_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_10\,
      sig_m_valid_out_reg_0 => skid2dre_wvalid,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      \sig_strb_reg_out_reg[0]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65\,
      \sig_strb_reg_out_reg[0]_0\ => p_0_in2_in,
      sig_strm_tstrb => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tstrb\,
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wstrb => skid2dre_wstrb
    );
I_ADDR_CNTL: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0\
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      FIFO_Full_reg_0 => I_ADDR_CNTL_n_9,
      SR(0) => sig_mmap_rst,
      \in\(46 downto 43) => sig_mstr2addr_cache(3 downto 0),
      \in\(42 downto 39) => sig_mstr2addr_user(3 downto 0),
      \in\(38) => sig_mstr2data_calc_error,
      \in\(37) => sig_mstr2addr_burst(0),
      \in\(36 downto 32) => sig_mstr2data_len(4 downto 0),
      \in\(31 downto 2) => sig_mstr2addr_addr(31 downto 2),
      \in\(1 downto 0) => sig_mstr2data_saddr_lsb(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awcache(3 downto 0) => m_axi_s2mm_awcache(3 downto 0),
      m_axi_s2mm_awlen(4 downto 0) => m_axi_s2mm_awlen(4 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(0) => m_axi_s2mm_awsize(0),
      m_axi_s2mm_awuser(3 downto 0) => m_axi_s2mm_awuser(3 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => I_WR_STATUS_CNTLR_n_17,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
I_CMD_STATUS: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0\
     port map (
      D(7 downto 4) => \sig_wsc2stat_status__0\(31 downto 28),
      D(3) => \sig_wsc2stat_status__0\(7),
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      Q(48 downto 17) => sig_cmd_addr_slice(31 downto 0),
      Q(16) => sig_cmd_type_slice,
      Q(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      SR(0) => sig_cmd_stat_rst_int,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\(7 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\(7 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(7 downto 4) => sig_cmd_user_slice(3 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(3) => I_CMD_STATUS_n_66,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(2) => I_CMD_STATUS_n_67,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(1) => I_CMD_STATUS_n_68,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(0) => I_CMD_STATUS_n_69,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(56 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(56 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      s_axis_cmd_tvalid_s => s_axis_cmd_tvalid_s,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
     port map (
      SR(0) => sig_cmd_stat_rst_int,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_cmplt_reg_0 => I_WR_STATUS_CNTLR_n_20,
      sig_halt_cmplt_reg_1 => I_WR_DATA_CNTL_n_18,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg_0(0) => sig_mmap_rst,
      sig_mmap_rst_reg_n_reg_1 => sig_mmap_rst_reg_n_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_s_h_halt_reg => \^sig_s_h_halt_reg\,
      sig_s_h_halt_reg_reg_0 => sig_s_h_halt_reg_reg,
      sig_stream_rst_reg_n => sig_stream_rst_reg_n,
      sig_stream_rst_reg_n_reg_0(0) => sig_stream_rst
    );
I_S2MM_MMAP_SKID_BUF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf
     port map (
      D(31) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39\,
      D(30) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40\,
      D(29) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\,
      D(28) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\,
      D(27) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\,
      D(26) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44\,
      D(25) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45\,
      D(24) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46\,
      D(23) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47\,
      D(22) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48\,
      D(21) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49\,
      D(20) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50\,
      D(19) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51\,
      D(18) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52\,
      D(17) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53\,
      D(16) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54\,
      D(15) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55\,
      D(14) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56\,
      D(13) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57\,
      D(12) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58\,
      D(11) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59\,
      D(10) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60\,
      D(9) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61\,
      D(8) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62\,
      D(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63\,
      D(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64\,
      D(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65\,
      D(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66\,
      D(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67\,
      D(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_68\,
      D(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_69\,
      D(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_70\,
      SR(0) => sig_stream_rst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      \out\ => p_0_in3_in,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_m_valid_out_reg_0 => I_WR_DATA_CNTL_n_16,
      sig_next_strt_strb_reg(3 downto 0) => sig_next_strt_strb_reg(3 downto 0),
      sig_s_ready_out_reg_0 => sig_skid2data_wready,
      \sig_strb_reg_out_reg[0]_0\ => I_WR_DATA_CNTL_n_23,
      \sig_strb_reg_out_reg[3]_0\(3 downto 0) => sig_ibtt2wdc_tstrb(3 downto 0),
      \sig_strb_skid_reg_reg[3]_0\(3 downto 0) => sig_data2skid_wstrb(3 downto 0),
      sig_stream_rst_reg_n => sig_stream_rst_reg_n
    );
I_WR_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl
     port map (
      E(0) => sig_good_strm_dbeat9_out,
      FIFO_Full_reg => I_WR_DATA_CNTL_n_0,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(2 downto 0) => sig_ibtt2wdc_stbs_asserted(2 downto 0),
      \GEN_INDET_BTT.lsig_eop_reg\ => \GEN_INDET_BTT.lsig_eop_reg\,
      \GEN_INDET_BTT.lsig_eop_reg_reg_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => sig_mmap_rst,
      \USE_SRL_FIFO.sig_wr_fifo\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo\,
      \in\(5) => sig_data2wsc_eop,
      \in\(4 downto 2) => sig_data2wsc_bytes_rcvd(22 downto 20),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_ibtt2wdc_tvalid,
      \sig_addr_posted_cntr_reg[0]_0\ => I_WR_DATA_CNTL_n_18,
      \sig_addr_posted_cntr_reg[2]_0\ => sig_addr2data_addr_posted,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_dqual_reg_empty_reg_0 => sig_skid2data_wready,
      sig_first_dbeat_reg_0(3 downto 0) => sig_data2skid_wstrb(3 downto 0),
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_reg => I_WR_DATA_CNTL_n_15,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_WR_STATUS_CNTLR_n_16,
      sig_last_reg_out_reg => p_0_in3_in,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_m_valid_out_reg => I_WR_DATA_CNTL_n_16,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg_0(9) => sig_mstr2data_calc_error,
      sig_next_calc_error_reg_reg_0(8) => sig_mstr2data_cmd_last,
      sig_next_calc_error_reg_reg_0(7) => sig_mstr2data_sequential,
      sig_next_calc_error_reg_reg_0(6 downto 2) => sig_mstr2data_len(4 downto 0),
      sig_next_calc_error_reg_reg_0(1 downto 0) => sig_mstr2data_saddr_lsb(1 downto 0),
      sig_next_strt_strb_reg(3 downto 0) => sig_next_strt_strb_reg(3 downto 0),
      sig_push_to_wsc_reg_0 => I_WR_STATUS_CNTLR_n_9,
      sig_single_dbeat_reg_0 => I_WR_DATA_CNTL_n_23,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      \sig_strb_skid_reg_reg[3]\(3 downto 0) => sig_ibtt2wdc_tstrb(3 downto 0),
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_WR_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl
     port map (
      D(7 downto 4) => \sig_wsc2stat_status__0\(31 downto 28),
      D(3) => \sig_wsc2stat_status__0\(7),
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_9,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => sig_mmap_rst,
      SR(0) => sig_child_tag_reg0,
      \USE_SRL_FIFO.sig_wr_fifo\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo\,
      \in\(5) => sig_data2wsc_eop,
      \in\(4 downto 2) => sig_data2wsc_bytes_rcvd(22 downto 20),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      \sig_addr_posted_cntr_reg[3]_0\ => I_WR_STATUS_CNTLR_n_20,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_dly3_reg_0 => I_WR_STATUS_CNTLR_n_26,
      sig_inhibit_rdy_n => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_init_reg_reg(0) => sig_input_cache_type_reg0,
      sig_init_reg_reg_0(0) => I_WR_STATUS_CNTLR_n_23,
      sig_init_reg_reg_1 => I_WR_STATUS_CNTLR_n_25,
      sig_m_valid_dup_reg => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_9\,
      sig_m_valid_dup_reg_0 => dre2skid_wready,
      sig_m_valid_dup_reg_1 => p_0_in2_in,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => I_WR_STATUS_CNTLR_n_15,
      sig_mmap_rst_reg_n_reg_0 => I_WR_STATUS_CNTLR_n_16,
      sig_mmap_rst_reg_n_reg_1 => I_WR_STATUS_CNTLR_n_17,
      sig_mvalid_stop => sig_mvalid_stop,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      \sig_realigner_btt2_reg[22]\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_86\,
      sig_s_h_halt_reg => \^sig_s_h_halt_reg\,
      sig_s_ready_dup_reg => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_10\,
      sig_sready_stop_reg_reg => I_WR_STATUS_CNTLR_n_27,
      sig_sstrb_stop_mask => sig_sstrb_stop_mask,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_mngr is
  port (
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    mm2s_halted_set : out STD_LOGIC;
    all_is_idle_d1 : out STD_LOGIC;
    mm2s_stop : out STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : out STD_LOGIC;
    mm2s_cs : out STD_LOGIC;
    cmnds_queued_shift : out STD_LOGIC;
    s_axis_mm2s_updtptr_tvalid : out STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : out STD_LOGIC;
    packet_in_progress : out STD_LOGIC;
    m_axis_mm2s_sts_tready : out STD_LOGIC;
    mm2s_halted_clr_reg : out STD_LOGIC;
    s_axis_s2mm_tlast : out STD_LOGIC;
    \updt_desc_reg2_reg[32]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \updt_desc_reg0_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 19 downto 0 );
    packet_in_progress_reg : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_active_i_reg\ : out STD_LOGIC;
    \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]\ : out STD_LOGIC_VECTOR ( 85 downto 0 );
    dma_mm2s_error : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    write_cmnd_cmb : in STD_LOGIC;
    mm2s_interr_i : in STD_LOGIC;
    mm2s_slverr_i : in STD_LOGIC;
    mm2s_decerr_i : in STD_LOGIC;
    \mm2s_tag_reg[0]\ : in STD_LOGIC;
    updt_sts_clr : in STD_LOGIC;
    mm2s_done_reg : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_halted_set0 : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    m_axis_mm2s_ftch_tvalid_new : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    updt_data_reg : in STD_LOGIC;
    packet_in_progress_reg_0 : in STD_LOGIC;
    halted_reg : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_updt_active : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    s_axis_s2mm_updtsts_tdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \updt_curdesc_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s2mm_desc_info : in STD_LOGIC_VECTOR ( 9 downto 0 );
    updt_sts_reg : in STD_LOGIC;
    m_axis_mm2s_sts_tvalid : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    rd_en_hold0 : in STD_LOGIC;
    mm2s_strm_wlast : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    \updt_desc_reg0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    D : in STD_LOGIC_VECTOR ( 85 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_mngr is
  signal \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_58\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_6\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_7\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_9\ : STD_LOGIC;
  signal \TDEST_FIFO.I_INFO_FIFO_n_15\ : STD_LOGIC;
  signal \TDEST_FIFO.I_INFO_FIFO_n_16\ : STD_LOGIC;
  signal desc_fetch_done_del : STD_LOGIC;
  signal desc_update_done : STD_LOGIC;
  signal \^mm2s_cs\ : STD_LOGIC;
  signal mm2s_decerr : STD_LOGIC;
  signal mm2s_interr : STD_LOGIC;
  signal mm2s_slverr : STD_LOGIC;
  signal mm2s_tag : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_en_hold : STD_LOGIC;
  signal rd_en_hold_int : STD_LOGIC;
  signal \^s_axis_mm2s_updtsts_tvalid\ : STD_LOGIC;
  signal sts_received : STD_LOGIC;
  signal sts_received_d1 : STD_LOGIC;
  signal \^updt_desc_reg2_reg[32]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  mm2s_cs <= \^mm2s_cs\;
  s_axis_mm2s_updtsts_tvalid <= \^s_axis_mm2s_updtsts_tvalid\;
  \updt_desc_reg2_reg[32]\(4 downto 0) <= \^updt_desc_reg2_reg[32]\(4 downto 0);
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sg_if
     port map (
      \GEN_CH1_UPDATE.ch1_active_i_reg\ => \GEN_CH1_UPDATE.ch1_active_i_reg\,
      Q(0) => Q(0),
      ch1_updt_active => ch1_updt_active,
      desc_update_done => desc_update_done,
      desc_update_done_reg_0 => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_58\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_wdata(19 downto 0) => m_axi_sg_wdata(19 downto 0),
      m_axis_mm2s_ftch_tvalid_new => m_axis_mm2s_ftch_tvalid_new,
      mm2s_cs => \^mm2s_cs\,
      mm2s_decerr => mm2s_decerr,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_interr => mm2s_interr,
      mm2s_slverr => mm2s_slverr,
      mm2s_stop_i => mm2s_stop_i,
      mm2s_tag(0) => mm2s_tag(0),
      p_0_in => p_0_in,
      packet_in_progress => packet_in_progress,
      packet_in_progress_reg_0 => packet_in_progress_reg,
      packet_in_progress_reg_1 => packet_in_progress_reg_0,
      s2mm_desc_info(9 downto 0) => s2mm_desc_info(9 downto 0),
      s_axis_mm2s_updtptr_tvalid => s_axis_mm2s_updtptr_tvalid,
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_updtsts_tdata(3 downto 0) => s_axis_s2mm_updtsts_tdata(3 downto 0),
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sts_received => sts_received,
      sts_received_d1 => sts_received_d1,
      \updt_curdesc_reg[31]\(25 downto 0) => \updt_curdesc_reg[31]\(25 downto 0),
      updt_data_reg_0 => updt_data_reg,
      \updt_desc_reg0_reg[31]_0\(25 downto 0) => \updt_desc_reg0_reg[31]\(25 downto 0),
      \updt_desc_reg0_reg[31]_1\(41 downto 0) => \updt_desc_reg0_reg[31]_0\(41 downto 0),
      \updt_desc_reg2_reg[31]_0\ => \^updt_desc_reg2_reg[32]\(3),
      \updt_desc_reg2_reg[31]_1\ => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_9\,
      \updt_desc_reg2_reg[32]_0\(3) => \^updt_desc_reg2_reg[32]\(4),
      \updt_desc_reg2_reg[32]_0\(2 downto 0) => \^updt_desc_reg2_reg[32]\(2 downto 0),
      \updt_desc_reg2_reg[32]_1\ => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_7\,
      updt_sts_clr => updt_sts_clr,
      updt_sts_reg_0 => \^s_axis_mm2s_updtsts_tvalid\,
      updt_sts_reg_1 => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_6\
    );
\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sm
     port map (
      FSM_sequential_mm2s_cs_reg_0 => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_58\,
      cmnds_queued_shift => cmnds_queued_shift,
      desc_update_done => desc_update_done,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_cs => \^mm2s_cs\,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_stop_i => mm2s_stop_i,
      p_0_in => p_0_in,
      write_cmnd_cmb => write_cmnd_cmb
    );
\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_cmdsts_if
     port map (
      D(85 downto 0) => D(85 downto 0),
      E(0) => E(0),
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_6\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_7\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_1\ => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_9\,
      \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]_0\(85 downto 0) => \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]\(85 downto 0),
      dma_mm2s_error => dma_mm2s_error,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_mm2s_ftch_tvalid_new => m_axis_mm2s_ftch_tvalid_new,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid => m_axis_mm2s_sts_tvalid,
      mm2s_decerr => mm2s_decerr,
      mm2s_decerr_i => mm2s_decerr_i,
      mm2s_done_reg_0 => mm2s_done_reg,
      mm2s_halt => mm2s_halt,
      mm2s_interr => mm2s_interr,
      mm2s_interr_i => mm2s_interr_i,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_slverr => mm2s_slverr,
      mm2s_slverr_i => mm2s_slverr_i,
      mm2s_tag(0) => mm2s_tag(0),
      \mm2s_tag_reg[0]_0\ => \mm2s_tag_reg[0]\,
      p_0_in => p_0_in,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      s_axis_mm2s_updtsts_tvalid => \^s_axis_mm2s_updtsts_tvalid\,
      sts_received => sts_received,
      sts_received_d1 => sts_received_d1,
      \updt_desc_reg2_reg[31]\(0) => \^updt_desc_reg2_reg[32]\(3),
      updt_sts_reg => updt_sts_reg
    );
\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sts_mngr
     port map (
      all_is_idle_d1 => all_is_idle_d1,
      halted_reg => halted_reg,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_halted_clr_reg_0 => mm2s_halted_clr_reg,
      mm2s_halted_set => mm2s_halted_set,
      mm2s_halted_set0 => mm2s_halted_set0,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      p_0_in => p_0_in,
      s2mm_scndry_resetn => s2mm_scndry_resetn
    );
\GEN_MM2S_DMA_CONTROL.mm2s_stop_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_stop_i,
      Q => mm2s_stop,
      R => p_0_in
    );
\TDEST_FIFO.I_INFO_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_afifo_autord
     port map (
      CO(0) => CO(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \TDEST_FIFO.I_INFO_FIFO_n_16\,
      \TDEST_FIFO.rd_en_hold_reg\ => \TDEST_FIFO.I_INFO_FIFO_n_15\,
      dout(13 downto 0) => dout(13 downto 0),
      empty => empty,
      \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13]\(13 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13]\(13 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      mm2s_strm_wlast => mm2s_strm_wlast,
      p_0_in => p_0_in,
      rd_en => rd_en_hold_int,
      rd_en_hold => rd_en_hold,
      rd_en_hold0 => rd_en_hold0,
      wr_en => desc_fetch_done_del
    );
\TDEST_FIFO.desc_fetch_done_del_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axis_mm2s_ftch_tvalid_new,
      Q => desc_fetch_done_del,
      R => p_0_in
    );
\TDEST_FIFO.rd_en_hold_int_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \TDEST_FIFO.I_INFO_FIFO_n_15\,
      Q => rd_en_hold_int,
      R => '0'
    );
\TDEST_FIFO.rd_en_hold_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \TDEST_FIFO.I_INFO_FIFO_n_16\,
      Q => rd_en_hold,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_datamover is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_data2all_tlast_error : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready_0 : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_sts_reg : out STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\ : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    m_axi_sg_wvalid_0 : in STD_LOGIC;
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tlast : in STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    m_axis_updt_sts_tready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    s_axis_updt_cmd_tvalid : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_mm2s_updtsts_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_updtsts_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_0\ : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_datamover;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_datamover is
  signal \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_10\ : STD_LOGIC;
  signal \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_11\ : STD_LOGIC;
  signal \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_12\ : STD_LOGIC;
  signal \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_13\ : STD_LOGIC;
  signal \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_mm2s_basic_wrap
     port map (
      D(25 downto 0) => D(25 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_10\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_11\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_12\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_13\,
      sig_init_done => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_1 => \I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_2 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_stream_rst => sig_stream_rst
    );
\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_s2mm_basic_wrap
     port map (
      E(0) => E(0),
      \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\ => \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\,
      \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_0\ => \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_0\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => sig_data2all_tlast_error,
      Q(0) => Q(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_awaddr(27 downto 0) => m_axi_sg_awaddr(27 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wready_0 => m_axi_sg_wready_0,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axi_sg_wvalid_0 => m_axi_sg_wvalid_0,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      s_axis_mm2s_updtsts_tdata(0) => s_axis_mm2s_updtsts_tdata(0),
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_updtsts_tdata(0) => s_axis_s2mm_updtsts_tdata(0),
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid => s_axis_updt_cmd_tvalid,
      sig_init_done => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_1 => \I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_2 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_10\,
      sig_init_done_reg_0 => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_11\,
      sig_init_done_reg_1 => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_12\,
      sig_init_done_reg_2 => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER_n_13\,
      sig_last_mmap_dbeat_reg_reg => sig_last_mmap_dbeat_reg_reg,
      sig_push_err2wsc_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_stream_rst => sig_stream_rst,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i,
      updt_sts_reg => updt_sts_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
  port (
    m_axis_mm2s_tvalid : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    mm2s_strm_wlast : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    sig_s_h_halt_reg : out STD_LOGIC;
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : out STD_LOGIC;
    rd_en_hold0 : out STD_LOGIC;
    s_axis_s2mm_tvalid_0 : out STD_LOGIC;
    s_axis_s2mm_tvalid_1 : out STD_LOGIC;
    m_axis_mm2s_tlast_i_user : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s2mm_halt_cmplt : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_mmap_rst_reg_n_reg : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    empty : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    first_data : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arready : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    s_axis_cmd_tvalid_s : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tlast : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 58 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
begin
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap
     port map (
      CO(0) => CO(0),
      E(0) => E(0),
      Q(58 downto 0) => Q(58 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(4 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(4 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      empty => empty,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arcache(3 downto 0) => m_axi_mm2s_arcache(3 downto 0),
      m_axi_mm2s_arlen(3 downto 0) => m_axi_mm2s_arlen(3 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => m_axi_mm2s_arsize(0),
      m_axi_mm2s_aruser(3 downto 0) => m_axi_mm2s_aruser(3 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast_i_user => m_axis_mm2s_tlast_i_user,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_strm_wlast => mm2s_strm_wlast,
      \out\ => \out\,
      rd_en_hold0 => rd_en_hold0,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap
     port map (
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\(7 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\(7 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(56 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(56 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => s_axis_s2mm_cmd_tready,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      first_data => first_data,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awcache(3 downto 0) => m_axi_s2mm_awcache(3 downto 0),
      m_axi_s2mm_awlen(4 downto 0) => m_axi_s2mm_awlen(4 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(0) => m_axi_s2mm_awsize(0),
      m_axi_s2mm_awuser(3 downto 0) => m_axi_s2mm_awuser(3 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s_axis_cmd_tvalid_s => s_axis_cmd_tvalid_s,
      s_axis_s2mm_tdata(7 downto 0) => s_axis_s2mm_tdata(7 downto 0),
      s_axis_s2mm_tkeep(0) => s_axis_s2mm_tkeep(0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      s_axis_s2mm_tvalid_0 => s_axis_s2mm_tvalid_0,
      s_axis_s2mm_tvalid_1 => s_axis_s2mm_tvalid_1,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg_0,
      sig_s_ready_out_reg => sig_s_ready_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg is
  port (
    ch1_nxtdesc_wren : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch2_ftch_active : out STD_LOGIC;
    ch1_sg_idle : out STD_LOGIC;
    bd_eq : out STD_LOGIC;
    ch2_update_active : out STD_LOGIC;
    ch1_updt_active : out STD_LOGIC;
    ch1_delay_cnt_en : out STD_LOGIC;
    mm2s_dly_irq_set : out STD_LOGIC;
    mm2s_ioc_irq_set : out STD_LOGIC;
    ch2_delay_cnt_en : out STD_LOGIC;
    s2mm_dly_irq_set : out STD_LOGIC;
    s2mm_ioc_irq_set : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\ : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\ : out STD_LOGIC;
    mm2s_updt_interr_set : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\ : out STD_LOGIC;
    mm2s_updt_slverr_set : out STD_LOGIC;
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\ : out STD_LOGIC;
    mm2s_updt_decerr_set : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    \GEN_CH1_UPDATE.ch1_updt_idle_reg\ : out STD_LOGIC;
    \mm2s_ns0__1\ : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\ : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg\ : out STD_LOGIC;
    sg_ftch_error0_0 : out STD_LOGIC;
    sg_updt_error0 : out STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ : out STD_LOGIC;
    \counter_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    updt_error : out STD_LOGIC;
    mm2s_error_reg : out STD_LOGIC;
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ : out STD_LOGIC;
    mm2s_stop_i : out STD_LOGIC;
    m_axis_s2mm_ftch_tvalid_new : out STD_LOGIC;
    m_axis_mm2s_ftch_tvalid_new : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    ch2_eof_detected : out STD_LOGIC;
    m_axi_sg_wready_0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    write_cmnd_cmb : out STD_LOGIC;
    mm2s_halted_set0 : out STD_LOGIC;
    mm2s_all_idle : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    \current_bd_reg[31]\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 85 downto 0 );
    \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC;
    updt_sts_clr : out STD_LOGIC;
    updt_sts_reg : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    s2mm_stop_i0_out : out STD_LOGIC;
    s2mm_all_idle : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_1\ : out STD_LOGIC;
    s2mm_desc_flush_i0 : out STD_LOGIC;
    \m_axi_sg_rdata[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axi_sg_rdata[31]_0\ : out STD_LOGIC_VECTOR ( 84 downto 0 );
    s_axis_s2mm_cmd_tvalid0 : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_2\ : out STD_LOGIC;
    updt_sts_clr_1 : out STD_LOGIC;
    \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\ : out STD_LOGIC;
    \ftch_error_addr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 16 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_run_stop_del : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    dm_m_axi_sg_aresetn : in STD_LOGIC;
    \ch1_sg_idle1_inferred__0/i__carry__0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ch2_sg_idle1_inferred__0/i__carry__0\ : in STD_LOGIC;
    \ch2_sg_idle1_inferred__0/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_PNTR_FOR_CH2.bd_eq_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    sg_interr_reg : in STD_LOGIC;
    sg_slverr_reg : in STD_LOGIC;
    sg_decerr_reg : in STD_LOGIC;
    idle_reg : in STD_LOGIC;
    all_is_idle_d1 : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    sg_interr_reg_0 : in STD_LOGIC;
    sg_slverr_reg_0 : in STD_LOGIC;
    sg_decerr_reg_0 : in STD_LOGIC;
    ch1_dly_fast_cnt0 : in STD_LOGIC;
    ch2_dly_fast_cnt0 : in STD_LOGIC;
    mm2s_scndry_resetn : in STD_LOGIC;
    s2mm_scndry_resetn : in STD_LOGIC;
    \GEN_CH1_FETCH.ch1_active_i_reg\ : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 16 downto 0 );
    s2mm_tvalid_latch_del : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.bd_eq_reg_0\ : in STD_LOGIC;
    s_axis_mm2s_updtsts_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_s2mm_updtsts_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ch1_thresh_count1__1\ : in STD_LOGIC;
    \ch2_thresh_count1__1\ : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_desc_flush : in STD_LOGIC;
    packet_in_progress : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    s2mm_desc_flush : in STD_LOGIC;
    s2mm_tvalid_latch : in STD_LOGIC;
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s2mm_tailpntr_updated : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axis_mm2s_updtsts_tvalid : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    \FSM_onehot_pntr_cs_reg[0]\ : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    s_axis_mm2s_updtptr_tvalid : in STD_LOGIC;
    s_axis_s2mm_updtptr_tvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ : in STD_LOGIC;
    \ch1_delay_zero__6\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ : in STD_LOGIC;
    \ch2_delay_zero__6\ : in STD_LOGIC;
    s2mm_tailpntr_updated_pkt : in STD_LOGIC;
    mm2s_cs : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    cmnds_queued_shift : in STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ : in STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0\ : in STD_LOGIC;
    dma_mm2s_error : in STD_LOGIC;
    dma_s2mm_error : in STD_LOGIC;
    s_axis_cmd_tready : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    \GEN_SM_FOR_NO_LENGTH.s2mm_cs\ : in STD_LOGIC;
    cmnds_queued_shift_2 : in STD_LOGIC;
    desc_update_done : in STD_LOGIC;
    \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg\ : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \updt_curdesc_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg is
  signal \EOF_DET.hold_new_pkt_reg_n_0\ : STD_LOGIC;
  signal \EOF_DET.no_fetch_window_reg_n_0\ : STD_LOGIC;
  signal \EOF_DET.trigger_pulse_reg_n_0\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_updt_idle_reg\ : STD_LOGIC;
  signal \^gen_ch1_update.ch1_updt_ioc_irq_set_reg\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_updt_ioc_irq_set_reg\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_29\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_30\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_31\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_15\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_16\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_3\ : STD_LOGIC;
  signal \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_NO_QUEUE.I_NO_UPDT_DESC_QUEUE/curdesc_tready\ : STD_LOGIC;
  signal \GEN_NO_QUEUE.I_NO_UPDT_DESC_QUEUE/write_curdesc_lsb\ : STD_LOGIC;
  signal \GEN_NO_QUEUE.NO_FTCH_QUEUE_I/current_bd0\ : STD_LOGIC;
  signal \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_decerr_i\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_slverr_i\ : STD_LOGIC;
  signal \I_FTCH_PNTR_MNGR/ch1_use_crntdesc\ : STD_LOGIC;
  signal \I_FTCH_PNTR_MNGR/ch2_use_crntdesc\ : STD_LOGIC;
  signal I_SG_AXI_DATAMOVER_n_38 : STD_LOGIC;
  signal I_SG_AXI_DATAMOVER_n_39 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_44 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_47 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_52 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_53 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_54 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_55 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_57 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_58 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_59 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_60 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_61 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_62 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_63 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_64 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_65 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_66 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_67 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_68 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_69 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_70 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_71 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_72 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_73 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_74 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_75 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_76 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_77 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_78 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_79 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_80 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_81 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_82 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_29 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_30 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_31 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_32 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_33 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_34 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_35 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_36 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_37 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_38 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_39 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_40 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_41 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_42 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_43 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_44 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_45 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_46 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_47 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_48 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_49 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_50 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_51 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_52 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_53 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_54 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_58 : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_decerr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_interr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_slverr_i\ : STD_LOGIC;
  signal \I_UPDT_SG/ch2_updt_ioc_irq_set0\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch1_dma_decerr : STD_LOGIC;
  signal ch1_dma_interr : STD_LOGIC;
  signal ch1_dma_slverr : STD_LOGIC;
  signal \^ch1_nxtdesc_wren\ : STD_LOGIC;
  signal \^ch1_updt_active\ : STD_LOGIC;
  signal ch1_updt_curdesc_wren : STD_LOGIC;
  signal ch1_updt_done : STD_LOGIC;
  signal ch1_updt_ioc : STD_LOGIC;
  signal ch2_dma_decerr : STD_LOGIC;
  signal ch2_dma_interr : STD_LOGIC;
  signal ch2_dma_slverr : STD_LOGIC;
  signal \^ch2_ftch_active\ : STD_LOGIC;
  signal ch2_nxtdesc_wren : STD_LOGIC;
  signal \^ch2_update_active\ : STD_LOGIC;
  signal ch2_updt_done : STD_LOGIC;
  signal \^counter_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ftch_cmnd_data : STD_LOGIC_VECTOR ( 64 downto 38 );
  signal ftch_error : STD_LOGIC;
  signal ftch_error_capture : STD_LOGIC;
  signal ftch_stale_desc : STD_LOGIC;
  signal \^m_axi_sg_wready_0\ : STD_LOGIC;
  signal \^m_axis_mm2s_ftch_tvalid_new\ : STD_LOGIC;
  signal m_axis_updt_sts_tready : STD_LOGIC;
  signal mm2s_dma_decerr_set : STD_LOGIC;
  signal mm2s_dma_interr_set : STD_LOGIC;
  signal mm2s_dma_slverr_set : STD_LOGIC;
  signal mm2s_ftch_idle : STD_LOGIC;
  signal \^mm2s_ns0__1\ : STD_LOGIC;
  signal \^mm2s_stop_i\ : STD_LOGIC;
  signal \^mm2s_updt_decerr_set\ : STD_LOGIC;
  signal mm2s_updt_idle : STD_LOGIC;
  signal \^mm2s_updt_interr_set\ : STD_LOGIC;
  signal \^mm2s_updt_slverr_set\ : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s2mm_dma_decerr_set : STD_LOGIC;
  signal s2mm_dma_interr_set : STD_LOGIC;
  signal s2mm_dma_slverr_set : STD_LOGIC;
  signal s2mm_updt_decerr_set : STD_LOGIC;
  signal s2mm_updt_idle : STD_LOGIC;
  signal s2mm_updt_interr_set : STD_LOGIC;
  signal s2mm_updt_slverr_set : STD_LOGIC;
  signal s_axis_ftch_cmd_tready : STD_LOGIC;
  signal s_axis_ftch_cmd_tvalid : STD_LOGIC;
  signal s_axis_updt_cmd_tdata : STD_LOGIC_VECTOR ( 63 downto 36 );
  signal s_axis_updt_cmd_tready : STD_LOGIC;
  signal s_axis_updt_cmd_tvalid : STD_LOGIC;
  signal tail_updt : STD_LOGIC;
  signal updt_done : STD_LOGIC;
  signal \^updt_error\ : STD_LOGIC;
  signal updt_error_addr_1 : STD_LOGIC_VECTOR ( 31 downto 6 );
begin
  \GEN_CH1_UPDATE.ch1_updt_idle_reg\ <= \^gen_ch1_update.ch1_updt_idle_reg\;
  \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\ <= \^gen_ch1_update.ch1_updt_ioc_irq_set_reg\;
  \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ <= \^gen_ch2_update.ch2_updt_ioc_irq_set_reg\;
  Q(0) <= \^q\(0);
  ch1_nxtdesc_wren <= \^ch1_nxtdesc_wren\;
  ch1_updt_active <= \^ch1_updt_active\;
  ch2_ftch_active <= \^ch2_ftch_active\;
  ch2_update_active <= \^ch2_update_active\;
  \counter_reg[7]\(0) <= \^counter_reg[7]\(0);
  m_axi_sg_wready_0 <= \^m_axi_sg_wready_0\;
  m_axis_mm2s_ftch_tvalid_new <= \^m_axis_mm2s_ftch_tvalid_new\;
  \mm2s_ns0__1\ <= \^mm2s_ns0__1\;
  mm2s_stop_i <= \^mm2s_stop_i\;
  mm2s_updt_decerr_set <= \^mm2s_updt_decerr_set\;
  mm2s_updt_interr_set <= \^mm2s_updt_interr_set\;
  mm2s_updt_slverr_set <= \^mm2s_updt_slverr_set\;
  updt_error <= \^updt_error\;
\EOF_DET.hold_new_pkt_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14\,
      Q => \EOF_DET.hold_new_pkt_reg_n_0\,
      R => SR(0)
    );
\EOF_DET.no_fetch_window_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_15\,
      Q => \EOF_DET.no_fetch_window_reg_n_0\,
      S => SR(0)
    );
\EOF_DET.tail_updt_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => I_SG_FETCH_MNGR_n_44,
      Q => tail_updt,
      R => '0'
    );
\EOF_DET.trigger_pulse_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_16\,
      Q => \EOF_DET.trigger_pulse_reg_n_0\,
      R => SR(0)
    );
\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_mngr
     port map (
      D(2) => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_29\,
      D(1) => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_30\,
      D(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_31\,
      E(0) => ch1_updt_curdesc_wren,
      \FSM_onehot_pntr_cs_reg[0]\ => \FSM_onehot_pntr_cs_reg[0]\,
      \FSM_onehot_pntr_cs_reg[1]\(0) => \GEN_NO_QUEUE.I_NO_UPDT_DESC_QUEUE/write_curdesc_lsb\,
      \GEN_CH1_UPDATE.ch1_active_i_reg\ => \^ch1_updt_active\,
      \GEN_CH1_UPDATE.ch1_active_i_reg_0\ => I_SG_FETCH_MNGR_n_54,
      \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\ => \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\,
      \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0\(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\ => \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\,
      \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\ => \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\ => \^mm2s_updt_decerr_set\,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg\ => \^gen_ch1_update.ch1_updt_idle_reg\,
      \GEN_CH1_UPDATE.ch1_updt_interr_set_reg\ => \^mm2s_updt_interr_set\,
      \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\ => \^gen_ch1_update.ch1_updt_ioc_irq_set_reg\,
      \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\ => \^mm2s_updt_slverr_set\,
      \GEN_CH2_UPDATE.ch2_active_i_reg\ => \^ch2_update_active\,
      \GEN_CH2_UPDATE.ch2_active_i_reg_0\ => I_SG_FETCH_MNGR_n_55,
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ => \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\,
      \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ => \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\,
      \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ => \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\,
      \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ => \^gen_ch2_update.ch2_updt_ioc_irq_set_reg\,
      \GEN_DESC_UPDT_NO_QUEUE.desc_update_done_reg\ => \^m_axi_sg_wready_0\,
      Q(2) => \^q\(0),
      Q(1) => \GEN_NO_QUEUE.I_NO_UPDT_DESC_QUEUE/curdesc_tready\,
      Q(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_3\,
      SR(0) => SR(0),
      all_is_idle_d1 => all_is_idle_d1,
      ch1_dma_decerr => ch1_dma_decerr,
      ch1_dma_interr => ch1_dma_interr,
      ch1_dma_slverr => ch1_dma_slverr,
      ch1_updt_done => ch1_updt_done,
      ch1_updt_ioc => ch1_updt_ioc,
      ch2_dma_decerr => ch2_dma_decerr,
      ch2_dma_interr => ch2_dma_interr,
      ch2_dma_slverr => ch2_dma_slverr,
      ch2_updt_done => ch2_updt_done,
      ch2_updt_ioc_irq_set0 => \I_UPDT_SG/ch2_updt_ioc_irq_set0\,
      cmnds_queued_shift => cmnds_queued_shift,
      dma_decerr_reg => dma_decerr_reg,
      dma_decerr_reg_0 => dma_decerr_reg_0,
      dma_interr_reg => dma_interr_reg,
      dma_interr_reg_0 => dma_interr_reg_0,
      dma_slverr_reg => dma_slverr_reg,
      dma_slverr_reg_0 => dma_slverr_reg_0,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      ftch_error => ftch_error,
      ftch_error_capture => ftch_error_capture,
      idle_reg => idle_reg,
      idle_reg_0 => idle_reg_0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_cs => mm2s_cs,
      mm2s_dma_decerr_set => mm2s_dma_decerr_set,
      mm2s_dma_interr_set => mm2s_dma_interr_set,
      mm2s_dma_slverr_set => mm2s_dma_slverr_set,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_ftch_idle => mm2s_ftch_idle,
      \mm2s_ns0__1\ => \^mm2s_ns0__1\,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_updt_idle => mm2s_updt_idle,
      s2mm_dma_decerr_set => s2mm_dma_decerr_set,
      s2mm_dma_interr_set => s2mm_dma_interr_set,
      s2mm_dma_slverr_set => s2mm_dma_slverr_set,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_updt_decerr_set => s2mm_updt_decerr_set,
      s2mm_updt_idle => s2mm_updt_idle,
      s2mm_updt_interr_set => s2mm_updt_interr_set,
      s2mm_updt_slverr_set => s2mm_updt_slverr_set,
      s_axis_mm2s_updtptr_tvalid => s_axis_mm2s_updtptr_tvalid,
      s_axis_mm2s_updtsts_tdata(0) => s_axis_mm2s_updtsts_tdata(3),
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      s_axis_s2mm_updtsts_tdata(0) => s_axis_s2mm_updtsts_tdata(4),
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid => s_axis_updt_cmd_tvalid,
      s_axis_updt_cmd_tvalid_reg(0) => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      sg_updt_error0 => sg_updt_error0,
      \update_address_reg[31]\(26 downto 1) => s_axis_updt_cmd_tdata(63 downto 38),
      \update_address_reg[31]\(0) => s_axis_updt_cmd_tdata(36),
      \update_address_reg[31]_0\(25 downto 0) => L(31 downto 6),
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_done => updt_done,
      updt_done_reg => I_SG_AXI_DATAMOVER_n_38,
      \updt_error_addr_reg[31]\(25 downto 0) => updt_error_addr_1(31 downto 6),
      updt_error_reg => \^updt_error\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\,
      updt_sts_clr => updt_sts_clr,
      updt_sts_clr_1 => updt_sts_clr_1
    );
\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_updt_q_mngr
     port map (
      D(2) => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_29\,
      D(1) => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_30\,
      D(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_31\,
      E(0) => ch1_updt_curdesc_wren,
      \EOF_DET.hold_new_pkt_reg\ => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14\,
      \EOF_DET.hold_new_pkt_reg_0\ => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_15\,
      \EOF_DET.hold_new_pkt_reg_1\ => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_16\,
      \EOF_DET.hold_new_pkt_reg_2\ => \^m_axi_sg_wready_0\,
      \EOF_DET.trigger_pulse_reg\ => \EOF_DET.hold_new_pkt_reg_n_0\,
      \EOF_DET.trigger_pulse_reg_0\ => \EOF_DET.no_fetch_window_reg_n_0\,
      \EOF_DET.trigger_pulse_reg_1\ => \EOF_DET.trigger_pulse_reg_n_0\,
      \FSM_onehot_pntr_cs_reg[2]\ => ch2_eof_detected,
      \FSM_onehot_pntr_cs_reg[2]_0\ => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13\,
      \GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg\(0) => \GEN_NO_QUEUE.I_NO_UPDT_DESC_QUEUE/write_curdesc_lsb\,
      Q(2) => \^q\(0),
      Q(1) => \GEN_NO_QUEUE.I_NO_UPDT_DESC_QUEUE/curdesc_tready\,
      Q(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_3\,
      SR(0) => SR(0),
      ch1_dma_decerr => ch1_dma_decerr,
      ch1_dma_interr => ch1_dma_interr,
      ch1_dma_slverr => ch1_dma_slverr,
      ch1_updt_ioc => ch1_updt_ioc,
      ch2_dma_decerr => ch2_dma_decerr,
      ch2_dma_interr => ch2_dma_interr,
      ch2_dma_slverr => ch2_dma_slverr,
      ch2_updt_ioc_irq_set0 => \I_UPDT_SG/ch2_updt_ioc_irq_set0\,
      dma2_decerr_reg => \^ch2_update_active\,
      dma_decerr_reg => \^ch1_updt_active\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_dma_decerr_set => mm2s_dma_decerr_set,
      mm2s_dma_interr_set => mm2s_dma_interr_set,
      mm2s_dma_slverr_set => mm2s_dma_slverr_set,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      s2mm_dma_decerr_set => s2mm_dma_decerr_set,
      s2mm_dma_interr_set => s2mm_dma_interr_set,
      s2mm_dma_slverr_set => s2mm_dma_slverr_set,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_tailpntr_updated_pkt => s2mm_tailpntr_updated_pkt,
      s_axis_mm2s_updtsts_tdata(3) => s_axis_mm2s_updtsts_tdata(4),
      s_axis_mm2s_updtsts_tdata(2 downto 0) => s_axis_mm2s_updtsts_tdata(2 downto 0),
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_updtsts_tdata(4 downto 0) => s_axis_s2mm_updtsts_tdata(4 downto 0),
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sig_data2all_tlast_error => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error\,
      updt2_ioc_reg => \^gen_ch2_update.ch2_updt_ioc_irq_set_reg\,
      \updt_curdesc_reg[31]\(25 downto 0) => L(31 downto 6),
      \updt_curdesc_reg[31]_0\(25 downto 0) => \updt_curdesc_reg[31]\(25 downto 0),
      updt_done => updt_done,
      updt_ioc_reg => \^gen_ch1_update.ch1_updt_ioc_irq_set_reg\
    );
\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_intrpt
     port map (
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\,
      \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0\ => \^gen_ch1_update.ch1_updt_ioc_irq_set_reg\,
      \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0\(0) => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\(0),
      \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0\(7 downto 0) => \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\(7 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(7 downto 0) => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(7 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\,
      \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0\ => \^gen_ch2_update.ch2_updt_ioc_irq_set_reg\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\(0) => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\(0),
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\(7 downto 0) => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(7 downto 0),
      Q(7 downto 0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(7 downto 0),
      SR(0) => SR(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      \ch1_delay_zero__6\ => \ch1_delay_zero__6\,
      ch1_dly_fast_cnt0 => ch1_dly_fast_cnt0,
      \ch1_thresh_count1__1\ => \ch1_thresh_count1__1\,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      \ch2_delay_zero__6\ => \ch2_delay_zero__6\,
      ch2_dly_fast_cnt0 => ch2_dly_fast_cnt0,
      \ch2_thresh_count1__1\ => \ch2_thresh_count1__1\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(15 downto 0) => mm2s_dmacr(16 downto 1),
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      s2mm_dly_irq_set => s2mm_dly_irq_set,
      s2mm_dmacr(15 downto 0) => s2mm_dmacr(16 downto 1),
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_scndry_resetn => s2mm_scndry_resetn
    );
I_SG_AXI_DATAMOVER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_datamover
     port map (
      D(25 downto 0) => ftch_cmnd_data(63 downto 38),
      E(0) => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\ => \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\,
      \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg_0\ => \^ch2_update_active\,
      Q(0) => \^q\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\(0) => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26 downto 1) => s_axis_updt_cmd_tdata(63 downto 38),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(0) => s_axis_updt_cmd_tdata(36),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ => I_SG_AXI_DATAMOVER_n_38,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => I_SG_AXI_DATAMOVER_n_39,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(27 downto 0) => m_axi_sg_awaddr(27 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wready_0 => \^m_axi_sg_wready_0\,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axi_sg_wvalid_0 => \^ch1_updt_active\,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_mm2s_updtsts_tdata(0) => s_axis_mm2s_updtsts_tdata(3),
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_updtsts_tdata(0) => s_axis_s2mm_updtsts_tdata(4),
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid => s_axis_updt_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2all_tlast_error => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error\,
      sig_last_mmap_dbeat_reg_reg => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13\,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\,
      updt_sts_reg => updt_sts_reg
    );
I_SG_FETCH_MNGR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_mngr
     port map (
      CO(0) => CO(0),
      D(25) => I_SG_FETCH_MNGR_n_57,
      D(24) => I_SG_FETCH_MNGR_n_58,
      D(23) => I_SG_FETCH_MNGR_n_59,
      D(22) => I_SG_FETCH_MNGR_n_60,
      D(21) => I_SG_FETCH_MNGR_n_61,
      D(20) => I_SG_FETCH_MNGR_n_62,
      D(19) => I_SG_FETCH_MNGR_n_63,
      D(18) => I_SG_FETCH_MNGR_n_64,
      D(17) => I_SG_FETCH_MNGR_n_65,
      D(16) => I_SG_FETCH_MNGR_n_66,
      D(15) => I_SG_FETCH_MNGR_n_67,
      D(14) => I_SG_FETCH_MNGR_n_68,
      D(13) => I_SG_FETCH_MNGR_n_69,
      D(12) => I_SG_FETCH_MNGR_n_70,
      D(11) => I_SG_FETCH_MNGR_n_71,
      D(10) => I_SG_FETCH_MNGR_n_72,
      D(9) => I_SG_FETCH_MNGR_n_73,
      D(8) => I_SG_FETCH_MNGR_n_74,
      D(7) => I_SG_FETCH_MNGR_n_75,
      D(6) => I_SG_FETCH_MNGR_n_76,
      D(5) => I_SG_FETCH_MNGR_n_77,
      D(4) => I_SG_FETCH_MNGR_n_78,
      D(3) => I_SG_FETCH_MNGR_n_79,
      D(2) => I_SG_FETCH_MNGR_n_80,
      D(1) => I_SG_FETCH_MNGR_n_81,
      D(0) => I_SG_FETCH_MNGR_n_82,
      E(0) => \^ch2_ftch_active\,
      \FSM_sequential_ftch_cs_reg[0]\ => \EOF_DET.no_fetch_window_reg_n_0\,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => I_SG_FETCH_MNGR_n_44,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_ASYNC_RESET.scndry_resetn_reg_1\,
      \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ => \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\,
      \GEN_CH1_FETCH.ch1_active_i_reg\ => I_SG_FETCH_MNGR_n_52,
      \GEN_CH1_FETCH.ch1_active_i_reg_0\ => \GEN_CH1_FETCH.ch1_active_i_reg\,
      \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\ => \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\,
      \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\ => \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\,
      \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\ => \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\,
      \GEN_CH2_FETCH.ch2_active_i_reg\(0) => \GEN_NO_QUEUE.NO_FTCH_QUEUE_I/current_bd0\,
      \GEN_CH2_FETCH.ch2_active_i_reg_0\ => I_SG_FETCH_MNGR_n_53,
      \GEN_CH2_FETCH.ch2_active_i_reg_1\ => \^updt_error\,
      \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg\ => \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg\,
      \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\ => \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\,
      \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg\ => \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg\,
      \GEN_CMD_BTT_EQL_23.mm2s_cmnd_wr_i_reg\ => \^m_axis_mm2s_ftch_tvalid_new\,
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(25 downto 0) => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(25 downto 0),
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\(25 downto 0) => p_2_in(31 downto 6),
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\(3 downto 0) => \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\(3 downto 0),
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\ => ch1_sg_idle,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0\ => \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\,
      \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\ => \^ch1_nxtdesc_wren\,
      \GEN_PNTR_FOR_CH2.bd_eq_reg\(3 downto 0) => \GEN_PNTR_FOR_CH2.bd_eq_reg\(3 downto 0),
      \GEN_PNTR_FOR_CH2.bd_eq_reg_0\ => \GEN_PNTR_FOR_CH2.bd_eq_reg_0\,
      \GEN_PNTR_FOR_CH2.bd_eq_reg_1\ => \EOF_DET.trigger_pulse_reg_n_0\,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0) => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0),
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25) => I_SG_FETCH_QUEUE_n_29,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(24) => I_SG_FETCH_QUEUE_n_30,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(23) => I_SG_FETCH_QUEUE_n_31,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(22) => I_SG_FETCH_QUEUE_n_32,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(21) => I_SG_FETCH_QUEUE_n_33,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(20) => I_SG_FETCH_QUEUE_n_34,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(19) => I_SG_FETCH_QUEUE_n_35,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(18) => I_SG_FETCH_QUEUE_n_36,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(17) => I_SG_FETCH_QUEUE_n_37,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(16) => I_SG_FETCH_QUEUE_n_38,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(15) => I_SG_FETCH_QUEUE_n_39,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(14) => I_SG_FETCH_QUEUE_n_40,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(13) => I_SG_FETCH_QUEUE_n_41,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(12) => I_SG_FETCH_QUEUE_n_42,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(11) => I_SG_FETCH_QUEUE_n_43,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(10) => I_SG_FETCH_QUEUE_n_44,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(9) => I_SG_FETCH_QUEUE_n_45,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(8) => I_SG_FETCH_QUEUE_n_46,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(7) => I_SG_FETCH_QUEUE_n_47,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(6) => I_SG_FETCH_QUEUE_n_48,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(5) => I_SG_FETCH_QUEUE_n_49,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(4) => I_SG_FETCH_QUEUE_n_50,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(3) => I_SG_FETCH_QUEUE_n_51,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(2) => I_SG_FETCH_QUEUE_n_52,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(1) => I_SG_FETCH_QUEUE_n_53,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(0) => I_SG_FETCH_QUEUE_n_54,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\,
      \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ => \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\,
      \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0\ => \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0\,
      \GEN_SM_FOR_NO_LENGTH.s2mm_cs\ => \GEN_SM_FOR_NO_LENGTH.s2mm_cs\,
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\ => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\,
      Q(2) => \^counter_reg[7]\(0),
      Q(1) => p_0_in7_in,
      Q(0) => I_SG_FETCH_QUEUE_n_58,
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      bd_eq => bd_eq,
      \ch1_sg_idle1_inferred__0/i__carry__0\ => \ch1_sg_idle1_inferred__0/i__carry__0\,
      ch1_updt_done => ch1_updt_done,
      ch1_use_crntdesc => \I_FTCH_PNTR_MNGR/ch1_use_crntdesc\,
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      \ch2_sg_idle1_inferred__0/i__carry__0\ => \ch2_sg_idle1_inferred__0/i__carry__0\,
      \ch2_sg_idle1_inferred__0/i__carry__0_0\(3 downto 0) => \ch2_sg_idle1_inferred__0/i__carry__0_0\(3 downto 0),
      ch2_updt_done => ch2_updt_done,
      ch2_use_crntdesc => \I_FTCH_PNTR_MNGR/ch2_use_crntdesc\,
      cmnds_queued_shift => cmnds_queued_shift,
      cmnds_queued_shift_2 => cmnds_queued_shift_2,
      \counter_reg[7]\ => I_SG_FETCH_MNGR_n_47,
      desc_update_done => desc_update_done,
      dma_mm2s_error => dma_mm2s_error,
      dma_s2mm_error => dma_s2mm_error,
      \dmacr_i_reg[2]\ => \^mm2s_stop_i\,
      \dmacr_i_reg[2]_0\ => s2mm_stop_i0_out,
      ftch_cmnd_data(26 downto 0) => ftch_cmnd_data(64 downto 38),
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_done_reg => I_SG_AXI_DATAMOVER_n_39,
      ftch_error => ftch_error,
      \ftch_error_addr_reg[31]\(25 downto 0) => updt_error_addr_1(31 downto 6),
      ftch_error_capture => ftch_error_capture,
      ftch_error_reg => I_SG_FETCH_MNGR_n_54,
      ftch_error_reg_0 => I_SG_FETCH_MNGR_n_55,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(31),
      m_axi_sg_rresp(0) => m_axi_sg_rresp(1),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_updt_sts_tready => m_axis_updt_sts_tready,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_cs => mm2s_cs,
      mm2s_desc_flush => mm2s_desc_flush,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_error_reg => mm2s_error_reg,
      mm2s_ftch_idle => mm2s_ftch_idle,
      \mm2s_ns0__1\ => \^mm2s_ns0__1\,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_updt_decerr_set => \^mm2s_updt_decerr_set\,
      mm2s_updt_idle => mm2s_updt_idle,
      mm2s_updt_interr_set => \^mm2s_updt_interr_set\,
      mm2s_updt_slverr_set => \^mm2s_updt_slverr_set\,
      packet_in_progress => packet_in_progress,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_desc_flush => s2mm_desc_flush,
      s2mm_desc_flush_i0 => s2mm_desc_flush_i0,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => s2mm_halted_set0,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_tailpntr_updated => s2mm_tailpntr_updated,
      s2mm_tvalid_latch => s2mm_tvalid_latch,
      s2mm_tvalid_latch_del => s2mm_tvalid_latch_del,
      s2mm_updt_decerr_set => s2mm_updt_decerr_set,
      s2mm_updt_idle => s2mm_updt_idle,
      s2mm_updt_interr_set => s2mm_updt_interr_set,
      s2mm_updt_slverr_set => s2mm_updt_slverr_set,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_ftch_cmd_tvalid_reg(0) => \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_cmd_tvalid0 => s_axis_s2mm_cmd_tvalid0,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sg_decerr_reg => sg_decerr_reg,
      sg_decerr_reg_0 => sg_decerr_reg_0,
      sg_ftch_error0 => sg_ftch_error0,
      sg_ftch_error0_0 => sg_ftch_error0_0,
      sg_interr_reg => sg_interr_reg,
      sg_interr_reg_0 => sg_interr_reg_0,
      sg_slverr_reg => sg_slverr_reg,
      sg_slverr_reg_0 => sg_slverr_reg_0,
      soft_reset => soft_reset,
      tail_updt => tail_updt,
      write_cmnd_cmb => write_cmnd_cmb
    );
I_SG_FETCH_QUEUE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg_ftch_q_mngr
     port map (
      D(85 downto 0) => D(85 downto 0),
      E(0) => \^ch2_ftch_active\,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_1\ => \GEN_ASYNC_RESET.scndry_resetn_reg_2\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25 downto 0) => p_2_in(31 downto 6),
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg\ => \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg\,
      \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0\ => \^ch1_nxtdesc_wren\,
      \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_1\ => I_SG_FETCH_MNGR_n_52,
      \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_0\ => I_SG_FETCH_MNGR_n_53,
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(25 downto 0) => \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\(25 downto 0),
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0) => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25 downto 0),
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(25) => I_SG_FETCH_QUEUE_n_29,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(24) => I_SG_FETCH_QUEUE_n_30,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(23) => I_SG_FETCH_QUEUE_n_31,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(22) => I_SG_FETCH_QUEUE_n_32,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(21) => I_SG_FETCH_QUEUE_n_33,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(20) => I_SG_FETCH_QUEUE_n_34,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(19) => I_SG_FETCH_QUEUE_n_35,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(18) => I_SG_FETCH_QUEUE_n_36,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(17) => I_SG_FETCH_QUEUE_n_37,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(16) => I_SG_FETCH_QUEUE_n_38,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(15) => I_SG_FETCH_QUEUE_n_39,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(14) => I_SG_FETCH_QUEUE_n_40,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(13) => I_SG_FETCH_QUEUE_n_41,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(12) => I_SG_FETCH_QUEUE_n_42,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(11) => I_SG_FETCH_QUEUE_n_43,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(10) => I_SG_FETCH_QUEUE_n_44,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(9) => I_SG_FETCH_QUEUE_n_45,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(8) => I_SG_FETCH_QUEUE_n_46,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(7) => I_SG_FETCH_QUEUE_n_47,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(6) => I_SG_FETCH_QUEUE_n_48,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(5) => I_SG_FETCH_QUEUE_n_49,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(4) => I_SG_FETCH_QUEUE_n_50,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(3) => I_SG_FETCH_QUEUE_n_51,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(2) => I_SG_FETCH_QUEUE_n_52,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(1) => I_SG_FETCH_QUEUE_n_53,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]\(0) => I_SG_FETCH_QUEUE_n_54,
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\ => I_SG_FETCH_MNGR_n_47,
      \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]_0\(13 downto 0) => \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]\(13 downto 0),
      \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]\(25 downto 0) => \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]\(25 downto 0),
      Q(2) => \^counter_reg[7]\(0),
      Q(1) => p_0_in7_in,
      Q(0) => I_SG_FETCH_QUEUE_n_58,
      SR(0) => SR(0),
      ch1_use_crntdesc => \I_FTCH_PNTR_MNGR/ch1_use_crntdesc\,
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      ch2_use_crntdesc => \I_FTCH_PNTR_MNGR/ch2_use_crntdesc\,
      \counter_reg[1]_0\(0) => \counter_reg[1]\(0),
      \current_bd_reg[31]\(41 downto 0) => \current_bd_reg[31]\(41 downto 0),
      \current_bd_reg[6]\(0) => \GEN_NO_QUEUE.NO_FTCH_QUEUE_I/current_bd0\,
      ftch_cmnd_data(26 downto 0) => ftch_cmnd_data(64 downto 38),
      ftch_stale_desc => ftch_stale_desc,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      \m_axi_sg_rdata[31]\(0) => \m_axi_sg_rdata[31]\(0),
      \m_axi_sg_rdata[31]_0\(84 downto 0) => \m_axi_sg_rdata[31]_0\(84 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_rvalid_0 => \^m_axis_mm2s_ftch_tvalid_new\,
      m_axis_s2mm_ftch_tvalid_new => m_axis_s2mm_ftch_tvalid_new,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_halted_set0 => mm2s_halted_set0,
      mm2s_halted_set_reg => \^gen_ch1_update.ch1_updt_idle_reg\,
      \mm2s_ns0__1\ => \^mm2s_ns0__1\,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_stop_i => \^mm2s_stop_i\,
      packet_in_progress => packet_in_progress,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axis_cmd_tready => s_axis_cmd_tready,
      s_axis_cmd_tready_reg(0) => E(0),
      s_axis_mm2s_updtptr_tvalid => s_axis_mm2s_updtptr_tvalid,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      updt_data_reg(0) => \GEN_NO_QUEUE.I_NO_UPDT_DESC_QUEUE/curdesc_tready\,
      updt_data_reg_0 => \^ch1_updt_active\,
      updt_data_reg_1 => \^ch2_update_active\
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_78,
      Q => \ftch_error_addr_reg[31]_0\(4),
      R => SR(0)
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_77,
      Q => \ftch_error_addr_reg[31]_0\(5),
      R => SR(0)
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_76,
      Q => \ftch_error_addr_reg[31]_0\(6),
      R => SR(0)
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_75,
      Q => \ftch_error_addr_reg[31]_0\(7),
      R => SR(0)
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_74,
      Q => \ftch_error_addr_reg[31]_0\(8),
      R => SR(0)
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_73,
      Q => \ftch_error_addr_reg[31]_0\(9),
      R => SR(0)
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_72,
      Q => \ftch_error_addr_reg[31]_0\(10),
      R => SR(0)
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_71,
      Q => \ftch_error_addr_reg[31]_0\(11),
      R => SR(0)
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_70,
      Q => \ftch_error_addr_reg[31]_0\(12),
      R => SR(0)
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_69,
      Q => \ftch_error_addr_reg[31]_0\(13),
      R => SR(0)
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_68,
      Q => \ftch_error_addr_reg[31]_0\(14),
      R => SR(0)
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_67,
      Q => \ftch_error_addr_reg[31]_0\(15),
      R => SR(0)
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_66,
      Q => \ftch_error_addr_reg[31]_0\(16),
      R => SR(0)
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_65,
      Q => \ftch_error_addr_reg[31]_0\(17),
      R => SR(0)
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_64,
      Q => \ftch_error_addr_reg[31]_0\(18),
      R => SR(0)
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_63,
      Q => \ftch_error_addr_reg[31]_0\(19),
      R => SR(0)
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_62,
      Q => \ftch_error_addr_reg[31]_0\(20),
      R => SR(0)
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_61,
      Q => \ftch_error_addr_reg[31]_0\(21),
      R => SR(0)
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_60,
      Q => \ftch_error_addr_reg[31]_0\(22),
      R => SR(0)
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_59,
      Q => \ftch_error_addr_reg[31]_0\(23),
      R => SR(0)
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_58,
      Q => \ftch_error_addr_reg[31]_0\(24),
      R => SR(0)
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_57,
      Q => \ftch_error_addr_reg[31]_0\(25),
      R => SR(0)
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_82,
      Q => \ftch_error_addr_reg[31]_0\(0),
      R => SR(0)
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_81,
      Q => \ftch_error_addr_reg[31]_0\(1),
      R => SR(0)
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_80,
      Q => \ftch_error_addr_reg[31]_0\(2),
      R => SR(0)
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_34\,
      D => I_SG_FETCH_MNGR_n_79,
      Q => \ftch_error_addr_reg[31]_0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_mm2s_tdest : out STD_LOGIC_VECTOR ( 4 downto 0 );
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_s2mm_tdest : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s2mm_sts_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_sts_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_sts_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    s_axis_s2mm_sts_tready : out STD_LOGIC;
    s_axis_s2mm_sts_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 125;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is "zynq";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_INCREASE_THROUGHPUT : integer;
  attribute C_INCREASE_THROUGHPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is "axi_dma";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 16;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 16;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 26;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 0;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 8;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is 32;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma is
  signal \<const0>\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_NO_QUEUE.I_NO_UPDT_DESC_QUEUE/writing_status\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_cnt0\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_thresh_count1__1\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_cnt0\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_thresh_count1__1\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_clr\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_cs\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_ns0__1\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/write_cmnd_cmb\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/CACHE_ENABLE.I_CACHE_FIFO/USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_sts_clr\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_NO_LENGTH.s2mm_cs\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tvalid0\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/all_is_idle_d1\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/CACHE_ENABLE.I_CACHE_FIFO/USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dest0\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_updt_error0\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_172\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_215\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_316\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_318\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_322\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_324\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_39\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_411\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_413\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_51\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_52\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_53\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_54\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_56\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_58\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_60\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_61\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_64\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_65\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_66\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_67\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_68\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_69\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_72\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_75\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_76\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_82\ : STD_LOGIC;
  signal \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_25\ : STD_LOGIC;
  signal \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_78\ : STD_LOGIC;
  signal \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_79\ : STD_LOGIC;
  signal \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_0\ : STD_LOGIC;
  signal \INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN_n_17\ : STD_LOGIC;
  signal \INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN_n_19\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_13\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0\ : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_100 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_101 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_102 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_103 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_104 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_105 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_106 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_27 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_28 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_29 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_30 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_31 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_32 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_33 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_34 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_35 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_4 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_5 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_53 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_54 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_6 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_7 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_72 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_73 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_74 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_76 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_79 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_8 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_81 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_82 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_83 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_84 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_86 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_88 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_89 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_9 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_90 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_91 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_92 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_93 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_94 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_95 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_96 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_97 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_98 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_99 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_17 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_20 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_21 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_7 : STD_LOGIC;
  signal I_RST_MODULE_n_17 : STD_LOGIC;
  signal I_RST_MODULE_n_19 : STD_LOGIC;
  signal I_RST_MODULE_n_20 : STD_LOGIC;
  signal I_RST_MODULE_n_23 : STD_LOGIC;
  signal I_RST_MODULE_n_24 : STD_LOGIC;
  signal I_RST_MODULE_n_26 : STD_LOGIC;
  signal I_RST_MODULE_n_27 : STD_LOGIC;
  signal I_RST_MODULE_n_28 : STD_LOGIC;
  signal I_RST_MODULE_n_29 : STD_LOGIC;
  signal I_RST_MODULE_n_30 : STD_LOGIC;
  signal \I_SG_FETCH_MNGR/ch1_sg_idle\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/counter0\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/p_0_in6_in\ : STD_LOGIC;
  signal \MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER_n_3\ : STD_LOGIC;
  signal \MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER_n_7\ : STD_LOGIC;
  signal \S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER_n_3\ : STD_LOGIC;
  signal \S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER_n_7\ : STD_LOGIC;
  signal axi2ip_wrce : STD_LOGIC_VECTOR ( 102 to 102 );
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal axi_lite_reset_n : STD_LOGIC;
  signal bd_eq : STD_LOGIC;
  signal ch1_fetch_address_i : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal ch1_nxtdesc_wren : STD_LOGIC;
  signal ch1_updt_active : STD_LOGIC;
  signal ch2_eof_detected : STD_LOGIC;
  signal ch2_fetch_address_i : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal ch2_ftch_active : STD_LOGIC;
  signal ch2_update_active : STD_LOGIC;
  signal cmnds_queued_shift : STD_LOGIC;
  signal cmnds_queued_shift_3 : STD_LOGIC;
  signal desc_update_done : STD_LOGIC;
  signal dm_m_axi_sg_aresetn : STD_LOGIC;
  signal dma_mm2s_error : STD_LOGIC;
  signal dma_s2mm_error : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal fifo_reset : STD_LOGIC;
  signal first_data : STD_LOGIC;
  signal ftch_error_addr : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal info_fifo_empty : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axi_mm2s_aresetn : STD_LOGIC;
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal m_axi_s2mm_aresetn : STD_LOGIC;
  signal \^m_axi_s2mm_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_s2mm_awlen\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^m_axi_s2mm_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_sg_araddr\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^m_axi_sg_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_sg_arcache\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m_axi_sg_aresetn : STD_LOGIC;
  signal \^m_axi_sg_arlen\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^m_axi_sg_aruser\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_sg_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \^m_axi_sg_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal m_axi_sg_hrdresetn : STD_LOGIC;
  signal \^m_axi_sg_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_sg_wstrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axis_mm2s_ftch_tdata_mcdma_new : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal m_axis_mm2s_ftch_tdata_new : STD_LOGIC_VECTOR ( 96 downto 32 );
  signal m_axis_mm2s_ftch_tvalid_new : STD_LOGIC;
  signal m_axis_mm2s_sts_tdata_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axis_mm2s_sts_tready : STD_LOGIC;
  signal m_axis_mm2s_sts_tvalid : STD_LOGIC;
  signal m_axis_mm2s_sts_tvalid_int : STD_LOGIC;
  signal \^m_axis_mm2s_tlast\ : STD_LOGIC;
  signal m_axis_mm2s_tlast_i_mcdma : STD_LOGIC;
  signal m_axis_mm2s_tlast_i_user : STD_LOGIC;
  signal \^m_axis_mm2s_tvalid\ : STD_LOGIC;
  signal m_axis_s2mm_ftch_tdata_mcdma_nxt : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal m_axis_s2mm_ftch_tvalid_new : STD_LOGIC;
  signal m_axis_s2mm_sts_tdata_int : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal m_axis_s2mm_sts_tready : STD_LOGIC;
  signal m_axis_s2mm_sts_tvalid : STD_LOGIC;
  signal m_axis_s2mm_sts_tvalid_int : STD_LOGIC;
  signal mm2s_all_idle : STD_LOGIC;
  signal mm2s_curdesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal mm2s_desc_flush : STD_LOGIC;
  signal mm2s_dly_irq_set : STD_LOGIC;
  signal mm2s_dmacr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_halt : STD_LOGIC;
  signal mm2s_halt_cmplt : STD_LOGIC;
  signal mm2s_halted_set : STD_LOGIC;
  signal mm2s_ioc_irq_set : STD_LOGIC;
  signal mm2s_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_prmry_resetn : STD_LOGIC;
  signal mm2s_scndry_resetn : STD_LOGIC;
  signal mm2s_soft_reset_done : STD_LOGIC;
  signal mm2s_stop : STD_LOGIC;
  signal mm2s_stop_i : STD_LOGIC;
  signal mm2s_updt_decerr_set : STD_LOGIC;
  signal mm2s_updt_interr_set : STD_LOGIC;
  signal mm2s_updt_slverr_set : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in_4 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 22 downto 20 );
  signal p_2_in : STD_LOGIC_VECTOR ( 149 downto 0 );
  signal p_2_in_0 : STD_LOGIC_VECTOR ( 149 downto 0 );
  signal packet_in_progress : STD_LOGIC;
  signal rd_en_hold0 : STD_LOGIC;
  signal s2mm_all_idle : STD_LOGIC;
  signal s2mm_curdesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s2mm_desc_flush : STD_LOGIC;
  signal s2mm_desc_flush_i0 : STD_LOGIC;
  signal s2mm_desc_info_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal s2mm_dly_irq_set : STD_LOGIC;
  signal s2mm_dmacr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_eof_s2mm : STD_LOGIC;
  signal s2mm_halt : STD_LOGIC;
  signal s2mm_halt_cmplt : STD_LOGIC;
  signal s2mm_halted_clr : STD_LOGIC;
  signal s2mm_halted_set : STD_LOGIC;
  signal s2mm_ioc_irq_set : STD_LOGIC;
  signal s2mm_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s2mm_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s2mm_prmry_resetn : STD_LOGIC;
  signal s2mm_run_stop_del : STD_LOGIC;
  signal s2mm_scndry_resetn : STD_LOGIC;
  signal s2mm_soft_reset_done : STD_LOGIC;
  signal s2mm_stop : STD_LOGIC;
  signal s2mm_stop_i0_out : STD_LOGIC;
  signal s2mm_tailpntr_updated : STD_LOGIC;
  signal s2mm_tailpntr_updated_pkt : STD_LOGIC;
  signal s2mm_tvalid_latch : STD_LOGIC;
  signal s2mm_tvalid_latch_del : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal s_axis_mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal s_axis_mm2s_cmd_tdata_split : STD_LOGIC_VECTOR ( 149 downto 0 );
  signal s_axis_mm2s_cmd_tready : STD_LOGIC;
  signal s_axis_mm2s_cmd_tready_split : STD_LOGIC;
  signal s_axis_mm2s_cmd_tvalid : STD_LOGIC;
  signal s_axis_mm2s_cmd_tvalid_split : STD_LOGIC;
  signal s_axis_mm2s_updtptr_tvalid : STD_LOGIC;
  signal s_axis_mm2s_updtsts_tdata : STD_LOGIC_VECTOR ( 32 downto 28 );
  signal s_axis_mm2s_updtsts_tvalid : STD_LOGIC;
  signal s_axis_s2mm_cmd_tdata : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal s_axis_s2mm_cmd_tdata_split : STD_LOGIC_VECTOR ( 149 downto 0 );
  signal s_axis_s2mm_cmd_tready : STD_LOGIC;
  signal s_axis_s2mm_cmd_tready_split : STD_LOGIC;
  signal s_axis_s2mm_cmd_tvalid : STD_LOGIC;
  signal s_axis_s2mm_cmd_tvalid_split : STD_LOGIC;
  signal s_axis_s2mm_tlast_1 : STD_LOGIC;
  signal \^s_axis_s2mm_tready\ : STD_LOGIC;
  signal s_axis_s2mm_updtptr_tdata : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s_axis_s2mm_updtptr_tvalid : STD_LOGIC;
  signal s_axis_s2mm_updtsts_tdata : STD_LOGIC_VECTOR ( 31 downto 26 );
  signal s_axis_s2mm_updtsts_tvalid : STD_LOGIC;
  signal s_axis_updtptr_tdata_int : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal same_tdest : STD_LOGIC;
  signal soft_reset : STD_LOGIC;
  signal strm_valid : STD_LOGIC;
  signal tdest_out_int : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tdest_out_int_2 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tvalid_int1 : STD_LOGIC;
  signal tvalid_int2 : STD_LOGIC;
  signal updt_error : STD_LOGIC;
  attribute dont_touch : string;
  attribute dont_touch of m_axi_sg_aclk : signal is "true";
begin
  axi_dma_tstvec(31) <= \<const0>\;
  axi_dma_tstvec(30) <= \<const0>\;
  axi_dma_tstvec(29) <= \<const0>\;
  axi_dma_tstvec(28) <= \<const0>\;
  axi_dma_tstvec(27) <= \<const0>\;
  axi_dma_tstvec(26) <= \<const0>\;
  axi_dma_tstvec(25) <= \<const0>\;
  axi_dma_tstvec(24) <= \<const0>\;
  axi_dma_tstvec(23) <= \<const0>\;
  axi_dma_tstvec(22) <= \<const0>\;
  axi_dma_tstvec(21) <= \<const0>\;
  axi_dma_tstvec(20) <= \<const0>\;
  axi_dma_tstvec(19) <= \<const0>\;
  axi_dma_tstvec(18) <= \<const0>\;
  axi_dma_tstvec(17) <= \<const0>\;
  axi_dma_tstvec(16) <= \<const0>\;
  axi_dma_tstvec(15) <= \<const0>\;
  axi_dma_tstvec(14) <= \<const0>\;
  axi_dma_tstvec(13) <= \<const0>\;
  axi_dma_tstvec(12) <= \<const0>\;
  axi_dma_tstvec(11) <= \<const0>\;
  axi_dma_tstvec(10) <= \<const0>\;
  axi_dma_tstvec(9) <= \<const0>\;
  axi_dma_tstvec(8) <= \<const0>\;
  axi_dma_tstvec(7) <= \<const0>\;
  axi_dma_tstvec(6) <= \<const0>\;
  axi_dma_tstvec(5 downto 0) <= \^axi_dma_tstvec\(5 downto 0);
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3 downto 0) <= \^m_axi_mm2s_arlen\(3 downto 0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1) <= \^m_axi_mm2s_arsize\(1);
  m_axi_mm2s_arsize(0) <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \^m_axi_s2mm_awburst\(0);
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5) <= \<const0>\;
  m_axi_s2mm_awlen(4 downto 0) <= \^m_axi_s2mm_awlen\(4 downto 0);
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1) <= \^m_axi_s2mm_awsize\(1);
  m_axi_s2mm_awsize(0) <= \<const0>\;
  m_axi_sg_araddr(31 downto 6) <= \^m_axi_sg_araddr\(31 downto 6);
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \^m_axi_sg_arburst\(0);
  m_axi_sg_arcache(3 downto 0) <= \^m_axi_sg_arcache\(3 downto 0);
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \^m_axi_sg_arlen\(2);
  m_axi_sg_arlen(1) <= \^m_axi_sg_arlen\(2);
  m_axi_sg_arlen(0) <= \^m_axi_sg_arlen\(2);
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \^m_axi_sg_arlen\(2);
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_aruser(3 downto 0) <= \^m_axi_sg_aruser\(3 downto 0);
  m_axi_sg_awaddr(31 downto 6) <= \^m_axi_sg_awaddr\(31 downto 6);
  m_axi_sg_awaddr(5) <= \<const0>\;
  m_axi_sg_awaddr(4 downto 3) <= \^m_axi_sg_awaddr\(4 downto 3);
  m_axi_sg_awaddr(2) <= \^m_axi_sg_awaddr\(3);
  m_axi_sg_awaddr(1) <= \<const0>\;
  m_axi_sg_awaddr(0) <= \<const0>\;
  m_axi_sg_awburst(1) <= \<const0>\;
  m_axi_sg_awburst(0) <= \^m_axi_sg_awaddr\(3);
  m_axi_sg_awcache(3 downto 0) <= \^m_axi_sg_arcache\(3 downto 0);
  m_axi_sg_awlen(7) <= \<const0>\;
  m_axi_sg_awlen(6) <= \<const0>\;
  m_axi_sg_awlen(5) <= \<const0>\;
  m_axi_sg_awlen(4) <= \<const0>\;
  m_axi_sg_awlen(3) <= \<const0>\;
  m_axi_sg_awlen(2) <= \<const0>\;
  m_axi_sg_awlen(1) <= \<const0>\;
  m_axi_sg_awlen(0) <= \<const0>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awsize(2) <= \<const0>\;
  m_axi_sg_awsize(1) <= \^m_axi_sg_awsize\(1);
  m_axi_sg_awsize(0) <= \<const0>\;
  m_axi_sg_awuser(3 downto 0) <= \^m_axi_sg_aruser\(3 downto 0);
  m_axi_sg_wdata(31 downto 26) <= \^m_axi_sg_wdata\(31 downto 26);
  m_axi_sg_wdata(25) <= \<const0>\;
  m_axi_sg_wdata(24) <= \<const0>\;
  m_axi_sg_wdata(23) <= \<const0>\;
  m_axi_sg_wdata(22 downto 0) <= \^m_axi_sg_wdata\(22 downto 0);
  m_axi_sg_wstrb(3) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(2) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(1) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(0) <= \^m_axi_sg_wstrb\(0);
  m_axis_mm2s_cntrl_tdata(31) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(30) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(29) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(28) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(27) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(26) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(25) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(24) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(23) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(22) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(21) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(20) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(19) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(18) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(17) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(16) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(15) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(14) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(13) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(12) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(11) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(10) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(9) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(8) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(7) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(6) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(5) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(4) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(3) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(2) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(1) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(0) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(3) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(2) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(1) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(0) <= \<const0>\;
  m_axis_mm2s_cntrl_tlast <= \<const0>\;
  m_axis_mm2s_cntrl_tvalid <= \<const0>\;
  m_axis_mm2s_tlast <= \^m_axis_mm2s_tlast\;
  m_axis_mm2s_tvalid <= \^m_axis_mm2s_tvalid\;
  mm2s_cntrl_reset_out_n <= \<const0>\;
  s2mm_sts_reset_out_n <= \<const0>\;
  s_axi_lite_awready <= \^s_axi_lite_wready\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
  s_axis_s2mm_sts_tready <= \<const0>\;
  s_axis_s2mm_tready <= \^s_axis_s2mm_tready\;
\GEN_SG_ENGINE.I_SG_ENGINE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_sg
     port map (
      CO(0) => \GEN_SG_ENGINE.I_SG_ENGINE_n_39\,
      D(85 downto 78) => p_2_in_0(149 downto 142),
      D(77 downto 65) => p_2_in_0(107 downto 95),
      D(64 downto 49) => p_2_in_0(87 downto 72),
      D(48 downto 17) => p_2_in_0(63 downto 32),
      D(16) => p_2_in_0(30),
      D(15 downto 0) => p_2_in_0(15 downto 0),
      E(0) => \GEN_SG_ENGINE.I_SG_ENGINE_n_215\,
      \FSM_onehot_pntr_cs_reg[0]\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_13\,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_172\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_316\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_1\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_322\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_2\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_411\,
      \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_76\,
      \GEN_CH1_FETCH.ch1_active_i_reg\ => I_AXI_DMA_REG_MODULE_n_82,
      \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_58\,
      \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_54\,
      \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_56\,
      \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_53\,
      \GEN_CH1_UPDATE.ch1_dma_interr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_51\,
      \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_52\,
      \GEN_CH1_UPDATE.ch1_updt_idle_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_61\,
      \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\ => \^axi_dma_tstvec\(4),
      \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_69\,
      \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_67\,
      \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_68\,
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_66\,
      \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_64\,
      \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_65\,
      \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ => \^axi_dma_tstvec\(5),
      \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_413\,
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tvalid_reg\ => s_axis_s2mm_cmd_tready_split,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_0\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ => \^axi_dma_tstvec\(0),
      \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\(0) => I_AXI_DMA_REG_MODULE_n_84,
      \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(7 downto 0) => s2mm_irqdelay_status(7 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ => \^axi_dma_tstvec\(2),
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\(0) => I_AXI_DMA_REG_MODULE_n_86,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\(25 downto 0) => ch1_fetch_address_i(31 downto 6),
      \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]_0\(25 downto 0) => mm2s_curdesc(31 downto 6),
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\(3) => I_AXI_DMA_REG_MODULE_n_93,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\(2) => I_AXI_DMA_REG_MODULE_n_94,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\(1) => I_AXI_DMA_REG_MODULE_n_95,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2\(0) => I_AXI_DMA_REG_MODULE_n_96,
      \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\ => I_AXI_DMA_REG_MODULE_n_106,
      \GEN_PNTR_FOR_CH2.bd_eq_reg\(3) => I_AXI_DMA_REG_MODULE_n_102,
      \GEN_PNTR_FOR_CH2.bd_eq_reg\(2) => I_AXI_DMA_REG_MODULE_n_103,
      \GEN_PNTR_FOR_CH2.bd_eq_reg\(1) => I_AXI_DMA_REG_MODULE_n_104,
      \GEN_PNTR_FOR_CH2.bd_eq_reg\(0) => I_AXI_DMA_REG_MODULE_n_105,
      \GEN_PNTR_FOR_CH2.bd_eq_reg_0\ => I_AXI_DMA_REG_MODULE_n_83,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0) => ch2_fetch_address_i(31 downto 6),
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25 downto 0) => s2mm_curdesc(31 downto 6),
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_72\,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ => I_AXI_DMA_REG_MODULE_n_81,
      \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ => I_AXI_DMA_REG_MODULE_n_27,
      \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0\ => I_AXI_DMA_REG_MODULE_n_53,
      \GEN_SM_FOR_NO_LENGTH.s2mm_cs\ => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_NO_LENGTH.s2mm_cs\,
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\ => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_78\,
      \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]\(13 downto 10) => m_axis_mm2s_ftch_tdata_mcdma_new(19 downto 16),
      \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]\(9 downto 5) => m_axis_mm2s_ftch_tdata_mcdma_new(12 downto 8),
      \MCDMA_BD_FETCH.data_concat_mcdma_reg[19]\(4 downto 0) => m_axis_mm2s_ftch_tdata_mcdma_new(4 downto 0),
      \NXT_BD_MCDMA.data_concat_mcdma_nxt_reg[31]\(25 downto 0) => m_axis_s2mm_ftch_tdata_mcdma_nxt(31 downto 6),
      Q(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_NO_QUEUE.I_NO_UPDT_DESC_QUEUE/writing_status\,
      S(3) => I_AXI_DMA_REG_MODULE_n_89,
      S(2) => I_AXI_DMA_REG_MODULE_n_90,
      S(1) => I_AXI_DMA_REG_MODULE_n_91,
      S(0) => I_AXI_DMA_REG_MODULE_n_92,
      SR(0) => p_0_in_4,
      all_is_idle_d1 => \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1\,
      bd_eq => bd_eq,
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      \ch1_delay_zero__6\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6\,
      ch1_dly_fast_cnt0 => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_cnt0\,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => \I_SG_FETCH_MNGR/ch1_sg_idle\,
      \ch1_sg_idle1_inferred__0/i__carry__0\ => I_AXI_DMA_REG_MODULE_n_88,
      \ch1_thresh_count1__1\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_thresh_count1__1\,
      ch1_updt_active => ch1_updt_active,
      ch2_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\,
      \ch2_delay_zero__6\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6\,
      ch2_dly_fast_cnt0 => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_cnt0\,
      ch2_eof_detected => ch2_eof_detected,
      ch2_ftch_active => ch2_ftch_active,
      \ch2_sg_idle1_inferred__0/i__carry__0\ => I_AXI_DMA_REG_MODULE_n_97,
      \ch2_sg_idle1_inferred__0/i__carry__0_0\(3) => I_AXI_DMA_REG_MODULE_n_98,
      \ch2_sg_idle1_inferred__0/i__carry__0_0\(2) => I_AXI_DMA_REG_MODULE_n_99,
      \ch2_sg_idle1_inferred__0/i__carry__0_0\(1) => I_AXI_DMA_REG_MODULE_n_100,
      \ch2_sg_idle1_inferred__0/i__carry__0_0\(0) => I_AXI_DMA_REG_MODULE_n_101,
      \ch2_thresh_count1__1\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_thresh_count1__1\,
      ch2_update_active => ch2_update_active,
      cmnds_queued_shift => cmnds_queued_shift,
      cmnds_queued_shift_2 => cmnds_queued_shift_3,
      \counter_reg[1]\(0) => \I_SG_FETCH_QUEUE/counter0\,
      \counter_reg[7]\(0) => \I_SG_FETCH_QUEUE/p_0_in6_in\,
      \current_bd_reg[31]\(41 downto 16) => m_axis_mm2s_ftch_tdata_new(96 downto 71),
      \current_bd_reg[31]\(15 downto 0) => m_axis_mm2s_ftch_tdata_new(47 downto 32),
      desc_update_done => desc_update_done,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      dma_decerr_reg => I_AXI_DMA_REG_MODULE_n_6,
      dma_decerr_reg_0 => I_AXI_DMA_REG_MODULE_n_32,
      dma_interr_reg => I_AXI_DMA_REG_MODULE_n_4,
      dma_interr_reg_0 => I_AXI_DMA_REG_MODULE_n_30,
      dma_mm2s_error => dma_mm2s_error,
      dma_s2mm_error => dma_s2mm_error,
      dma_slverr_reg => I_AXI_DMA_REG_MODULE_n_5,
      dma_slverr_reg_0 => I_AXI_DMA_REG_MODULE_n_31,
      \dmacr_i_reg[0]\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_60\,
      \ftch_error_addr_reg[31]_0\(25 downto 0) => ftch_error_addr(31 downto 6),
      idle_reg => I_RST_MODULE_n_19,
      idle_reg_0 => I_AXI_DMA_REG_MODULE_n_29,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => \^m_axi_sg_araddr\(31 downto 6),
      m_axi_sg_arburst(0) => \^m_axi_sg_arburst\(0),
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_arlen(0) => \^m_axi_sg_arlen\(2),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(27 downto 2) => \^m_axi_sg_awaddr\(31 downto 6),
      m_axi_sg_awaddr(1 downto 0) => \^m_axi_sg_awaddr\(4 downto 3),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => \^m_axi_sg_awsize\(1),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      \m_axi_sg_rdata[31]\(0) => \GEN_SG_ENGINE.I_SG_ENGINE_n_324\,
      \m_axi_sg_rdata[31]_0\(84 downto 77) => p_2_in(149 downto 142),
      \m_axi_sg_rdata[31]_0\(76 downto 64) => p_2_in(107 downto 95),
      \m_axi_sg_rdata[31]_0\(63 downto 48) => p_2_in(87 downto 72),
      \m_axi_sg_rdata[31]_0\(47 downto 16) => p_2_in(63 downto 32),
      \m_axi_sg_rdata[31]_0\(15 downto 0) => p_2_in(15 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wready_0 => \GEN_SG_ENGINE.I_SG_ENGINE_n_82\,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_mm2s_ftch_tvalid_new => m_axis_mm2s_ftch_tvalid_new,
      m_axis_s2mm_ftch_tvalid_new => m_axis_s2mm_ftch_tvalid_new,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_cs => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_cs\,
      mm2s_desc_flush => mm2s_desc_flush,
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(16 downto 1) => mm2s_dmacr(31 downto 16),
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_error_reg => \GEN_SG_ENGINE.I_SG_ENGINE_n_75\,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_halted_set0 => \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0\,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      \mm2s_ns0__1\ => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_ns0__1\,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_stop_i => mm2s_stop_i,
      mm2s_updt_decerr_set => mm2s_updt_decerr_set,
      mm2s_updt_interr_set => mm2s_updt_interr_set,
      mm2s_updt_slverr_set => mm2s_updt_slverr_set,
      packet_in_progress => packet_in_progress,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_desc_flush => s2mm_desc_flush,
      s2mm_desc_flush_i0 => s2mm_desc_flush_i0,
      s2mm_dly_irq_set => s2mm_dly_irq_set,
      s2mm_dmacr(16 downto 1) => s2mm_dmacr(31 downto 16),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_stop_i0_out => s2mm_stop_i0_out,
      s2mm_tailpntr_updated => s2mm_tailpntr_updated,
      s2mm_tailpntr_updated_pkt => s2mm_tailpntr_updated_pkt,
      s2mm_tvalid_latch => s2mm_tvalid_latch,
      s2mm_tvalid_latch_del => s2mm_tvalid_latch_del,
      s_axis_cmd_tready => s_axis_mm2s_cmd_tready_split,
      s_axis_mm2s_updtptr_tvalid => s_axis_mm2s_updtptr_tvalid,
      s_axis_mm2s_updtsts_tdata(4 downto 0) => s_axis_mm2s_updtsts_tdata(32 downto 28),
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_cmd_tvalid0 => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tvalid0\,
      s_axis_s2mm_tlast => s_axis_s2mm_tlast_1,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      s_axis_s2mm_updtsts_tdata(4 downto 1) => s_axis_s2mm_updtsts_tdata(31 downto 28),
      s_axis_s2mm_updtsts_tdata(0) => s_axis_s2mm_updtsts_tdata(26),
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sg_decerr_reg => I_AXI_DMA_REG_MODULE_n_9,
      sg_decerr_reg_0 => I_AXI_DMA_REG_MODULE_n_35,
      sg_ftch_error0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0\,
      sg_ftch_error0_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\,
      sg_interr_reg => I_AXI_DMA_REG_MODULE_n_7,
      sg_interr_reg_0 => I_AXI_DMA_REG_MODULE_n_33,
      sg_slverr_reg => I_AXI_DMA_REG_MODULE_n_8,
      sg_slverr_reg_0 => I_AXI_DMA_REG_MODULE_n_34,
      sg_updt_error0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_updt_error0\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^m_axi_sg_wstrb\(0),
      soft_reset => soft_reset,
      \updt_curdesc_reg[31]\(25 downto 0) => s_axis_updtptr_tdata_int(31 downto 6),
      updt_error => updt_error,
      updt_sts_clr => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_clr\,
      updt_sts_clr_1 => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_sts_clr\,
      updt_sts_reg => \GEN_SG_ENGINE.I_SG_ENGINE_n_318\,
      write_cmnd_cmb => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/write_cmnd_cmb\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_mngr
     port map (
      CO(0) => eqOp,
      D(85 downto 78) => p_2_in_0(149 downto 142),
      D(77 downto 65) => p_2_in_0(107 downto 95),
      D(64 downto 49) => p_2_in_0(87 downto 72),
      D(48 downto 17) => p_2_in_0(63 downto 32),
      D(16) => p_2_in_0(30),
      D(15 downto 0) => p_2_in_0(15 downto 0),
      E(0) => \GEN_SG_ENGINE.I_SG_ENGINE_n_215\,
      \GEN_CH1_UPDATE.ch1_active_i_reg\ => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_79\,
      \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]\(85 downto 78) => s_axis_mm2s_cmd_tdata_split(149 downto 142),
      \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]\(77 downto 65) => s_axis_mm2s_cmd_tdata_split(107 downto 95),
      \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]\(64 downto 49) => s_axis_mm2s_cmd_tdata_split(87 downto 72),
      \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]\(48 downto 17) => s_axis_mm2s_cmd_tdata_split(63 downto 32),
      \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]\(16) => s_axis_mm2s_cmd_tdata_split(30),
      \GEN_HOLD_DATA.s_axis_mm2s_cmd_tdata_reg[149]\(15 downto 0) => s_axis_mm2s_cmd_tdata_split(15 downto 0),
      Q(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_NO_QUEUE.I_NO_UPDT_DESC_QUEUE/writing_status\,
      all_is_idle_d1 => \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/all_is_idle_d1\,
      ch1_updt_active => ch1_updt_active,
      cmnds_queued_shift => cmnds_queued_shift,
      dma_mm2s_error => dma_mm2s_error,
      dout(13 downto 10) => m_axis_mm2s_tuser(3 downto 0),
      dout(9 downto 5) => m_axis_mm2s_tid(4 downto 0),
      dout(4 downto 0) => m_axis_mm2s_tdest(4 downto 0),
      empty => info_fifo_empty,
      \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13]\(13 downto 10) => m_axis_mm2s_ftch_tdata_mcdma_new(19 downto 16),
      \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13]\(9 downto 5) => m_axis_mm2s_ftch_tdata_mcdma_new(12 downto 8),
      \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13]\(4 downto 0) => m_axis_mm2s_ftch_tdata_mcdma_new(4 downto 0),
      halted_reg => I_AXI_DMA_REG_MODULE_n_28,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_wdata(19 downto 16) => \^m_axi_sg_wdata\(31 downto 28),
      m_axi_sg_wdata(15 downto 0) => \^m_axi_sg_wdata\(15 downto 0),
      m_axis_mm2s_ftch_tvalid_new => m_axis_mm2s_ftch_tvalid_new,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid => m_axis_mm2s_sts_tvalid,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_cs => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_cs\,
      mm2s_decerr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i\,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_done_reg => \MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER_n_3\,
      mm2s_halt => mm2s_halt,
      mm2s_halted_clr_reg => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_25\,
      mm2s_halted_set => mm2s_halted_set,
      mm2s_halted_set0 => \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0\,
      mm2s_interr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i\,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      mm2s_scndry_resetn => mm2s_scndry_resetn,
      mm2s_slverr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i\,
      mm2s_stop => mm2s_stop,
      mm2s_stop_i => mm2s_stop_i,
      mm2s_strm_wlast => m_axis_mm2s_tlast_i_mcdma,
      \mm2s_tag_reg[0]\ => \MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER_n_7\,
      p_0_in => p_0_in,
      packet_in_progress => packet_in_progress,
      packet_in_progress_reg => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_78\,
      packet_in_progress_reg_0 => \GEN_SG_ENGINE.I_SG_ENGINE_n_172\,
      rd_en_hold0 => rd_en_hold0,
      s2mm_desc_info(9 downto 0) => s2mm_desc_info_in(9 downto 0),
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      s_axis_mm2s_updtptr_tvalid => s_axis_mm2s_updtptr_tvalid,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_tlast => s_axis_s2mm_tlast_1,
      s_axis_s2mm_updtsts_tdata(3 downto 0) => s_axis_s2mm_updtsts_tdata(31 downto 28),
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      \updt_curdesc_reg[31]\(25 downto 0) => s_axis_s2mm_updtptr_tdata(31 downto 6),
      updt_data_reg => \GEN_SG_ENGINE.I_SG_ENGINE_n_316\,
      \updt_desc_reg0_reg[31]\(25 downto 0) => s_axis_updtptr_tdata_int(31 downto 6),
      \updt_desc_reg0_reg[31]_0\(41 downto 16) => m_axis_mm2s_ftch_tdata_new(96 downto 71),
      \updt_desc_reg0_reg[31]_0\(15 downto 0) => m_axis_mm2s_ftch_tdata_new(47 downto 32),
      \updt_desc_reg2_reg[32]\(4 downto 0) => s_axis_mm2s_updtsts_tdata(32 downto 28),
      updt_sts_clr => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_clr\,
      updt_sts_reg => \GEN_SG_ENGINE.I_SG_ENGINE_n_318\,
      write_cmnd_cmb => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/write_cmnd_cmb\
    );
\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen
     port map (
      \GEN_FOR_SYNC.s_valid_d1_reg_0\ => \^axi_dma_tstvec\(0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_0\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ => I_AXI_DMA_REG_MODULE_n_76,
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(1),
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_0_in => p_0_in
    );
\INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm
     port map (
      D(1) => I_RST_MODULE_n_24,
      D(0) => fifo_reset,
      \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\ => I_AXI_DMA_REG_MODULE_n_72,
      \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\ => I_AXI_DMA_REG_MODULE_n_74,
      \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_1\ => I_AXI_DMA_REG_MODULE_n_73,
      Q(0) => tdest_out_int_2(6),
      SR(0) => p_0_in_4,
      axi2ip_wrce(0) => axi2ip_wrce(102),
      ch1_updt_active => ch1_updt_active,
      ch2_update_active => ch2_update_active,
      dest0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dest0\,
      dout(9 downto 0) => s2mm_desc_info_in(9 downto 0),
      first_data => first_data,
      first_data_reg_0 => I_PRMRY_DATAMOVER_n_20,
      first_received_reg_0 => I_PRMRY_DATAMOVER_n_21,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_wdata(3 downto 0) => \^m_axi_sg_wdata\(19 downto 16),
      m_axis_s2mm_sts_tvalid => m_axis_s2mm_sts_tvalid,
      \out\(3) => tdest_out_int(6),
      \out\(2 downto 0) => tdest_out_int(2 downto 0),
      \s2mm_desc_info_int_reg[13]_0\(13 downto 10) => s_axis_s2mm_tuser(3 downto 0),
      \s2mm_desc_info_int_reg[13]_0\(9 downto 5) => s_axis_s2mm_tid(4 downto 0),
      \s2mm_desc_info_int_reg[13]_0\(4 downto 0) => s_axis_s2mm_tdest(4 downto 0),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_eof_s2mm => s2mm_eof_s2mm,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s2mm_strm_wready => \^s_axis_s2mm_tready\,
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      same_tdest_b2b_cdc_to1_reg_0 => same_tdest,
      strm_valid => strm_valid,
      \tdest_out_int_cdc_to1_reg[3]_0\ => \INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN_n_19\,
      \tdest_out_int_cdc_to1_reg[5]_0\ => \INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN_n_17\
    );
\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_s2mm_mngr
     port map (
      D(25 downto 0) => m_axis_mm2s_ftch_tdata_new(96 downto 71),
      E(0) => \GEN_SG_ENGINE.I_SG_ENGINE_n_324\,
      \FSM_onehot_pntr_cs_reg[0]\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_82\,
      \FSM_onehot_pntr_cs_reg[0]_0\ => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_79\,
      \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_13\,
      \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0\(4 downto 1) => s_axis_s2mm_updtsts_tdata(31 downto 28),
      \GEN_DESC_UPDT_NO_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0\(0) => s_axis_s2mm_updtsts_tdata(26),
      \GEN_DESC_UPDT_NO_QUEUE.updt_sts_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_413\,
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]\(84 downto 77) => s_axis_s2mm_cmd_tdata_split(149 downto 142),
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]\(76 downto 64) => s_axis_s2mm_cmd_tdata_split(107 downto 95),
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]\(63 downto 48) => s_axis_s2mm_cmd_tdata_split(87 downto 72),
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]\(47 downto 16) => s_axis_s2mm_cmd_tdata_split(63 downto 32),
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]\(15 downto 0) => s_axis_s2mm_cmd_tdata_split(15 downto 0),
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(84 downto 77) => p_2_in(149 downto 142),
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(76 downto 64) => p_2_in(107 downto 95),
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(63 downto 48) => p_2_in(87 downto 72),
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(47 downto 16) => p_2_in(63 downto 32),
      \GEN_HOLD_DATA.s_axis_s2mm_cmd_tdata_reg[149]_0\(15 downto 0) => p_2_in(15 downto 0),
      \GEN_SM_FOR_NO_LENGTH.s2mm_cs\ => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_NO_LENGTH.s2mm_cs\,
      \GEN_SOF_NO_QUEUE_MODE.s2mm_in_progress_reg\(0) => \I_SG_FETCH_QUEUE/p_0_in6_in\,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]\(2 downto 0) => p_1_in(22 downto 20),
      \INDETERMINATE_BTT_MODE.s2mm_done_reg\ => \S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER_n_3\,
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ => \S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER_n_7\,
      \NOQUEUE_COUNT.cmnds_queued_shift_reg[0]\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_322\,
      Q(25 downto 0) => s_axis_s2mm_updtptr_tdata(31 downto 6),
      all_is_idle_d1 => \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/all_is_idle_d1\,
      all_is_idle_d1_reg => I_RST_MODULE_n_23,
      ch1_updt_active => ch1_updt_active,
      ch2_ftch_active => ch2_ftch_active,
      ch2_update_active => ch2_update_active,
      cmnds_queued_shift => cmnds_queued_shift_3,
      desc_update_done => desc_update_done,
      dma_s2mm_error => dma_s2mm_error,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(31),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(4 downto 3) => \^m_axi_sg_wdata\(27 downto 26),
      m_axi_sg_wdata(2 downto 0) => \^m_axi_sg_wdata\(22 downto 20),
      m_axis_s2mm_ftch_tvalid_new => m_axis_s2mm_ftch_tvalid_new,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid => m_axis_s2mm_sts_tvalid,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_decerr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\,
      s2mm_desc_flush => s2mm_desc_flush,
      s2mm_desc_flush_i0 => s2mm_desc_flush_i0,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_eof_s2mm => s2mm_eof_s2mm,
      s2mm_halt => s2mm_halt,
      s2mm_halted_clr => s2mm_halted_clr,
      s2mm_halted_set => s2mm_halted_set,
      s2mm_halted_set0 => \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\,
      s2mm_interr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\,
      s2mm_scndry_resetn => s2mm_scndry_resetn,
      s2mm_slverr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\,
      s2mm_stop => s2mm_stop,
      s2mm_stop_i0_out => s2mm_stop_i0_out,
      s_axis_mm2s_updtsts_tvalid => s_axis_mm2s_updtsts_tvalid,
      s_axis_s2mm_cmd_tvalid0 => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axis_s2mm_cmd_tvalid0\,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_updtptr_tvalid => s_axis_s2mm_updtptr_tvalid,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      updt_data_reg => \GEN_SG_ENGINE.I_SG_ENGINE_n_411\,
      updt_sts_clr => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_sts_clr\
    );
\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen_0
     port map (
      \GEN_FOR_SYNC.s_last_d1_reg_0\ => I_RST_MODULE_n_23,
      \GEN_FOR_SYNC.s_valid_d1_reg_0\ => \^axi_dma_tstvec\(2),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => I_AXI_DMA_REG_MODULE_n_79,
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(3),
      ch2_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s2mm_strm_wready => \^s_axis_s2mm_tready\,
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
I_AXI_DMA_REG_MODULE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reg_module
     port map (
      CO(0) => \GEN_SG_ENGINE.I_SG_ENGINE_n_39\,
      \FSM_sequential_ftch_cs[0]_i_3\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_76\,
      \FSM_sequential_ftch_cs[0]_i_3_0\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_75\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]\(7 downto 0) => s2mm_irqdelay_status(7 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      \GEN_ASYNC_READ.rvalid_reg\ => I_RST_MODULE_n_17,
      \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\ => s_axi_lite_rvalid,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => I_AXI_DMA_REG_MODULE_n_106,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[102]\(0) => axi2ip_wrce(102),
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[134]\ => m_axi_sg_hrdresetn,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\ => I_AXI_DMA_REG_MODULE_n_72,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[54]\ => I_AXI_DMA_REG_MODULE_n_73,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[78]\ => I_AXI_DMA_REG_MODULE_n_74,
      \GEN_ASYNC_WRITE.bvalid_i_reg\ => axi_lite_reset_n,
      \GEN_ASYNC_WRITE.rdy_to2\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2\,
      \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\ => \INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN_n_17\,
      \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\ => \INCLUDE_S2MM_GATE.I_S2MM_GATE_GEN_n_19\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25 downto 0) => ftch_error_addr(31 downto 6),
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(25 downto 0) => m_axis_mm2s_ftch_tdata_new(96 downto 71),
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(25 downto 0) => m_axis_s2mm_ftch_tdata_mcdma_nxt(31 downto 6),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]\(3) => I_AXI_DMA_REG_MODULE_n_93,
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]\(2) => I_AXI_DMA_REG_MODULE_n_94,
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]\(1) => I_AXI_DMA_REG_MODULE_n_95,
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]\(0) => I_AXI_DMA_REG_MODULE_n_96,
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[6]\ => I_AXI_DMA_REG_MODULE_n_88,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\ => I_AXI_DMA_REG_MODULE_n_76,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ => I_AXI_DMA_REG_MODULE_n_79,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_72\,
      \GEN_S2MM_TDEST.s2mm_curdesc_int2_reg[31]_0\(25 downto 0) => s2mm_curdesc(31 downto 6),
      \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[18]_0\(3) => I_AXI_DMA_REG_MODULE_n_98,
      \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[18]_0\(2) => I_AXI_DMA_REG_MODULE_n_99,
      \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[18]_0\(1) => I_AXI_DMA_REG_MODULE_n_100,
      \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[18]_0\(0) => I_AXI_DMA_REG_MODULE_n_101,
      \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[30]_0\(3) => I_AXI_DMA_REG_MODULE_n_102,
      \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[30]_0\(2) => I_AXI_DMA_REG_MODULE_n_103,
      \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[30]_0\(1) => I_AXI_DMA_REG_MODULE_n_104,
      \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[30]_0\(0) => I_AXI_DMA_REG_MODULE_n_105,
      \GEN_S2MM_TDEST.s2mm_taildesc_int2_reg[6]_0\ => I_AXI_DMA_REG_MODULE_n_97,
      \GEN_S2MM_TDEST.same_tdest_int1_reg_0\ => same_tdest,
      \GEN_S2MM_TDEST.tvalid_latch_reg_0\ => I_AXI_DMA_REG_MODULE_n_81,
      \GEN_S2MM_TDEST.tvalid_latch_reg_1\ => I_AXI_DMA_REG_MODULE_n_83,
      \GEN_S2MM_TDEST.tvalid_latch_reg_2\ => I_RST_MODULE_n_28,
      Q(25 downto 0) => mm2s_curdesc(31 downto 6),
      S(3) => I_AXI_DMA_REG_MODULE_n_89,
      S(2) => I_AXI_DMA_REG_MODULE_n_90,
      S(1) => I_AXI_DMA_REG_MODULE_n_91,
      S(0) => I_AXI_DMA_REG_MODULE_n_92,
      SR(0) => p_0_in_4,
      all_is_idle_d1 => \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/all_is_idle_d1\,
      axi_dma_tstvec(3 downto 2) => \^axi_dma_tstvec\(5 downto 4),
      axi_dma_tstvec(1) => \^axi_dma_tstvec\(2),
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(0),
      bd_eq => bd_eq,
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      \ch1_delay_zero__6\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6\,
      ch1_dly_fast_cnt0 => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_cnt0\,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => \I_SG_FETCH_MNGR/ch1_sg_idle\,
      \ch1_sg_idle1_inferred__0/i__carry__0\(25 downto 0) => ch1_fetch_address_i(31 downto 6),
      \ch1_thresh_count1__1\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_thresh_count1__1\,
      ch2_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\,
      \ch2_delay_zero__6\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6\,
      ch2_dly_fast_cnt0 => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_cnt0\,
      ch2_eof_detected => ch2_eof_detected,
      \ch2_sg_idle1_inferred__0/i__carry__0\(25 downto 0) => ch2_fetch_address_i(31 downto 6),
      \ch2_thresh_count1__1\ => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_thresh_count1__1\,
      dest0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dest0\,
      dma_decerr_reg => I_AXI_DMA_REG_MODULE_n_6,
      dma_decerr_reg_0 => I_AXI_DMA_REG_MODULE_n_32,
      dma_decerr_reg_1 => \GEN_SG_ENGINE.I_SG_ENGINE_n_53\,
      dma_decerr_reg_2 => \GEN_SG_ENGINE.I_SG_ENGINE_n_66\,
      dma_interr_reg => I_AXI_DMA_REG_MODULE_n_4,
      dma_interr_reg_0 => I_AXI_DMA_REG_MODULE_n_30,
      dma_interr_reg_1 => \GEN_SG_ENGINE.I_SG_ENGINE_n_51\,
      dma_interr_reg_2 => \GEN_SG_ENGINE.I_SG_ENGINE_n_64\,
      dma_slverr_reg => I_AXI_DMA_REG_MODULE_n_5,
      dma_slverr_reg_0 => I_AXI_DMA_REG_MODULE_n_31,
      dma_slverr_reg_1 => \GEN_SG_ENGINE.I_SG_ENGINE_n_52\,
      dma_slverr_reg_2 => \GEN_SG_ENGINE.I_SG_ENGINE_n_65\,
      \dmacr_i_reg[0]\ => I_AXI_DMA_REG_MODULE_n_82,
      \dmacr_i_reg[0]_0\ => mm2s_scndry_resetn,
      \dmacr_i_reg[0]_1\ => s2mm_scndry_resetn,
      \dmacr_i_reg[2]\ => I_AXI_DMA_REG_MODULE_n_27,
      \dmacr_i_reg[2]_0\ => I_AXI_DMA_REG_MODULE_n_53,
      halted_reg => I_AXI_DMA_REG_MODULE_n_28,
      halted_reg_0 => I_AXI_DMA_REG_MODULE_n_54,
      halted_reg_1 => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_25\,
      halted_reg_2 => I_RST_MODULE_n_20,
      idle_reg => I_AXI_DMA_REG_MODULE_n_29,
      idle_reg_0 => \GEN_SG_ENGINE.I_SG_ENGINE_n_60\,
      irqthresh_wren_reg(0) => I_AXI_DMA_REG_MODULE_n_84,
      irqthresh_wren_reg_0(0) => I_AXI_DMA_REG_MODULE_n_86,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_arcache(3 downto 0) => \^m_axi_sg_arcache\(3 downto 0),
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_aruser(3 downto 0) => \^m_axi_sg_aruser\(3 downto 0),
      m_axis_mm2s_ftch_tvalid_new => m_axis_mm2s_ftch_tvalid_new,
      m_axis_s2mm_ftch_tvalid_new => m_axis_s2mm_ftch_tvalid_new,
      mm2s_desc_flush => mm2s_desc_flush,
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(16 downto 1) => mm2s_dmacr(31 downto 16),
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_introut => mm2s_introut,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_soft_reset_done => mm2s_soft_reset_done,
      mm2s_stop => mm2s_stop,
      mm2s_stop_i => mm2s_stop_i,
      mm2s_updt_decerr_set => mm2s_updt_decerr_set,
      mm2s_updt_interr_set => mm2s_updt_interr_set,
      mm2s_updt_slverr_set => mm2s_updt_slverr_set,
      \out\(3) => tdest_out_int(6),
      \out\(2 downto 0) => tdest_out_int(2 downto 0),
      p_0_in => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in\,
      packet_in_progress => packet_in_progress,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_desc_flush => s2mm_desc_flush,
      s2mm_dly_irq_set => s2mm_dly_irq_set,
      s2mm_dmacr(16 downto 1) => s2mm_dmacr(31 downto 16),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halted_set => s2mm_halted_set,
      s2mm_introut => s2mm_introut,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_run_stop_del => s2mm_run_stop_del,
      s2mm_soft_reset_done => s2mm_soft_reset_done,
      s2mm_stop => s2mm_stop,
      s2mm_tailpntr_updated => s2mm_tailpntr_updated,
      s2mm_tailpntr_updated_pkt => s2mm_tailpntr_updated_pkt,
      s2mm_tvalid_latch => s2mm_tvalid_latch,
      s2mm_tvalid_latch_del => s2mm_tvalid_latch_del,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(7 downto 0) => s_axi_lite_awaddr(9 downto 2),
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(29 downto 4) => s_axi_lite_wdata(31 downto 6),
      s_axi_lite_wdata(3 downto 0) => s_axi_lite_wdata(3 downto 0),
      s_axi_lite_wready => \^s_axi_lite_wready\,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      scndry_out => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to\,
      sg_decerr_reg => I_AXI_DMA_REG_MODULE_n_9,
      sg_decerr_reg_0 => I_AXI_DMA_REG_MODULE_n_35,
      sg_decerr_reg_1 => \GEN_SG_ENGINE.I_SG_ENGINE_n_58\,
      sg_decerr_reg_2 => \GEN_SG_ENGINE.I_SG_ENGINE_n_69\,
      sg_ftch_error0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0\,
      sg_ftch_error0_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\,
      sg_interr_reg => I_AXI_DMA_REG_MODULE_n_7,
      sg_interr_reg_0 => I_AXI_DMA_REG_MODULE_n_33,
      sg_interr_reg_1 => \GEN_SG_ENGINE.I_SG_ENGINE_n_54\,
      sg_interr_reg_2 => \GEN_SG_ENGINE.I_SG_ENGINE_n_67\,
      sg_slverr_reg => I_AXI_DMA_REG_MODULE_n_8,
      sg_slverr_reg_0 => I_AXI_DMA_REG_MODULE_n_34,
      sg_slverr_reg_1 => \GEN_SG_ENGINE.I_SG_ENGINE_n_56\,
      sg_slverr_reg_2 => \GEN_SG_ENGINE.I_SG_ENGINE_n_68\,
      sg_updt_error0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_updt_error0\,
      soft_reset => soft_reset,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      soft_reset_re0 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0\,
      strm_valid => strm_valid,
      tvalid_int1 => tvalid_int1,
      tvalid_int2 => tvalid_int2,
      updt_error => updt_error
    );
I_PRMRY_DATAMOVER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
     port map (
      CO(0) => eqOp,
      E(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      Q(58 downto 51) => s_axis_mm2s_cmd_tdata(79 downto 72),
      Q(50 downto 18) => s_axis_mm2s_cmd_tdata(64 downto 32),
      Q(17) => s_axis_mm2s_cmd_tdata(30),
      Q(16) => s_axis_mm2s_cmd_tdata(23),
      Q(15 downto 0) => s_axis_mm2s_cmd_tdata(15 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/CACHE_ENABLE.I_CACHE_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/CACHE_ENABLE.I_CACHE_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\(7 downto 4) => m_axis_s2mm_sts_tdata_int(31 downto 28),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\(3 downto 0) => m_axis_s2mm_sts_tdata_int(7 downto 4),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(4 downto 1) => m_axis_mm2s_sts_tdata_int(7 downto 4),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\(0) => m_axis_mm2s_sts_tdata_int(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(56 downto 49) => s_axis_s2mm_cmd_tdata(79 downto 72),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(48 downto 17) => s_axis_s2mm_cmd_tdata(63 downto 32),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(16) => s_axis_s2mm_cmd_tdata(23),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]_0\(15 downto 0) => s_axis_s2mm_cmd_tdata(15 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_PRMRY_DATAMOVER_n_7,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => I_PRMRY_DATAMOVER_n_17,
      empty => info_fifo_empty,
      first_data => first_data,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arcache(3 downto 0) => m_axi_mm2s_arcache(3 downto 0),
      m_axi_mm2s_arlen(3 downto 0) => \^m_axi_mm2s_arlen\(3 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => \^m_axi_mm2s_arsize\(1),
      m_axi_mm2s_aruser(3 downto 0) => m_axi_mm2s_aruser(3 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => \^m_axi_s2mm_awburst\(0),
      m_axi_s2mm_awcache(3 downto 0) => m_axi_s2mm_awcache(3 downto 0),
      m_axi_s2mm_awlen(4 downto 0) => \^m_axi_s2mm_awlen\(4 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(0) => \^m_axi_s2mm_awsize\(1),
      m_axi_s2mm_awuser(3 downto 0) => m_axi_s2mm_awuser(3 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast_i_user => m_axis_mm2s_tlast_i_user,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_strm_wlast => m_axis_mm2s_tlast_i_mcdma,
      \out\ => m_axi_mm2s_aresetn,
      rd_en_hold0 => rd_en_hold0,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s_axis_cmd_tvalid_s => s_axis_s2mm_cmd_tvalid,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_tdata(7 downto 0) => s_axis_s2mm_tdata(7 downto 0),
      s_axis_s2mm_tkeep(0) => s_axis_s2mm_tkeep(0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      s_axis_s2mm_tvalid_0 => I_PRMRY_DATAMOVER_n_20,
      s_axis_s2mm_tvalid_1 => I_PRMRY_DATAMOVER_n_21,
      sig_mmap_rst_reg_n_reg => m_axi_s2mm_aresetn,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_29,
      sig_s_h_halt_reg_reg_0 => I_RST_MODULE_n_30,
      sig_s_ready_out_reg => \^s_axis_s2mm_tready\
    );
I_RST_MODULE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rst_module
     port map (
      D(1) => I_RST_MODULE_n_24,
      D(0) => fifo_reset,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => mm2s_prmry_resetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => m_axi_mm2s_aresetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => s2mm_prmry_resetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2\ => m_axi_s2mm_aresetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3\ => m_axi_sg_hrdresetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4\ => axi_lite_reset_n,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5\ => I_RST_MODULE_n_17,
      \GEN_ASYNC_RESET.halt_i_reg\ => I_RST_MODULE_n_29,
      \GEN_ASYNC_RESET.halt_i_reg_0\ => I_RST_MODULE_n_30,
      \GEN_ASYNC_RESET.s_soft_reset_i_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_61\,
      \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ => I_AXI_DMA_REG_MODULE_n_27,
      \GEN_ASYNC_RESET.s_soft_reset_i_reg_1\ => I_AXI_DMA_REG_MODULE_n_53,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => s2mm_scndry_resetn,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => I_RST_MODULE_n_19,
      \GEN_ASYNC_RESET.scndry_resetn_reg_1\ => I_RST_MODULE_n_20,
      \GEN_ASYNC_RESET.scndry_resetn_reg_2\ => I_RST_MODULE_n_23,
      \GEN_ASYNC_RESET.scndry_resetn_reg_3\ => I_RST_MODULE_n_28,
      \GEN_ASYNC_WRITE.rdy_to2\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2\,
      Q(0) => tdest_out_int_2(6),
      SR(0) => p_0_in_4,
      axi_resetn => axi_resetn,
      dm_m_axi_sg_aresetn => dm_m_axi_sg_aresetn,
      halted_reg => I_AXI_DMA_REG_MODULE_n_54,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_rvalid_0(0) => \I_SG_FETCH_QUEUE/counter0\,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_halted_set => mm2s_halted_set,
      \mm2s_ns0__1\ => \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_ns0__1\,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      mm2s_soft_reset_done => mm2s_soft_reset_done,
      mm2s_stop => mm2s_stop,
      \out\ => mm2s_scndry_resetn,
      p_0_in => p_0_in,
      p_0_in_0 => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_in\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_clr => s2mm_halted_clr,
      s2mm_halted_set => s2mm_halted_set,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_soft_reset_done => s2mm_soft_reset_done,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_cmd_tready => s_axis_mm2s_cmd_tready_split,
      s_axis_cmd_tready_reg(0) => I_RST_MODULE_n_26,
      s_axis_cmd_tready_reg_0(0) => I_RST_MODULE_n_27,
      scndry_out => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to\,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg\,
      soft_reset => soft_reset,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      soft_reset_re0 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0\,
      \status_out_int_reg[30]\ => s_axis_s2mm_cmd_tready_split,
      tvalid_int1 => tvalid_int1,
      tvalid_int2 => tvalid_int2
    );
\MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_cmd_split
     port map (
      CO(0) => eqOp,
      E(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      Q(58 downto 51) => s_axis_mm2s_cmd_tdata(79 downto 72),
      Q(50 downto 18) => s_axis_mm2s_cmd_tdata(64 downto 32),
      Q(17) => s_axis_mm2s_cmd_tdata(30),
      Q(16) => s_axis_mm2s_cmd_tdata(23),
      Q(15 downto 0) => s_axis_mm2s_cmd_tdata(15 downto 0),
      SR(0) => p_0_in_4,
      \SWALLOW_TLAST_GEN.ready_for_next_cmd_tlast_reg_0\ => m_axi_mm2s_aresetn,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ => I_PRMRY_DATAMOVER_n_7,
      \cache_info_reg[31]_0\(85 downto 78) => s_axis_mm2s_cmd_tdata_split(149 downto 142),
      \cache_info_reg[31]_0\(77 downto 65) => s_axis_mm2s_cmd_tdata_split(107 downto 95),
      \cache_info_reg[31]_0\(64 downto 49) => s_axis_mm2s_cmd_tdata_split(87 downto 72),
      \cache_info_reg[31]_0\(48 downto 17) => s_axis_mm2s_cmd_tdata_split(63 downto 32),
      \cache_info_reg[31]_0\(16) => s_axis_mm2s_cmd_tdata_split(30),
      \cache_info_reg[31]_0\(15 downto 0) => s_axis_mm2s_cmd_tdata_split(15 downto 0),
      command_valid_reg_0(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/CACHE_ENABLE.I_CACHE_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_mm2s_sts_tvalid => m_axis_mm2s_sts_tvalid,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tlast_i_user => m_axis_mm2s_tlast_i_user,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      mm2s_decerr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i\,
      mm2s_interr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i\,
      mm2s_slverr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i\,
      mm2s_strm_wlast => m_axis_mm2s_tlast_i_mcdma,
      \out\ => mm2s_scndry_resetn,
      s_axis_cmd_tready => s_axis_mm2s_cmd_tready_split,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      \status_out_int_reg[6]_0\(0) => I_RST_MODULE_n_26,
      \status_out_int_reg[7]_0\(4 downto 1) => m_axis_mm2s_sts_tdata_int(7 downto 4),
      \status_out_int_reg[7]_0\(0) => m_axis_mm2s_sts_tdata_int(0),
      tvalid_unsplit_reg_0 => \MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER_n_3\,
      tvalid_unsplit_reg_1 => \MM2S_SPLIT.I_COMMAND_MM2S_SPLITTER_n_7\,
      \vsize_reg[22]_0\ => s2mm_scndry_resetn
    );
\S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_cmd_split__parameterized0\
     port map (
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER_n_7\,
      Q(56 downto 49) => s_axis_s2mm_cmd_tdata(79 downto 72),
      Q(48 downto 17) => s_axis_s2mm_cmd_tdata(63 downto 32),
      Q(16) => s_axis_s2mm_cmd_tdata(23),
      Q(15 downto 0) => s_axis_s2mm_cmd_tdata(15 downto 0),
      SR(0) => p_0_in_4,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ => I_PRMRY_DATAMOVER_n_17,
      \cache_info_reg[31]_0\(84 downto 77) => s_axis_s2mm_cmd_tdata_split(149 downto 142),
      \cache_info_reg[31]_0\(76 downto 64) => s_axis_s2mm_cmd_tdata_split(107 downto 95),
      \cache_info_reg[31]_0\(63 downto 48) => s_axis_s2mm_cmd_tdata_split(87 downto 72),
      \cache_info_reg[31]_0\(47 downto 16) => s_axis_s2mm_cmd_tdata_split(63 downto 32),
      \cache_info_reg[31]_0\(15 downto 0) => s_axis_s2mm_cmd_tdata_split(15 downto 0),
      command_valid_reg_0(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/CACHE_ENABLE.I_CACHE_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_s2mm_sts_tvalid => m_axis_s2mm_sts_tvalid,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      \out\ => mm2s_scndry_resetn,
      s2mm_decerr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\,
      s2mm_interr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\,
      s2mm_slverr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\,
      s_axis_cmd_tready_reg_0 => s_axis_s2mm_cmd_tready_split,
      s_axis_cmd_tvalid_s => s_axis_s2mm_cmd_tvalid,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      \status_out_int_reg[30]_0\(0) => I_RST_MODULE_n_27,
      \status_out_int_reg[31]_0\(7 downto 4) => m_axis_s2mm_sts_tdata_int(31 downto 28),
      \status_out_int_reg[31]_0\(3 downto 0) => m_axis_s2mm_sts_tdata_int(7 downto 4),
      tvalid_unsplit_reg_0 => \S2MM_SPLIT.I_COMMAND_S2MM_SPLITTER_n_3\,
      tvalid_unsplit_reg_1(2 downto 0) => p_1_in(22 downto 20),
      tvalid_unsplit_reg_2 => s2mm_scndry_resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_mm2s_tdest : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_s2mm_tdest : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_axi_dma_0_0,axi_dma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_dma,Vivado 2024.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_s2mm_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_s2mm_awlen\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^m_axi_s2mm_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_sg_araddr\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^m_axi_sg_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_sg_arlen\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_sg_arsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_sg_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_sg_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_sg_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_sg_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_dma_tstvec_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_U0_m_axi_mm2s_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_mm2s_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_U0_m_axi_mm2s_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_mm2s_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_s2mm_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_U0_m_axi_s2mm_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_m_axi_sg_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_sg_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 25 downto 23 );
  signal NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 1;
  attribute C_INCREASE_THROUGHPUT : integer;
  attribute C_INCREASE_THROUGHPUT of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_dma";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of U0 : label is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of U0 : label is 16;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of U0 : label is 1;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of U0 : label is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of U0 : label is 16;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of U0 : label is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of U0 : label is 26;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of U0 : label is 0;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 8;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of axi_resetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_mode : string;
  attribute x_interface_mode of axi_resetn : signal is "slave AXI_RESETN";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of axi_resetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_MM2S_CLK CLK";
  attribute x_interface_mode of m_axi_mm2s_aclk : signal is "slave M_AXI_MM2S_CLK";
  attribute x_interface_parameter of m_axi_mm2s_aclk : signal is "XIL_INTERFACENAME M_AXI_MM2S_CLK, ASSOCIATED_BUSIF M_AXI_MM2S:M_AXIS_MM2S:M_AXIS_CNTRL, ASSOCIATED_RESET mm2s_prmry_reset_out_n:mm2s_cntrl_reset_out_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY";
  attribute x_interface_info of m_axi_mm2s_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID";
  attribute x_interface_info of m_axi_mm2s_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST";
  attribute x_interface_info of m_axi_mm2s_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY";
  attribute x_interface_info of m_axi_mm2s_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID";
  attribute x_interface_info of m_axi_s2mm_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_S2MM_CLK CLK";
  attribute x_interface_mode of m_axi_s2mm_aclk : signal is "slave M_AXI_S2MM_CLK";
  attribute x_interface_parameter of m_axi_s2mm_aclk : signal is "XIL_INTERFACENAME M_AXI_S2MM_CLK, ASSOCIATED_BUSIF M_AXI_S2MM:S_AXIS_S2MM:S_AXIS_STS, ASSOCIATED_RESET s2mm_prmry_reset_out_n:s2mm_sts_reset_out_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY";
  attribute x_interface_info of m_axi_s2mm_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID";
  attribute x_interface_info of m_axi_s2mm_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY";
  attribute x_interface_info of m_axi_s2mm_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID";
  attribute x_interface_info of m_axi_s2mm_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST";
  attribute x_interface_info of m_axi_s2mm_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY";
  attribute x_interface_info of m_axi_s2mm_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID";
  attribute x_interface_info of m_axi_sg_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_SG_CLK CLK";
  attribute x_interface_mode of m_axi_sg_aclk : signal is "slave M_AXI_SG_CLK";
  attribute x_interface_parameter of m_axi_sg_aclk : signal is "XIL_INTERFACENAME M_AXI_SG_CLK, ASSOCIATED_BUSIF M_AXI_SG, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_sg_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY";
  attribute x_interface_info of m_axi_sg_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID";
  attribute x_interface_info of m_axi_sg_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY";
  attribute x_interface_info of m_axi_sg_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID";
  attribute x_interface_info of m_axi_sg_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY";
  attribute x_interface_info of m_axi_sg_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID";
  attribute x_interface_info of m_axi_sg_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST";
  attribute x_interface_info of m_axi_sg_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY";
  attribute x_interface_info of m_axi_sg_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID";
  attribute x_interface_info of m_axi_sg_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST";
  attribute x_interface_info of m_axi_sg_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY";
  attribute x_interface_info of m_axi_sg_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID";
  attribute x_interface_info of m_axis_mm2s_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST";
  attribute x_interface_info of m_axis_mm2s_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY";
  attribute x_interface_info of m_axis_mm2s_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID";
  attribute x_interface_info of mm2s_introut : signal is "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT";
  attribute x_interface_mode of mm2s_introut : signal is "master MM2S_INTROUT";
  attribute x_interface_parameter of mm2s_introut : signal is "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of mm2s_prmry_reset_out_n : signal is "xilinx.com:signal:reset:1.0 MM2S_PRMRY_RESET_OUT_N RST";
  attribute x_interface_mode of mm2s_prmry_reset_out_n : signal is "master MM2S_PRMRY_RESET_OUT_N";
  attribute x_interface_parameter of mm2s_prmry_reset_out_n : signal is "XIL_INTERFACENAME MM2S_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s2mm_introut : signal is "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT";
  attribute x_interface_mode of s2mm_introut : signal is "master S2MM_INTROUT";
  attribute x_interface_parameter of s2mm_introut : signal is "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s2mm_prmry_reset_out_n : signal is "xilinx.com:signal:reset:1.0 S2MM_PRMRY_RESET_OUT_N RST";
  attribute x_interface_mode of s2mm_prmry_reset_out_n : signal is "master S2MM_PRMRY_RESET_OUT_N";
  attribute x_interface_parameter of s2mm_prmry_reset_out_n : signal is "XIL_INTERFACENAME S2MM_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_mode of s_axi_lite_aclk : signal is "slave S_AXI_LITE_ACLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_mode of s_axi_lite_awvalid : signal is "slave S_AXI_LITE";
  attribute x_interface_parameter of s_axi_lite_awvalid : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of s_axis_s2mm_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST";
  attribute x_interface_info of s_axis_s2mm_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY";
  attribute x_interface_info of s_axis_s2mm_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID";
  attribute x_interface_info of m_axi_mm2s_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR";
  attribute x_interface_mode of m_axi_mm2s_araddr : signal is "master M_AXI_MM2S";
  attribute x_interface_parameter of m_axi_mm2s_araddr : signal is "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 4, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST";
  attribute x_interface_info of m_axi_mm2s_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE";
  attribute x_interface_info of m_axi_mm2s_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN";
  attribute x_interface_info of m_axi_mm2s_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT";
  attribute x_interface_info of m_axi_mm2s_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE";
  attribute x_interface_info of m_axi_mm2s_aruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARUSER";
  attribute x_interface_info of m_axi_mm2s_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA";
  attribute x_interface_info of m_axi_mm2s_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP";
  attribute x_interface_info of m_axi_s2mm_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR";
  attribute x_interface_mode of m_axi_s2mm_awaddr : signal is "master M_AXI_S2MM";
  attribute x_interface_parameter of m_axi_s2mm_awaddr : signal is "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 4, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST";
  attribute x_interface_info of m_axi_s2mm_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE";
  attribute x_interface_info of m_axi_s2mm_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN";
  attribute x_interface_info of m_axi_s2mm_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT";
  attribute x_interface_info of m_axi_s2mm_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE";
  attribute x_interface_info of m_axi_s2mm_awuser : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWUSER";
  attribute x_interface_info of m_axi_s2mm_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP";
  attribute x_interface_info of m_axi_s2mm_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA";
  attribute x_interface_info of m_axi_s2mm_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB";
  attribute x_interface_info of m_axi_sg_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARADDR";
  attribute x_interface_info of m_axi_sg_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARBURST";
  attribute x_interface_info of m_axi_sg_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARCACHE";
  attribute x_interface_info of m_axi_sg_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARLEN";
  attribute x_interface_info of m_axi_sg_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARPROT";
  attribute x_interface_info of m_axi_sg_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARSIZE";
  attribute x_interface_info of m_axi_sg_aruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARUSER";
  attribute x_interface_info of m_axi_sg_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWADDR";
  attribute x_interface_mode of m_axi_sg_awaddr : signal is "master M_AXI_SG";
  attribute x_interface_parameter of m_axi_sg_awaddr : signal is "XIL_INTERFACENAME M_AXI_SG, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 4, ARUSER_WIDTH 4, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_sg_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWBURST";
  attribute x_interface_info of m_axi_sg_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWCACHE";
  attribute x_interface_info of m_axi_sg_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWLEN";
  attribute x_interface_info of m_axi_sg_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWPROT";
  attribute x_interface_info of m_axi_sg_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWSIZE";
  attribute x_interface_info of m_axi_sg_awuser : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWUSER";
  attribute x_interface_info of m_axi_sg_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BRESP";
  attribute x_interface_info of m_axi_sg_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RDATA";
  attribute x_interface_info of m_axi_sg_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RRESP";
  attribute x_interface_info of m_axi_sg_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WDATA";
  attribute x_interface_info of m_axi_sg_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WSTRB";
  attribute x_interface_info of m_axis_mm2s_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA";
  attribute x_interface_mode of m_axis_mm2s_tdata : signal is "master M_AXIS_MM2S";
  attribute x_interface_parameter of m_axis_mm2s_tdata : signal is "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 4, TDEST_WIDTH 5, TID_WIDTH 5, TUSER_WIDTH 4, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of m_axis_mm2s_tdest : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDEST";
  attribute x_interface_info of m_axis_mm2s_tid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TID";
  attribute x_interface_info of m_axis_mm2s_tkeep : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP";
  attribute x_interface_info of m_axis_mm2s_tuser : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
  attribute x_interface_info of s_axis_s2mm_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA";
  attribute x_interface_mode of s_axis_s2mm_tdata : signal is "slave S_AXIS_S2MM";
  attribute x_interface_parameter of s_axis_s2mm_tdata : signal is "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 1, TDEST_WIDTH 5, TID_WIDTH 5, TUSER_WIDTH 4, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_s2mm_tdest : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDEST";
  attribute x_interface_info of s_axis_s2mm_tid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TID";
  attribute x_interface_info of s_axis_s2mm_tkeep : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP";
  attribute x_interface_info of s_axis_s2mm_tuser : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TUSER";
begin
  axi_dma_tstvec(31) <= \<const0>\;
  axi_dma_tstvec(30) <= \<const0>\;
  axi_dma_tstvec(29) <= \<const0>\;
  axi_dma_tstvec(28) <= \<const0>\;
  axi_dma_tstvec(27) <= \<const0>\;
  axi_dma_tstvec(26) <= \<const0>\;
  axi_dma_tstvec(25) <= \<const0>\;
  axi_dma_tstvec(24) <= \<const0>\;
  axi_dma_tstvec(23) <= \<const0>\;
  axi_dma_tstvec(22) <= \<const0>\;
  axi_dma_tstvec(21) <= \<const0>\;
  axi_dma_tstvec(20) <= \<const0>\;
  axi_dma_tstvec(19) <= \<const0>\;
  axi_dma_tstvec(18) <= \<const0>\;
  axi_dma_tstvec(17) <= \<const0>\;
  axi_dma_tstvec(16) <= \<const0>\;
  axi_dma_tstvec(15) <= \<const0>\;
  axi_dma_tstvec(14) <= \<const0>\;
  axi_dma_tstvec(13) <= \<const0>\;
  axi_dma_tstvec(12) <= \<const0>\;
  axi_dma_tstvec(11) <= \<const0>\;
  axi_dma_tstvec(10) <= \<const0>\;
  axi_dma_tstvec(9) <= \<const0>\;
  axi_dma_tstvec(8) <= \<const0>\;
  axi_dma_tstvec(7) <= \<const0>\;
  axi_dma_tstvec(6) <= \<const0>\;
  axi_dma_tstvec(5 downto 0) <= \^axi_dma_tstvec\(5 downto 0);
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3 downto 0) <= \^m_axi_mm2s_arlen\(3 downto 0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1) <= \^m_axi_mm2s_arsize\(1);
  m_axi_mm2s_arsize(0) <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \^m_axi_s2mm_awburst\(0);
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5) <= \<const0>\;
  m_axi_s2mm_awlen(4 downto 0) <= \^m_axi_s2mm_awlen\(4 downto 0);
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1) <= \^m_axi_s2mm_awsize\(1);
  m_axi_s2mm_awsize(0) <= \<const0>\;
  m_axi_sg_araddr(31 downto 6) <= \^m_axi_sg_araddr\(31 downto 6);
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \^m_axi_sg_arburst\(0);
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2 downto 0) <= \^m_axi_sg_arlen\(2 downto 0);
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \^m_axi_sg_arsize\(1);
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_awaddr(31 downto 6) <= \^m_axi_sg_awaddr\(31 downto 6);
  m_axi_sg_awaddr(5) <= \<const0>\;
  m_axi_sg_awaddr(4 downto 2) <= \^m_axi_sg_awaddr\(4 downto 2);
  m_axi_sg_awaddr(1) <= \<const0>\;
  m_axi_sg_awaddr(0) <= \<const0>\;
  m_axi_sg_awburst(1) <= \<const0>\;
  m_axi_sg_awburst(0) <= \^m_axi_sg_awburst\(0);
  m_axi_sg_awlen(7) <= \<const0>\;
  m_axi_sg_awlen(6) <= \<const0>\;
  m_axi_sg_awlen(5) <= \<const0>\;
  m_axi_sg_awlen(4) <= \<const0>\;
  m_axi_sg_awlen(3) <= \<const0>\;
  m_axi_sg_awlen(2) <= \<const0>\;
  m_axi_sg_awlen(1) <= \<const0>\;
  m_axi_sg_awlen(0) <= \<const0>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awsize(2) <= \<const0>\;
  m_axi_sg_awsize(1) <= \^m_axi_sg_awsize\(1);
  m_axi_sg_awsize(0) <= \<const0>\;
  m_axi_sg_wdata(31 downto 26) <= \^m_axi_sg_wdata\(31 downto 26);
  m_axi_sg_wdata(25) <= \<const0>\;
  m_axi_sg_wdata(24) <= \<const0>\;
  m_axi_sg_wdata(23) <= \<const0>\;
  m_axi_sg_wdata(22 downto 0) <= \^m_axi_sg_wdata\(22 downto 0);
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma
     port map (
      axi_dma_tstvec(31 downto 6) => NLW_U0_axi_dma_tstvec_UNCONNECTED(31 downto 6),
      axi_dma_tstvec(5 downto 0) => \^axi_dma_tstvec\(5 downto 0),
      axi_resetn => axi_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1) => NLW_U0_m_axi_mm2s_arburst_UNCONNECTED(1),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arcache(3 downto 0) => m_axi_mm2s_arcache(3 downto 0),
      m_axi_mm2s_arlen(7 downto 4) => NLW_U0_m_axi_mm2s_arlen_UNCONNECTED(7 downto 4),
      m_axi_mm2s_arlen(3 downto 0) => \^m_axi_mm2s_arlen\(3 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => NLW_U0_m_axi_mm2s_arprot_UNCONNECTED(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2) => NLW_U0_m_axi_mm2s_arsize_UNCONNECTED(2),
      m_axi_mm2s_arsize(1) => \^m_axi_mm2s_arsize\(1),
      m_axi_mm2s_arsize(0) => NLW_U0_m_axi_mm2s_arsize_UNCONNECTED(0),
      m_axi_mm2s_aruser(3 downto 0) => m_axi_mm2s_aruser(3 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(31 downto 0) => m_axi_mm2s_rdata(31 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1) => NLW_U0_m_axi_s2mm_awburst_UNCONNECTED(1),
      m_axi_s2mm_awburst(0) => \^m_axi_s2mm_awburst\(0),
      m_axi_s2mm_awcache(3 downto 0) => m_axi_s2mm_awcache(3 downto 0),
      m_axi_s2mm_awlen(7 downto 5) => NLW_U0_m_axi_s2mm_awlen_UNCONNECTED(7 downto 5),
      m_axi_s2mm_awlen(4 downto 0) => \^m_axi_s2mm_awlen\(4 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => NLW_U0_m_axi_s2mm_awprot_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2) => NLW_U0_m_axi_s2mm_awsize_UNCONNECTED(2),
      m_axi_s2mm_awsize(1) => \^m_axi_s2mm_awsize\(1),
      m_axi_s2mm_awsize(0) => NLW_U0_m_axi_s2mm_awsize_UNCONNECTED(0),
      m_axi_s2mm_awuser(3 downto 0) => m_axi_s2mm_awuser(3 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(31 downto 6) => \^m_axi_sg_araddr\(31 downto 6),
      m_axi_sg_araddr(5 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(5 downto 0),
      m_axi_sg_arburst(1) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1),
      m_axi_sg_arburst(0) => \^m_axi_sg_arburst\(0),
      m_axi_sg_arcache(3 downto 0) => m_axi_sg_arcache(3 downto 0),
      m_axi_sg_arlen(7 downto 3) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 3),
      m_axi_sg_arlen(2 downto 0) => \^m_axi_sg_arlen\(2 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2),
      m_axi_sg_arsize(1) => \^m_axi_sg_arsize\(1),
      m_axi_sg_arsize(0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(0),
      m_axi_sg_aruser(3 downto 0) => m_axi_sg_aruser(3 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 6) => \^m_axi_sg_awaddr\(31 downto 6),
      m_axi_sg_awaddr(5) => NLW_U0_m_axi_sg_awaddr_UNCONNECTED(5),
      m_axi_sg_awaddr(4 downto 2) => \^m_axi_sg_awaddr\(4 downto 2),
      m_axi_sg_awaddr(1 downto 0) => NLW_U0_m_axi_sg_awaddr_UNCONNECTED(1 downto 0),
      m_axi_sg_awburst(1) => NLW_U0_m_axi_sg_awburst_UNCONNECTED(1),
      m_axi_sg_awburst(0) => \^m_axi_sg_awburst\(0),
      m_axi_sg_awcache(3 downto 0) => m_axi_sg_awcache(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => NLW_U0_m_axi_sg_awlen_UNCONNECTED(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => NLW_U0_m_axi_sg_awprot_UNCONNECTED(2 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2) => NLW_U0_m_axi_sg_awsize_UNCONNECTED(2),
      m_axi_sg_awsize(1) => \^m_axi_sg_awsize\(1),
      m_axi_sg_awsize(0) => NLW_U0_m_axi_sg_awsize_UNCONNECTED(0),
      m_axi_sg_awuser(3 downto 0) => m_axi_sg_awuser(3 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(31 downto 26) => \^m_axi_sg_wdata\(31 downto 26),
      m_axi_sg_wdata(25 downto 23) => NLW_U0_m_axi_sg_wdata_UNCONNECTED(25 downto 23),
      m_axi_sg_wdata(22 downto 0) => \^m_axi_sg_wdata\(22 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wstrb(3 downto 0) => m_axi_sg_wstrb(3 downto 0),
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED(31 downto 0),
      m_axis_mm2s_cntrl_tkeep(3 downto 0) => NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED(3 downto 0),
      m_axis_mm2s_cntrl_tlast => NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED,
      m_axis_mm2s_cntrl_tready => '0',
      m_axis_mm2s_cntrl_tvalid => NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tdest(4 downto 0) => m_axis_mm2s_tdest(4 downto 0),
      m_axis_mm2s_tid(4 downto 0) => m_axis_mm2s_tid(4 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(3 downto 0) => m_axis_mm2s_tuser(3 downto 0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_cntrl_reset_out_n => NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED,
      mm2s_introut => mm2s_introut,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      s2mm_introut => s2mm_introut,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_sts_reset_out_n => NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(9 downto 2) => s_axi_lite_awaddr(9 downto 2),
      s_axi_lite_awaddr(1 downto 0) => B"00",
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => NLW_U0_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => NLW_U0_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 6) => s_axi_lite_wdata(31 downto 6),
      s_axi_lite_wdata(5 downto 4) => B"00",
      s_axi_lite_wdata(3 downto 0) => s_axi_lite_wdata(3 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_sts_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_s2mm_sts_tkeep(3 downto 0) => B"1111",
      s_axis_s2mm_sts_tlast => '0',
      s_axis_s2mm_sts_tready => NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED,
      s_axis_s2mm_sts_tvalid => '0',
      s_axis_s2mm_tdata(7 downto 0) => s_axis_s2mm_tdata(7 downto 0),
      s_axis_s2mm_tdest(4 downto 0) => s_axis_s2mm_tdest(4 downto 0),
      s_axis_s2mm_tid(4 downto 0) => s_axis_s2mm_tid(4 downto 0),
      s_axis_s2mm_tkeep(0) => s_axis_s2mm_tkeep(0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tuser(3 downto 0) => s_axis_s2mm_tuser(3 downto 0),
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
end STRUCTURE;
