Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Aug  8 14:51:37 2019
| Host              : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file top_level_wrapper_timing_summary_postroute_physopted.rpt -pb top_level_wrapper_timing_summary_postroute_physopted.pb -rpx top_level_wrapper_timing_summary_postroute_physopted.rpx
| Design            : top_level_wrapper
| Device            : xczu29dr-ffvf1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.207        0.000                      0               171914        0.010        0.000                      0               171522        0.500        0.000                       0                 49031  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                              ------------         ----------      --------------
RFADC0_CLK                                                         {0.000 2.000}        4.000           250.000         
RFADC0_CLK_dummy                                                   {0.000 2.000}        4.000           250.000         
RFADC1_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC1_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFADC2_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFADC3_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFDAC0_CLK                                                         {0.000 2.000}        4.000           250.000         
RFDAC1_CLK                                                         {0.000 2.000}        4.000           250.000         
RFDAC2_CLK                                                         {0.000 2.000}        4.000           250.000         
RFDAC3_CLK                                                         {0.000 2.000}        4.000           250.000         
diff_clock_rtl_clk_p                                               {0.000 1.666}        3.333           300.030         
  clk_out1_top_level_clk_wiz_1_0                                   {0.000 4.999}        9.999           100.010         
top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}       33.333          30.000          
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}       33.333          30.000          
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}       66.666          15.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RFADC0_CLK                                                           0.207        0.000                      0                16587        0.015        0.000                      0                16587        1.200        0.000                       0                  1797  
RFDAC0_CLK                                                           0.329        0.000                      0                17541        0.010        0.000                      0                17541        1.200        0.000                       0                  6499  
RFDAC1_CLK                                                           0.383        0.000                      0                17433        0.011        0.000                      0                17433        1.200        0.000                       0                  6436  
RFDAC2_CLK                                                           0.306        0.000                      0                17431        0.011        0.000                      0                17431        1.200        0.000                       0                  6434  
RFDAC3_CLK                                                           0.568        0.000                      0                17431        0.012        0.000                      0                17431        1.200        0.000                       0                  6434  
diff_clock_rtl_clk_p                                                                                                                                                                                             0.500        0.000                       0                     1  
  clk_out1_top_level_clk_wiz_1_0                                     2.225        0.000                      0                74180        0.010        0.000                      0                74180        3.399        0.000                       0                 21138  
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.326        0.000                      0                  251        0.019        0.000                      0                  251       16.134        0.000                       0                   251  
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       30.821        0.000                      0                   48        0.496        0.000                      0                   48       33.058        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
RFDAC0_CLK                      RFADC0_CLK                            1.671        0.000                      0                   69        0.139        0.000                      0                   69  
clk_out1_top_level_clk_wiz_1_0  RFADC0_CLK                            9.474        0.000                      0                   64                                                                        
RFDAC1_CLK                      RFDAC0_CLK                            0.994        0.000                      0                   19        0.302        0.000                      0                   19  
RFDAC2_CLK                      RFDAC0_CLK                            1.288        0.000                      0                   19        0.271        0.000                      0                   19  
RFDAC3_CLK                      RFDAC0_CLK                            0.762        0.000                      0                   19        0.682        0.000                      0                   19  
clk_out1_top_level_clk_wiz_1_0  RFDAC0_CLK                            9.498        0.000                      0                   36                                                                        
RFDAC0_CLK                      RFDAC1_CLK                            1.613        0.000                      0                  288        0.083        0.000                      0                  288  
clk_out1_top_level_clk_wiz_1_0  RFDAC1_CLK                            9.060        0.000                      0                   32                                                                        
RFDAC0_CLK                      RFDAC2_CLK                            1.542        0.000                      0                  288        0.150        0.000                      0                  288  
clk_out1_top_level_clk_wiz_1_0  RFDAC2_CLK                            9.234        0.000                      0                   32                                                                        
RFDAC0_CLK                      RFDAC3_CLK                            1.143        0.000                      0                  288        0.082        0.000                      0                  288  
clk_out1_top_level_clk_wiz_1_0  RFDAC3_CLK                            9.576        0.000                      0                   32                                                                        
RFADC0_CLK                      clk_out1_top_level_clk_wiz_1_0        3.610        0.000                      0                   64                                                                        
RFDAC0_CLK                      clk_out1_top_level_clk_wiz_1_0        3.427        0.000                      0                   36                                                                        
RFDAC1_CLK                      clk_out1_top_level_clk_wiz_1_0        3.476        0.000                      0                   32                                                                        
RFDAC2_CLK                      clk_out1_top_level_clk_wiz_1_0        3.537        0.000                      0                   32                                                                        
RFDAC3_CLK                      clk_out1_top_level_clk_wiz_1_0        3.496        0.000                      0                   32                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                   From Clock                                                   To Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                   ----------                                                   --------                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                            RFADC0_CLK                                                   RFADC0_CLK                                                         2.077        0.000                      0                   68        0.469        0.000                      0                   68  
**async_default**                                            RFDAC0_CLK                                                   RFDAC0_CLK                                                         1.312        0.000                      0                 2650        0.122        0.000                      0                 2650  
**async_default**                                            RFDAC1_CLK                                                   RFDAC1_CLK                                                         1.898        0.000                      0                 2628        0.106        0.000                      0                 2628  
**async_default**                                            RFDAC2_CLK                                                   RFDAC2_CLK                                                         1.262        0.000                      0                 2628        0.160        0.000                      0                 2628  
**async_default**                                            RFDAC3_CLK                                                   RFDAC3_CLK                                                         0.825        0.000                      0                 2628        0.254        0.000                      0                 2628  
**async_default**                                            clk_out1_top_level_clk_wiz_1_0                               clk_out1_top_level_clk_wiz_1_0                                     7.119        0.000                      0                   17        1.257        0.000                      0                   17  
**async_default**                                            top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       32.213        0.000                      0                    1       33.230        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RFADC0_CLK
  To Clock:  RFADC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.145ns (4.509%)  route 3.071ns (95.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 7.222 - 4.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.717ns, distribution 1.575ns)
  Clock Net Delay (Destination): 2.836ns (routing 1.559ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.292     3.819    top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X81Y228        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.898 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/Q
                         net (fo=129, routed)         0.933     4.831    top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel
    SLICE_X79Y207        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     4.897 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/m_axis_tdata[109]_INST_0/O
                         net (fo=32, routed)          2.138     7.035    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X4Y67         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.836     7.222    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y67         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17/CLKARDCLK
                         clock pessimism              0.299     7.521    
                         clock uncertainty           -0.035     7.486    
    RAMB36_X4Y67         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                     -0.244     7.242    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17
  -------------------------------------------------------------------
                         required time                          7.242    
                         arrival time                          -7.035    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.145ns (4.502%)  route 3.076ns (95.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 7.228 - 4.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.717ns, distribution 1.575ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.559ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.292     3.819    top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X81Y228        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.898 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/Q
                         net (fo=129, routed)         0.933     4.831    top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel
    SLICE_X79Y207        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     4.897 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/m_axis_tdata[109]_INST_0/O
                         net (fo=32, routed)          2.143     7.040    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X4Y64         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.842     7.228    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y64         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14/CLKARDCLK
                         clock pessimism              0.299     7.527    
                         clock uncertainty           -0.035     7.492    
    RAMB36_X4Y64         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                     -0.244     7.248    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14
  -------------------------------------------------------------------
                         required time                          7.248    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.114ns (3.647%)  route 3.012ns (96.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 7.222 - 4.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.341ns (routing 1.717ns, distribution 1.624ns)
  Clock Net Delay (Destination): 2.836ns (routing 1.559ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.341     3.868    top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X91Y138        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.947 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[104]/Q
                         net (fo=1, routed)           1.847     5.794    top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b[104]
    SLICE_X65Y266        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     5.829 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/m_axis_tdata[104]_INST_0/O
                         net (fo=32, routed)          1.165     6.994    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X4Y67         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.836     7.222    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y67         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17/CLKARDCLK
                         clock pessimism              0.299     7.521    
                         clock uncertainty           -0.035     7.486    
    RAMB36_X4Y67         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.261     7.225    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17
  -------------------------------------------------------------------
                         required time                          7.225    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 2.564ns (73.805%)  route 0.910ns (26.195%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 7.232 - 4.000 ) 
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.376ns (routing 1.717ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.559ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.376     3.903    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X6Y73         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y73         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[12])
                                                      1.038     4.941 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CASDOUTB[12]
                         net (fo=1, routed)           0.028     4.969    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55
    RAMB36_X6Y74         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[12]_CASDOUTB[12])
                                                      0.210     5.179 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CASDOUTB[12]
                         net (fo=1, routed)           0.028     5.207    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55
    RAMB36_X6Y75         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[12]_CASDOUTB[12])
                                                      0.210     5.417 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CASDOUTB[12]
                         net (fo=1, routed)           0.028     5.445    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55
    RAMB36_X6Y76         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[12]_CASDOUTB[12])
                                                      0.210     5.655 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CASDOUTB[12]
                         net (fo=1, routed)           0.028     5.683    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55
    RAMB36_X6Y77         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[12]_CASDOUTB[12])
                                                      0.210     5.893 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CASDOUTB[12]
                         net (fo=1, routed)           0.028     5.921    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55
    RAMB36_X6Y78         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[12]_CASDOUTB[12])
                                                      0.210     6.131 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CASDOUTB[12]
                         net (fo=1, routed)           0.028     6.159    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7_n_55
    RAMB36_X6Y79         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[12]_CASDOUTB[12])
                                                      0.210     6.369 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/CASDOUTB[12]
                         net (fo=1, routed)           0.028     6.397    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_55
    RAMB36_X6Y80         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[12]_DOUTBDOUT[12])
                                                      0.117     6.514 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/DOUTBDOUT[12]
                         net (fo=1, routed)           0.666     7.180    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_119
    SLICE_X58Y374        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     7.329 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_1/O
                         net (fo=1, routed)           0.048     7.377    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_1_n_0
    SLICE_X58Y374        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.846     7.232    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X58Y374        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]/C
                         clock pessimism              0.391     7.623    
                         clock uncertainty           -0.035     7.588    
    SLICE_X58Y374        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.613    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.145ns (4.553%)  route 3.040ns (95.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 7.221 - 4.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.717ns, distribution 1.575ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.559ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.292     3.819    top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X81Y228        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.898 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/Q
                         net (fo=129, routed)         0.933     4.831    top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel
    SLICE_X79Y207        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     4.897 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/m_axis_tdata[109]_INST_0/O
                         net (fo=32, routed)          2.107     7.004    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X4Y65         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.835     7.221    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y65         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15/CLKARDCLK
                         clock pessimism              0.299     7.520    
                         clock uncertainty           -0.035     7.485    
    RAMB36_X4Y65         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                     -0.244     7.241    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15
  -------------------------------------------------------------------
                         required time                          7.241    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.145ns (4.543%)  route 3.047ns (95.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 7.233 - 4.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.717ns, distribution 1.575ns)
  Clock Net Delay (Destination): 2.847ns (routing 1.559ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.292     3.819    top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X81Y228        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.898 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg/Q
                         net (fo=129, routed)         0.933     4.831    top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.sel
    SLICE_X79Y207        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     4.897 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/m_axis_tdata[109]_INST_0/O
                         net (fo=32, routed)          2.114     7.011    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X4Y63         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.847     7.233    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y63         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/CLKARDCLK
                         clock pessimism              0.299     7.532    
                         clock uncertainty           -0.035     7.497    
    RAMB36_X4Y63         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                     -0.244     7.253    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 2.514ns (74.335%)  route 0.868ns (25.665%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 7.214 - 4.000 ) 
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.360ns (routing 1.717ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.828ns (routing 1.559ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.360     3.887    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X7Y52         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[10])
                                                      1.038     4.925 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CASDOUTB[10]
                         net (fo=1, routed)           0.028     4.953    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57
    RAMB36_X7Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     5.163 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CASDOUTB[10]
                         net (fo=1, routed)           0.028     5.191    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57
    RAMB36_X7Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     5.401 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CASDOUTB[10]
                         net (fo=1, routed)           0.028     5.429    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57
    RAMB36_X7Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     5.639 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CASDOUTB[10]
                         net (fo=1, routed)           0.028     5.667    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57
    RAMB36_X7Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     5.877 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CASDOUTB[10]
                         net (fo=1, routed)           0.028     5.905    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57
    RAMB36_X7Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     6.115 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CASDOUTB[10]
                         net (fo=1, routed)           0.028     6.143    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7_n_57
    RAMB36_X7Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     6.353 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/CASDOUTB[10]
                         net (fo=1, routed)           0.028     6.381    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_57
    RAMB36_X7Y59         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_DOUTBDOUT[10])
                                                      0.117     6.498 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/DOUTBDOUT[10]
                         net (fo=1, routed)           0.626     7.124    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9_n_121
    SLICE_X59Y308        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099     7.223 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_1/O
                         net (fo=1, routed)           0.046     7.269    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_1_n_0
    SLICE_X59Y308        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.828     7.214    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X59Y308        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]/C
                         clock pessimism              0.307     7.521    
                         clock uncertainty           -0.035     7.486    
    SLICE_X59Y308        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.511    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_26/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 2.504ns (71.298%)  route 1.008ns (28.702%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 7.234 - 4.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.324ns (routing 1.717ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.559ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.324     3.851    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X7Y37         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_26/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[12])
                                                      1.038     4.889 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_26/CASDOUTB[12]
                         net (fo=1, routed)           0.028     4.917    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_26_n_55
    RAMB36_X7Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[12]_CASDOUTB[12])
                                                      0.210     5.127 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_27/CASDOUTB[12]
                         net (fo=1, routed)           0.028     5.155    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_27_n_55
    RAMB36_X7Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[12]_CASDOUTB[12])
                                                      0.210     5.365 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_28/CASDOUTB[12]
                         net (fo=1, routed)           0.028     5.393    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_28_n_55
    RAMB36_X7Y40         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[12]_CASDOUTB[12])
                                                      0.210     5.603 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_29/CASDOUTB[12]
                         net (fo=1, routed)           0.028     5.631    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_29_n_55
    RAMB36_X7Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[12]_CASDOUTB[12])
                                                      0.210     5.841 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_30/CASDOUTB[12]
                         net (fo=1, routed)           0.028     5.869    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_30_n_55
    RAMB36_X7Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[12]_CASDOUTB[12])
                                                      0.210     6.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_31/CASDOUTB[12]
                         net (fo=1, routed)           0.028     6.107    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_31_n_55
    RAMB36_X7Y43         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[12]_CASDOUTB[12])
                                                      0.210     6.317 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_32/CASDOUTB[12]
                         net (fo=1, routed)           0.028     6.345    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_32_n_55
    RAMB36_X7Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[12]_DOUTBDOUT[12])
                                                      0.117     6.462 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_33/DOUTBDOUT[12]
                         net (fo=1, routed)           0.763     7.225    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_33_n_119
    SLICE_X65Y196        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     7.314 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_1/O
                         net (fo=1, routed)           0.049     7.363    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][12]_i_1_n_0
    SLICE_X65Y196        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.848     7.234    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X65Y196        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]/C
                         clock pessimism              0.385     7.619    
                         clock uncertainty           -0.035     7.583    
    SLICE_X65Y196        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.608    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]
  -------------------------------------------------------------------
                         required time                          7.608    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_18/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 2.529ns (73.818%)  route 0.897ns (26.182%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 7.234 - 4.000 ) 
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.348ns (routing 1.717ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.559ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.348     3.875    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X6Y63         RAMB36E2                                     r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y63         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[14])
                                                      1.030     4.905 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_18/CASDOUTB[14]
                         net (fo=1, routed)           0.029     4.934    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_18_n_53
    RAMB36_X6Y64         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[14]_CASDOUTB[14])
                                                      0.210     5.144 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_19/CASDOUTB[14]
                         net (fo=1, routed)           0.029     5.173    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_19_n_53
    RAMB36_X6Y65         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[14]_CASDOUTB[14])
                                                      0.210     5.383 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_20/CASDOUTB[14]
                         net (fo=1, routed)           0.029     5.412    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_20_n_53
    RAMB36_X6Y66         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[14]_CASDOUTB[14])
                                                      0.210     5.622 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_21/CASDOUTB[14]
                         net (fo=1, routed)           0.029     5.651    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_21_n_53
    RAMB36_X6Y67         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[14]_CASDOUTB[14])
                                                      0.210     5.861 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_22/CASDOUTB[14]
                         net (fo=1, routed)           0.029     5.890    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_22_n_53
    RAMB36_X6Y68         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[14]_CASDOUTB[14])
                                                      0.210     6.100 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_23/CASDOUTB[14]
                         net (fo=1, routed)           0.029     6.129    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_23_n_53
    RAMB36_X6Y69         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[14]_CASDOUTB[14])
                                                      0.210     6.339 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_24/CASDOUTB[14]
                         net (fo=1, routed)           0.029     6.368    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_24_n_53
    RAMB36_X6Y70         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[14]_DOUTBDOUT[14])
                                                      0.117     6.485 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_25/DOUTBDOUT[14]
                         net (fo=1, routed)           0.622     7.107    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_25_n_117
    SLICE_X60Y373        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     7.229 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_1/O
                         net (fo=1, routed)           0.072     7.301    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][14]_i_1_n_0
    SLICE_X60Y373        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.848     7.234    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X60Y373        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]/C
                         clock pessimism              0.325     7.559    
                         clock uncertainty           -0.035     7.524    
    SLICE_X60Y373        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.549    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.360ns (11.353%)  route 2.811ns (88.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns = ( 7.286 - 4.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.570ns (routing 1.717ns, distribution 1.853ns)
  Clock Net Delay (Destination): 2.900ns (routing 1.559ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.570     4.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.173 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[9])
                                                      0.360     4.533 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[9]
                         net (fo=2, routed)           2.811     7.344    top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/s_axis_tdata[9]
    SLICE_X79Y163        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.900     7.286    top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X79Y163        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[9]/C
                         clock pessimism              0.321     7.607    
                         clock uncertainty           -0.035     7.572    
    SLICE_X79Y163        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.597    top_level_i/rfsoc_adc_data_captu_0/inst/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[9]
  -------------------------------------------------------------------
                         required time                          7.597    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  0.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.137ns (63.426%)  route 0.079ns (36.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      2.895ns (routing 1.559ns, distribution 1.336ns)
  Clock Net Delay (Destination): 3.200ns (routing 1.717ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     0.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     0.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.895     3.281    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X33Y300        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y300        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.340 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/Q
                         net (fo=5, routed)           0.070     3.410    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg_n_0_[11]
    SLICE_X33Y299        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.078     3.488 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[13]_i_1__0/O
                         net (fo=1, routed)           0.009     3.497    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[13]_i_1__0_n_0
    SLICE_X33Y299        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.200     3.727    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X33Y299        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[13]/C
                         clock pessimism             -0.307     3.420    
    SLICE_X33Y299        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.482    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.482    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.512%)  route 0.092ns (53.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Net Delay (Source):      2.894ns (routing 1.559ns, distribution 1.335ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.717ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     0.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     0.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.894     3.280    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X34Y301        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y301        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.338 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/Q
                         net (fo=5, routed)           0.070     3.408    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg_n_0_[9]
    SLICE_X33Y301        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     3.430 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i[10]_i_1/O
                         net (fo=1, routed)           0.022     3.452    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i[10]_i_1_n_0
    SLICE_X33Y301        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.237     3.764    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X33Y301        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/C
                         clock pessimism             -0.390     3.374    
    SLICE_X33Y301        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.434    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.434    
                         arrival time                           3.452    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_mux_sel_reg_0/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.080ns (45.455%)  route 0.096ns (54.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Net Delay (Source):      2.844ns (routing 1.559ns, distribution 1.285ns)
  Clock Net Delay (Destination): 3.185ns (routing 1.717ns, distribution 1.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     0.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     0.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.844     3.230    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X58Y374        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_mux_sel_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y374        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.288 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_mux_sel_reg_0/Q
                         net (fo=32, routed)          0.070     3.358    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_mux_sel_reg_0_n_0
    SLICE_X60Y374        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.022     3.380 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1/O
                         net (fo=1, routed)           0.026     3.406    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1_n_0
    SLICE_X60Y374        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.185     3.712    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X60Y374        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/C
                         clock pessimism             -0.388     3.324    
    SLICE_X60Y374        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.384    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_7/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.060ns (33.520%)  route 0.119ns (66.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Net Delay (Source):      2.819ns (routing 1.559ns, distribution 1.260ns)
  Clock Net Delay (Destination): 3.151ns (routing 1.717ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     0.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     0.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.819     3.205    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X56Y249        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y249        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     3.265 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[20]/Q
                         net (fo=4, routed)           0.119     3.384    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_next[19]
    SLICE_X55Y246        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.151     3.678    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X55Y246        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[19]/C
                         clock pessimism             -0.379     3.299    
    SLICE_X55Y246        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.361    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Net Delay (Source):      1.712ns (routing 0.927ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.919ns (routing 1.036ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.712     1.975    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X55Y246        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y246        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.014 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[16]/Q
                         net (fo=4, routed)           0.039     2.053    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_next[15]
    SLICE_X55Y246        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.919     2.271    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X55Y246        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[15]/C
                         clock pessimism             -0.290     1.981    
    SLICE_X55Y246        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.028    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Net Delay (Source):      1.704ns (routing 0.927ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.910ns (routing 1.036ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.704     1.967    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X55Y250        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y250        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.006 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[24]/Q
                         net (fo=4, routed)           0.039     2.045    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_next[23]
    SLICE_X55Y250        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.910     2.262    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X55Y250        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[23]/C
                         clock pessimism             -0.289     1.973    
    SLICE_X55Y250        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.020    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.122%)  route 0.045ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Net Delay (Source):      1.712ns (routing 0.927ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.918ns (routing 1.036ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.712     1.975    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X56Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y247        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.012 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[4]/Q
                         net (fo=4, routed)           0.045     2.057    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_next[3]
    SLICE_X56Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.918     2.270    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X56Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[3]/C
                         clock pessimism             -0.289     1.981    
    SLICE_X56Y247        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.028    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.140ns (60.345%)  route 0.092ns (39.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      2.895ns (routing 1.559ns, distribution 1.336ns)
  Clock Net Delay (Destination): 3.200ns (routing 1.717ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     0.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     0.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.895     3.281    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X33Y300        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y300        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.340 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/Q
                         net (fo=5, routed)           0.070     3.410    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg_n_0_[11]
    SLICE_X33Y299        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.081     3.491 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[12]_i_1__0/O
                         net (fo=1, routed)           0.022     3.513    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[12]_i_1__0_n_0
    SLICE_X33Y299        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.200     3.727    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X33Y299        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[12]/C
                         clock pessimism             -0.307     3.420    
    SLICE_X33Y299        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.480    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.513    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/proc_sys_reset_4/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      1.786ns (routing 0.927ns, distribution 0.859ns)
  Clock Net Delay (Destination): 2.001ns (routing 1.036ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.786     2.049    top_level_i/proc_sys_reset_4/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X74Y312        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y312        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.088 r  top_level_i/proc_sys_reset_4/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.025     2.113    top_level_i/proc_sys_reset_4/U0/SEQ/seq_cnt[5]
    SLICE_X74Y312        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.020     2.133 r  top_level_i/proc_sys_reset_4/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.006     2.139    top_level_i/proc_sys_reset_4/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X74Y312        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.001     2.353    top_level_i/proc_sys_reset_4/U0/SEQ/slowest_sync_clk
    SLICE_X74Y312        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.296     2.057    
    SLICE_X74Y312        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.104    top_level_i/proc_sys_reset_4/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.052ns (51.485%)  route 0.049ns (48.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Net Delay (Source):      1.716ns (routing 0.927ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.923ns (routing 1.036ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.716     1.979    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X34Y204        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y204        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.017 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/Q
                         net (fo=7, routed)           0.028     2.045    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]
    SLICE_X34Y205        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.014     2.059 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.021     2.080    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X34Y205        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.923     2.275    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X34Y205        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism             -0.277     1.998    
    SLICE_X34Y205        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.044    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFADC0_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     HSADC/CLK_ADC       n/a            1.923         4.000       2.077      HSADC_X0Y0    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         4.000       2.077      HSADC_X0Y0    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X7Y28  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_18/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X6Y53  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_19/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X7Y29  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_19/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X7Y52  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X6Y28  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X6Y54  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_20/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X7Y30  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_20/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X6Y55  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_21/CLKARDCLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSADC_X0Y0    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSADC_X0Y0    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/CLK_ADC       n/a            0.800         2.000       1.200      HSADC_X0Y0    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Low Pulse Width   Slow    HSADC/CLK_ADC       n/a            0.800         2.000       1.200      HSADC_X0Y0    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X2Y64  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X2Y64  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X6Y54  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_20/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X1Y63  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_20/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X7Y30  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_20/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X7Y31  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_21/CLKARDCLK
High Pulse Width  Slow    HSADC/CLK_ADC       n/a            0.800         2.000       1.200      HSADC_X0Y0    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Fast    HSADC/CLK_ADC       n/a            0.800         2.000       1.200      HSADC_X0Y0    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSADC_X0Y0    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSADC_X0Y0    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X1Y40  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X1Y61  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_18/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X7Y28  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_18/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X7Y28  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_18/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X7Y28  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_6/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_18/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X6Y53  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_8/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_19/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[71]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.242ns (6.416%)  route 3.530ns (93.584%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 6.809 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.086ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.989ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.112     2.785    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y246        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y246        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.865 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.222     3.087    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X56Y244        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.212 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.777     3.989    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X48Y225        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     4.026 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[71]_INST_0/O
                         net (fo=1, routed)           2.531     6.557    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[71]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[71]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.202     6.723    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.809 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.301     7.110    
                         clock uncertainty           -0.035     7.075    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[71])
                                                     -0.189     6.886    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.886    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[148]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.353ns (9.719%)  route 3.279ns (90.281%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 6.820 - 4.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 1.086ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.989ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.125     2.798    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y253        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y253        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.878 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.211     3.089    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X59Y252        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.212 f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_3/O
                         net (fo=256, routed)         0.712     3.924    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_1
    SLICE_X40Y254        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     4.074 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[148]_INST_0/O
                         net (fo=1, routed)           2.356     6.430    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s00_axis_tdata[148]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[148]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.202     6.723    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     6.820 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.301     7.121    
                         clock uncertainty           -0.035     7.086    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[148])
                                                     -0.271     6.815    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.815    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[246]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.352ns (9.759%)  route 3.255ns (90.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 6.820 - 4.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 1.086ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.989ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.125     2.798    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y253        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y253        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.878 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.211     3.089    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X59Y252        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.212 f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_3/O
                         net (fo=256, routed)         0.731     3.943    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_1
    SLICE_X40Y262        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     4.092 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[246]_INST_0/O
                         net (fo=1, routed)           2.313     6.405    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s00_axis_tdata[246]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[246]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.202     6.723    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     6.820 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.301     7.121    
                         clock uncertainty           -0.035     7.086    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[246])
                                                     -0.241     6.845    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.845    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[53]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.294ns (8.053%)  route 3.357ns (91.947%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 6.809 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.086ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.989ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.112     2.785    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y246        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y246        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.865 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.222     3.087    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X56Y244        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.212 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.697     3.909    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X47Y226        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.998 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[53]_INST_0/O
                         net (fo=1, routed)           2.438     6.436    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[53]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[53]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.202     6.723    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.809 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.301     7.110    
                         clock uncertainty           -0.035     7.075    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[53])
                                                     -0.186     6.889    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.889    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[162]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.275ns (7.607%)  route 3.340ns (92.393%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 6.820 - 4.000 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.110ns (routing 1.086ns, distribution 1.024ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.989ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.110     2.783    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y252        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y252        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.863 f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.224     3.087    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/out
    SLICE_X57Y252        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     3.185 f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.651     3.836    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X40Y255        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.933 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[162]_INST_0/O
                         net (fo=1, routed)           2.465     6.398    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s00_axis_tdata[162]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[162]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.202     6.723    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     6.820 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.301     7.121    
                         clock uncertainty           -0.035     7.086    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[162])
                                                     -0.229     6.857    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[57]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.294ns (8.104%)  route 3.334ns (91.896%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 6.809 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.086ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.989ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.112     2.785    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y246        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y246        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.865 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.222     3.087    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X56Y244        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.212 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.652     3.864    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X47Y226        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.953 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[57]_INST_0/O
                         net (fo=1, routed)           2.460     6.413    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[57]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[57]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.202     6.723    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.809 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.301     7.110    
                         clock uncertainty           -0.035     7.075    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[57])
                                                     -0.186     6.889    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.889    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[156]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.291ns (8.195%)  route 3.260ns (91.805%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 6.820 - 4.000 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 1.086ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.989ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.125     2.798    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y253        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y253        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.878 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.211     3.089    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X59Y252        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.212 f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_3/O
                         net (fo=256, routed)         0.656     3.868    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_1
    SLICE_X39Y256        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     3.956 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[156]_INST_0/O
                         net (fo=1, routed)           2.393     6.349    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s00_axis_tdata[156]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[156]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.202     6.723    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     6.820 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.301     7.121    
                         clock uncertainty           -0.035     7.086    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[156])
                                                     -0.259     6.827    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.827    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[72]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.293ns (8.061%)  route 3.342ns (91.939%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 6.809 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.086ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.989ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.112     2.785    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y246        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y246        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.865 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.222     3.087    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X56Y244        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.212 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.776     3.988    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X48Y225        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     4.076 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[72]_INST_0/O
                         net (fo=1, routed)           2.344     6.420    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[72]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[72]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.202     6.723    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.809 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.301     7.110    
                         clock uncertainty           -0.035     7.075    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[72])
                                                     -0.164     6.911    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.911    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[17]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.354ns (9.894%)  route 3.224ns (90.106%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 6.809 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.086ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.989ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.112     2.785    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y246        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y246        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.865 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.222     3.087    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X56Y244        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.212 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.700     3.912    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X52Y223        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.061 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[17]_INST_0/O
                         net (fo=1, routed)           2.302     6.363    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[17]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[17]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.202     6.723    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.809 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.301     7.110    
                         clock uncertainty           -0.035     7.075    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[17])
                                                     -0.219     6.856    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.856    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[47]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.329ns (9.187%)  route 3.252ns (90.813%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 6.809 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.086ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.989ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.112     2.785    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X57Y246        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y246        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.865 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.222     3.087    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X56Y244        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.212 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.523     3.735    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X49Y224        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     3.859 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[47]_INST_0/O
                         net (fo=1, routed)           2.507     6.366    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s02_axis_tdata[47]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC2[47]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.202     6.723    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.809 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.301     7.110    
                         clock uncertainty           -0.035     7.075    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[47])
                                                     -0.214     6.861    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.861    
                         arrival time                          -6.366    
  -------------------------------------------------------------------
                         slack                                  0.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[248]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][248]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      1.852ns (routing 0.989ns, distribution 0.863ns)
  Clock Net Delay (Destination): 2.098ns (routing 1.086ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.852     2.373    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X41Y264        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y264        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.431 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[248]/Q
                         net (fo=1, routed)           0.113     2.544    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[248]
    SLICE_X40Y263        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][248]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.098     2.771    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X40Y263        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][248]/C
                         clock pessimism             -0.299     2.472    
    SLICE_X40Y263        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.534    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][248]
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[107]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[106]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.059ns (40.136%)  route 0.088ns (59.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.942ns (routing 0.989ns, distribution 0.953ns)
  Clock Net Delay (Destination): 2.173ns (routing 1.086ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.942     2.463    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X63Y256        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y256        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.522 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[107]/Q
                         net (fo=2, routed)           0.088     2.610    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[107]
    SLICE_X62Y256        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.173     2.846    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X62Y256        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[106]/C
                         clock pessimism             -0.307     2.539    
    SLICE_X62Y256        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.599    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[106]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[240]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[239]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.060ns (35.294%)  route 0.110ns (64.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      1.875ns (routing 0.989ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.118ns (routing 1.086ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.875     2.396    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X49Y243        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y243        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.456 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[240]/Q
                         net (fo=2, routed)           0.110     2.566    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[240]
    SLICE_X50Y242        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.118     2.791    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X50Y242        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[239]/C
                         clock pessimism             -0.299     2.492    
    SLICE_X50Y242        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.554    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[239]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[218]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.059ns (35.119%)  route 0.109ns (64.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.939ns (routing 0.989ns, distribution 0.950ns)
  Clock Net Delay (Destination): 2.188ns (routing 1.086ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.939     2.460    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X65Y284        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y284        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.519 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[218]/Q
                         net (fo=2, routed)           0.109     2.628    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[218]
    SLICE_X66Y283        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.188     2.861    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X66Y283        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/C
                         clock pessimism             -0.307     2.554    
    SLICE_X66Y283        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.616    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.058ns (38.926%)  route 0.091ns (61.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      1.868ns (routing 0.989ns, distribution 0.879ns)
  Clock Net Delay (Destination): 2.090ns (routing 1.086ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.868     2.389    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X54Y267        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y267        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.447 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[44]/Q
                         net (fo=1, routed)           0.091     2.538    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[44]
    SLICE_X53Y267        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.090     2.763    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X53Y267        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]/C
                         clock pessimism             -0.299     2.464    
    SLICE_X53Y267        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.526    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.955%)  route 0.118ns (67.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      1.847ns (routing 0.989ns, distribution 0.858ns)
  Clock Net Delay (Destination): 2.098ns (routing 1.086ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.847     2.368    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X49Y267        FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y267        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.426 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[33]/Q
                         net (fo=2, routed)           0.118     2.544    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[33]
    SLICE_X50Y267        FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.098     2.771    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X50Y267        FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[32]/C
                         clock pessimism             -0.299     2.472    
    SLICE_X50Y267        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.532    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.935ns (routing 0.989ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.192ns (routing 1.086ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.935     2.456    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X68Y270        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y270        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.515 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]/Q
                         net (fo=2, routed)           0.069     2.584    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[209]
    SLICE_X68Y271        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.192     2.865    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X68Y271        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]/C
                         clock pessimism             -0.356     2.509    
    SLICE_X68Y271        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.571    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.060ns (34.884%)  route 0.112ns (65.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      1.863ns (routing 0.989ns, distribution 0.874ns)
  Clock Net Delay (Destination): 2.107ns (routing 1.086ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.863     2.384    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X56Y257        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y257        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.444 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/Q
                         net (fo=1, routed)           0.112     2.556    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[7]
    SLICE_X55Y256        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.107     2.780    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X55Y256        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
                         clock pessimism             -0.299     2.481    
    SLICE_X55Y256        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.543    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Net Delay (Source):      1.929ns (routing 0.989ns, distribution 0.940ns)
  Clock Net Delay (Destination): 2.182ns (routing 1.086ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.929     2.450    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X62Y253        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y253        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.508 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[35]/Q
                         net (fo=1, routed)           0.068     2.576    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[35]
    SLICE_X62Y252        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.182     2.855    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X62Y252        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]/C
                         clock pessimism             -0.355     2.500    
    SLICE_X62Y252        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.562    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      1.867ns (routing 0.989ns, distribution 0.878ns)
  Clock Net Delay (Destination): 2.116ns (routing 1.086ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.867     2.388    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X56Y266        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y266        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.446 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/Q
                         net (fo=1, routed)           0.120     2.566    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[29]
    SLICE_X54Y267        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.116     2.789    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X54Y267        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]/C
                         clock pessimism             -0.299     2.490    
    SLICE_X54Y267        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.552    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC0_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y15  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y23  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y24  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y25  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y26  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y17  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y16  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y18  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y20  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y19  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Low Pulse Width   Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y12  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y24  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y14  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y23  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y17  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y16  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y23  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y19  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y15  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y15  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y23  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y24  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC1_CLK
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC3[240]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.378ns (10.568%)  route 3.199ns (89.432%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 6.824 - 4.000 ) 
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.128ns (routing 1.103ns, distribution 1.025ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.005ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.128     2.801    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y302        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y302        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.880 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.381     3.261    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X60Y310        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.413 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.652     4.065    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X68Y322        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     4.212 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[240]_INST_0/O
                         net (fo=1, routed)           2.166     6.378    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s13_axis_tdata[240]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC3[240]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.213     6.734    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.824 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.301     7.125    
                         clock uncertainty           -0.035     7.090    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[240])
                                                     -0.329     6.761    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[230]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.302ns (8.668%)  route 3.182ns (91.332%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 6.831 - 4.000 ) 
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 1.103ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.005ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.202     2.875    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X59Y361        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y361        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.956 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.340     3.296    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X60Y347        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.420 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.859     4.279    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X65Y364        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     4.376 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[230]_INST_0/O
                         net (fo=1, routed)           1.983     6.359    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s10_axis_tdata[230]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[230]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.213     6.734    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     6.831 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.250     7.081    
                         clock uncertainty           -0.035     7.046    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[230])
                                                     -0.282     6.764    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.764    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[218]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.306ns (8.870%)  route 3.144ns (91.130%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 6.831 - 4.000 ) 
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 1.103ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.005ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.202     2.875    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X59Y361        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y361        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.956 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.340     3.296    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X60Y347        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.420 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.782     4.202    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X66Y363        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.303 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[218]_INST_0/O
                         net (fo=1, routed)           2.022     6.325    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s10_axis_tdata[218]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[218]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.213     6.734    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     6.831 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.250     7.081    
                         clock uncertainty           -0.035     7.046    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[218])
                                                     -0.267     6.779    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.779    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[95]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.326ns (9.078%)  route 3.265ns (90.922%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 6.825 - 4.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.103ns, distribution 1.101ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.005ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.204     2.877    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y321        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y321        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.957 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.153     3.110    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X66Y318        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.233 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.792     4.025    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X43Y302        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.148 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[95]_INST_0/O
                         net (fo=1, routed)           2.320     6.468    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s11_axis_tdata[95]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[95]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.213     6.734    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     6.825 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.310     7.135    
                         clock uncertainty           -0.035     7.099    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[95])
                                                     -0.174     6.925    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.925    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC3[252]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.330ns (9.442%)  route 3.165ns (90.558%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 6.824 - 4.000 ) 
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.128ns (routing 1.103ns, distribution 1.025ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.005ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.128     2.801    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y302        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y302        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.880 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.381     3.261    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X60Y310        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.413 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.641     4.054    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X68Y322        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.153 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[252]_INST_0/O
                         net (fo=1, routed)           2.143     6.296    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s13_axis_tdata[252]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC3[252]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.213     6.734    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.824 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.301     7.125    
                         clock uncertainty           -0.035     7.090    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[252])
                                                     -0.334     6.756    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.756    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[2]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.302ns (8.389%)  route 3.298ns (91.611%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 6.825 - 4.000 ) 
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.103ns, distribution 1.101ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.005ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.204     2.877    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y321        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y321        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.957 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.153     3.110    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X66Y318        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.233 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.889     4.122    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X41Y306        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.221 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[2]_INST_0/O
                         net (fo=1, routed)           2.256     6.477    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s11_axis_tdata[2]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[2]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.213     6.734    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     6.825 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.310     7.135    
                         clock uncertainty           -0.035     7.099    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[2])
                                                     -0.157     6.942    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.942    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[239]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.256ns (7.429%)  route 3.190ns (92.571%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 6.831 - 4.000 ) 
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 1.103ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.005ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.202     2.875    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X59Y361        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y361        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.956 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.340     3.296    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X60Y347        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     3.420 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.817     4.237    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X66Y364        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.288 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[239]_INST_0/O
                         net (fo=1, routed)           2.033     6.321    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s10_axis_tdata[239]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[239]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.213     6.734    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     6.831 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.250     7.081    
                         clock uncertainty           -0.035     7.046    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[239])
                                                     -0.242     6.804    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[76]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.254ns (7.149%)  route 3.299ns (92.851%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 6.825 - 4.000 ) 
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 1.103ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.005ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.207     2.880    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X66Y318        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y318        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.957 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.176     3.133    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X66Y315        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     3.185 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.830     4.015    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X42Y302        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     4.140 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[76]_INST_0/O
                         net (fo=1, routed)           2.293     6.433    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s11_axis_tdata[76]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[76]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.213     6.734    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     6.825 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.310     7.135    
                         clock uncertainty           -0.035     7.099    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[76])
                                                     -0.178     6.921    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.921    
                         arrival time                          -6.433    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC3[236]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.380ns (10.942%)  route 3.093ns (89.058%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 6.824 - 4.000 ) 
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.128ns (routing 1.103ns, distribution 1.025ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.005ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.128     2.801    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y302        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y302        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.880 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.381     3.261    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X60Y310        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.413 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.655     4.068    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X68Y322        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.217 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[236]_INST_0/O
                         net (fo=1, routed)           2.057     6.274    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s13_axis_tdata[236]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC3[236]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.213     6.734    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.824 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.301     7.125    
                         clock uncertainty           -0.035     7.090    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[236])
                                                     -0.314     6.776    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.776    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[103]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.326ns (9.248%)  route 3.199ns (90.752%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 6.820 - 4.000 ) 
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.233ns (routing 1.103ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.005ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.233     2.906    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X74Y351        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y351        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.987 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.279     3.266    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/out
    SLICE_X71Y351        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.389 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.812     4.201    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X49Y336        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     4.323 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[103]_INST_0/O
                         net (fo=1, routed)           2.108     6.431    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s12_axis_tdata[103]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC2[103]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.213     6.734    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.820 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.309     7.129    
                         clock uncertainty           -0.035     7.094    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[103])
                                                     -0.160     6.934    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  0.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.385%)  route 0.071ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.871ns (routing 1.005ns, distribution 0.866ns)
  Clock Net Delay (Destination): 2.125ns (routing 1.103ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.871     2.392    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X40Y313        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y313        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.451 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[51]/Q
                         net (fo=2, routed)           0.071     2.522    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[51]
    SLICE_X40Y312        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.125     2.798    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X40Y312        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[50]/C
                         clock pessimism             -0.349     2.449    
    SLICE_X40Y312        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.511    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[142]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[141]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.060ns (40.000%)  route 0.090ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.974ns (routing 1.005ns, distribution 0.969ns)
  Clock Net Delay (Destination): 2.206ns (routing 1.103ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.974     2.495    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X67Y347        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y347        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.555 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[142]/Q
                         net (fo=2, routed)           0.090     2.645    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[142]
    SLICE_X66Y347        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.206     2.879    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X66Y347        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[141]/C
                         clock pessimism             -0.307     2.572    
    SLICE_X66Y347        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.634    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[141]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.875ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Net Delay (Source):      1.944ns (routing 1.005ns, distribution 0.939ns)
  Clock Net Delay (Destination): 2.202ns (routing 1.103ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.944     2.465    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X59Y362        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y362        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.525 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/Q
                         net (fo=1, routed)           0.069     2.594    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[5]
    SLICE_X59Y361        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.202     2.875    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X59Y361        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                         clock pessimism             -0.355     2.520    
    SLICE_X59Y361        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.582    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.061ns (48.413%)  route 0.065ns (51.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      1.971ns (routing 1.005ns, distribution 0.966ns)
  Clock Net Delay (Destination): 2.227ns (routing 1.103ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.971     2.492    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X71Y330        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y330        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.553 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[70]/Q
                         net (fo=1, routed)           0.065     2.618    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[70]
    SLICE_X71Y331        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.227     2.900    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X71Y331        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]/C
                         clock pessimism             -0.357     2.543    
    SLICE_X71Y331        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.605    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.990ns (routing 1.005ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.243ns (routing 1.103ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.990     2.511    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X71Y311        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y311        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.569 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[56]/Q
                         net (fo=2, routed)           0.115     2.684    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[56]
    SLICE_X72Y309        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.243     2.916    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X72Y309        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[55]/C
                         clock pessimism             -0.307     2.609    
    SLICE_X72Y309        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.671    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/data_out_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/data_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.060ns (31.250%)  route 0.132ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.977ns (routing 1.005ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.197ns (routing 1.103ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.977     2.498    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/rf_clock
    SLICE_X61Y299        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y299        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.558 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/data_out_reg[19]/Q
                         net (fo=5, routed)           0.132     2.690    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/post_delay[19]
    SLICE_X61Y300        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.197     2.870    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/rf_clock
    SLICE_X61Y300        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/data_out_reg[18]/C
                         clock pessimism             -0.254     2.616    
    SLICE_X61Y300        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.676    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.059ns (43.704%)  route 0.076ns (56.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.873ns (routing 1.005ns, distribution 0.868ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.103ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.873     2.394    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X40Y304        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y304        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.453 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/Q
                         net (fo=1, routed)           0.076     2.529    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[78]
    SLICE_X40Y303        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.129     2.802    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X40Y303        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]/C
                         clock pessimism             -0.349     2.453    
    SLICE_X40Y303        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.515    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][78]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Net Delay (Source):      1.984ns (routing 1.005ns, distribution 0.979ns)
  Clock Net Delay (Destination): 2.248ns (routing 1.103ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.984     2.505    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X71Y314        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y314        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.563 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[26]/Q
                         net (fo=2, routed)           0.074     2.637    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[26]
    SLICE_X71Y313        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.248     2.921    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X71Y313        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/C
                         clock pessimism             -0.358     2.563    
    SLICE_X71Y313        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.623    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      1.949ns (routing 1.005ns, distribution 0.944ns)
  Clock Net Delay (Destination): 2.141ns (routing 1.103ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.949     2.470    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X58Y361        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y361        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.530 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[31]/Q
                         net (fo=5, routed)           0.111     2.641    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_zeros/zeros[31]
    SLICE_X59Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.141     2.814    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X59Y359        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[30]/C
                         clock pessimism             -0.250     2.564    
    SLICE_X59Y359        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.626    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[188]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[187]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.418ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.897ns (routing 1.005ns, distribution 0.892ns)
  Clock Net Delay (Destination): 2.145ns (routing 1.103ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.897     2.418    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X57Y352        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[188]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y352        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.476 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[188]/Q
                         net (fo=2, routed)           0.070     2.546    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[188]
    SLICE_X57Y351        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[187]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.145     2.818    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X57Y351        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[187]/C
                         clock pessimism             -0.349     2.469    
    SLICE_X57Y351        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.531    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[187]
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC1_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y45  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y50  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y59  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y44  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y43  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y46  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y47  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y34  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y32  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y35  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
Low Pulse Width   Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y44  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y50  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y29  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y45  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y50  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y43  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y59  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y42  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y45  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y50  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y59  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y44  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC2_CLK
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC2[148]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.315ns (8.212%)  route 3.521ns (91.788%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns = ( 6.945 - 4.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.260ns (routing 1.381ns, distribution 0.879ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.260     2.933    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y367        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y367        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.011 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.265     3.276    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y365        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.425 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.776     4.201    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X46Y337        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     4.289 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[148]_INST_0/O
                         net (fo=1, routed)           2.480     6.769    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s22_axis_tdata[148]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC2[148]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.945 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.319     7.264    
                         clock uncertainty           -0.035     7.228    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[148])
                                                     -0.153     7.075    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC2[178]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.326ns (8.579%)  route 3.474ns (91.421%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns = ( 6.945 - 4.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.260ns (routing 1.381ns, distribution 0.879ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.260     2.933    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y367        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y367        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.011 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.265     3.276    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y365        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.425 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.578     4.003    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X49Y351        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.102 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[178]_INST_0/O
                         net (fo=1, routed)           2.631     6.733    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s22_axis_tdata[178]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC2[178]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.945 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.319     7.264    
                         clock uncertainty           -0.035     7.228    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[178])
                                                     -0.175     7.053    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.053    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC2[144]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.324ns (8.526%)  route 3.476ns (91.474%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns = ( 6.945 - 4.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.260ns (routing 1.381ns, distribution 0.879ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.260     2.933    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y367        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y367        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.011 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.265     3.276    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y365        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.425 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.706     4.131    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X47Y335        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.228 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[144]_INST_0/O
                         net (fo=1, routed)           2.505     6.733    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s22_axis_tdata[144]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC2[144]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.945 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.319     7.264    
                         clock uncertainty           -0.035     7.228    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[144])
                                                     -0.156     7.072    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.072    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/DIN_B[60]
                            (rising edge-triggered cell URAM288 clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.179ns (5.489%)  route 3.082ns (94.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 6.748 - 4.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.456ns (routing 1.381ns, distribution 1.075ns)
  Clock Net Delay (Destination): 2.227ns (routing 1.256ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.456     3.129    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X81Y382        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y382        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.208 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         2.439     5.647    top_level_i/rfsoc_data_pipeline_9/inst/axis_mux_0/inst/m_axis_tdata[1]
    SLICE_X37Y378        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     5.747 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_mux_0/inst/axis_data_fifo_waveform_i_197/O
                         net (fo=1, routed)           0.643     6.390    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[60]
    URAM288_X0Y52        URAM288                                      r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/DIN_B[60]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.227     6.748    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    URAM288_X0Y52        URAM288                                      r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
                         clock pessimism              0.321     7.069    
                         clock uncertainty           -0.035     7.034    
    URAM288_X0Y52        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_DIN_B[60])
                                                     -0.298     6.736    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC2[154]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.352ns (9.389%)  route 3.397ns (90.611%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns = ( 6.945 - 4.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.260ns (routing 1.381ns, distribution 0.879ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.260     2.933    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y367        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y367        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.011 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.265     3.276    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y365        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.425 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.716     4.141    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X48Y337        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     4.266 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[154]_INST_0/O
                         net (fo=1, routed)           2.416     6.682    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s22_axis_tdata[154]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC2[154]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.945 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.319     7.264    
                         clock uncertainty           -0.035     7.228    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[154])
                                                     -0.179     7.049    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.049    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[204]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.185ns (5.325%)  route 3.289ns (94.675%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 6.950 - 4.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.452ns (routing 1.381ns, distribution 1.071ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.452     3.125    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X81Y381        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y381        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.206 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.515     3.721    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X79Y382        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.774 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.923     4.697    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X47Y375        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.748 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[204]_INST_0/O
                         net (fo=1, routed)           1.851     6.599    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s21_axis_tdata[204]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[204]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     6.950 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.337     7.287    
                         clock uncertainty           -0.035     7.251    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[204])
                                                     -0.277     6.974    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          6.974    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/DIN_B[65]
                            (rising edge-triggered cell URAM288 clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.130ns (4.022%)  route 3.102ns (95.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 6.748 - 4.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.456ns (routing 1.381ns, distribution 1.075ns)
  Clock Net Delay (Destination): 2.227ns (routing 1.256ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.456     3.129    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X81Y382        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y382        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.208 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         2.442     5.650    top_level_i/rfsoc_data_pipeline_9/inst/axis_mux_0/inst/m_axis_tdata[1]
    SLICE_X37Y378        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.701 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_mux_0/inst/axis_data_fifo_waveform_i_192/O
                         net (fo=1, routed)           0.660     6.361    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[65]
    URAM288_X0Y52        URAM288                                      r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/DIN_B[65]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.227     6.748    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    URAM288_X0Y52        URAM288                                      r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
                         clock pessimism              0.321     7.069    
                         clock uncertainty           -0.035     7.034    
    URAM288_X0Y52        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_DIN_B[65])
                                                     -0.291     6.743    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0
  -------------------------------------------------------------------
                         required time                          6.743    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC2[80]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.350ns (9.356%)  route 3.391ns (90.644%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns = ( 6.945 - 4.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.260ns (routing 1.381ns, distribution 0.879ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.260     2.933    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y367        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y367        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.011 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.265     3.276    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y365        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.425 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.590     4.015    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X52Y341        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.138 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[80]_INST_0/O
                         net (fo=1, routed)           2.536     6.674    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s22_axis_tdata[80]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC2[80]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.945 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.319     7.264    
                         clock uncertainty           -0.035     7.228    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[80])
                                                     -0.163     7.065    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.065    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC2[105]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.278ns (7.431%)  route 3.463ns (92.569%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns = ( 6.945 - 4.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 1.381ns, distribution 0.872ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.253     2.926    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X57Y365        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y365        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.007 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.335     3.342    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X56Y353        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.490 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.705     4.195    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X51Y334        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.244 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[105]_INST_0/O
                         net (fo=1, routed)           2.423     6.667    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s22_axis_tdata[105]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC2[105]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     6.945 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.319     7.264    
                         clock uncertainty           -0.035     7.228    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[105])
                                                     -0.164     7.064    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.064    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[182]
                            (rising edge-triggered cell HSDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.292ns (8.376%)  route 3.194ns (91.624%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 6.950 - 4.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.456ns (routing 1.381ns, distribution 1.075ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.256ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.456     3.129    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X81Y382        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y382        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.208 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.111     3.319    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/data_out_reg[31][4]
    SLICE_X81Y384        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.442 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         1.253     4.695    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X53Y373        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     4.785 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[182]_INST_0/O
                         net (fo=1, routed)           1.830     6.615    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s21_axis_tdata[182]
    HSDAC_X0Y2           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DATA_DAC1[182]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.338     6.859    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s2_axis_aclk
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     6.950 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.337     7.287    
                         clock uncertainty           -0.035     7.251    
    HSDAC_X0Y2           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[182])
                                                     -0.223     7.028    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac
  -------------------------------------------------------------------
                         required time                          7.028    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                  0.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.061ns (45.865%)  route 0.072ns (54.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      1.989ns (routing 1.256ns, distribution 0.733ns)
  Clock Net Delay (Destination): 2.263ns (routing 1.381ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.989     2.510    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/rf_clock
    SLICE_X58Y384        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y384        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.571 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[23]/Q
                         net (fo=4, routed)           0.072     2.643    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/count_val[23]
    SLICE_X58Y383        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.263     2.936    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/rf_clock
    SLICE_X58Y383        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[22]/C
                         clock pessimism             -0.366     2.570    
    SLICE_X58Y383        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.632    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.058ns (35.583%)  route 0.105ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      2.026ns (routing 1.256ns, distribution 0.770ns)
  Clock Net Delay (Destination): 2.284ns (routing 1.381ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.026     2.547    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X66Y329        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y329        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.605 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[26]/Q
                         net (fo=2, routed)           0.105     2.710    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[26]
    SLICE_X67Y329        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.284     2.957    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X67Y329        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/C
                         clock pessimism             -0.318     2.639    
    SLICE_X67Y329        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.699    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[187]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[186]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.061ns (36.527%)  route 0.106ns (63.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.952ns (routing 1.256ns, distribution 0.696ns)
  Clock Net Delay (Destination): 2.205ns (routing 1.381ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.952     2.473    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X47Y354        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y354        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.534 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[187]/Q
                         net (fo=2, routed)           0.106     2.640    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[187]
    SLICE_X50Y354        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.205     2.878    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X50Y354        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[186]/C
                         clock pessimism             -0.312     2.566    
    SLICE_X50Y354        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.628    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[186]
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[209]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][209]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.061ns (46.212%)  route 0.071ns (53.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.527ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      2.006ns (routing 1.256ns, distribution 0.750ns)
  Clock Net Delay (Destination): 2.276ns (routing 1.381ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.006     2.527    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X64Y342        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[209]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y342        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.588 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[209]/Q
                         net (fo=1, routed)           0.071     2.659    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[209]
    SLICE_X64Y344        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][209]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.276     2.949    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X64Y344        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][209]/C
                         clock pessimism             -0.366     2.583    
    SLICE_X64Y344        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.645    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][209]
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      1.983ns (routing 1.256ns, distribution 0.727ns)
  Clock Net Delay (Destination): 2.249ns (routing 1.381ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.983     2.504    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y388        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y388        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.562 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/Q
                         net (fo=1, routed)           0.071     2.633    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[26]
    SLICE_X51Y386        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.249     2.922    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y386        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]/C
                         clock pessimism             -0.365     2.557    
    SLICE_X51Y386        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.619    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.060ns (46.154%)  route 0.070ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Net Delay (Source):      1.981ns (routing 1.256ns, distribution 0.725ns)
  Clock Net Delay (Destination): 2.248ns (routing 1.381ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.981     2.502    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X50Y388        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y388        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.562 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[134]/Q
                         net (fo=1, routed)           0.070     2.632    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[134]
    SLICE_X50Y387        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.248     2.921    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X50Y387        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]/C
                         clock pessimism             -0.365     2.556    
    SLICE_X50Y387        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.618    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[152]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][152]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      1.982ns (routing 1.256ns, distribution 0.726ns)
  Clock Net Delay (Destination): 2.241ns (routing 1.381ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.982     2.503    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X47Y393        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[152]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y393        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.561 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[152]/Q
                         net (fo=1, routed)           0.066     2.627    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[152]
    SLICE_X47Y392        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][152]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.241     2.914    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X47Y392        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][152]/C
                         clock pessimism             -0.363     2.551    
    SLICE_X47Y392        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.613    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][152]
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][195]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.060ns (47.244%)  route 0.067ns (52.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Net Delay (Source):      1.949ns (routing 1.256ns, distribution 0.693ns)
  Clock Net Delay (Destination): 2.206ns (routing 1.381ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.949     2.470    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y358        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y358        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.530 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[195]/Q
                         net (fo=1, routed)           0.067     2.597    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[195]
    SLICE_X51Y359        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][195]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.206     2.879    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y359        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][195]/C
                         clock pessimism             -0.358     2.521    
    SLICE_X51Y359        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.583    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][195]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.060ns (34.483%)  route 0.114ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      2.005ns (routing 1.256ns, distribution 0.749ns)
  Clock Net Delay (Destination): 2.267ns (routing 1.381ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.005     2.526    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y362        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y362        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.586 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[61]/Q
                         net (fo=1, routed)           0.114     2.700    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[61]
    SLICE_X49Y363        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.267     2.940    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X49Y363        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]/C
                         clock pessimism             -0.316     2.624    
    SLICE_X49Y363        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.686    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      2.019ns (routing 1.256ns, distribution 0.763ns)
  Clock Net Delay (Destination): 2.279ns (routing 1.381ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.019     2.540    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X63Y327        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y327        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.598 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/Q
                         net (fo=1, routed)           0.112     2.710    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[13]
    SLICE_X61Y326        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.279     2.952    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X61Y326        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]/C
                         clock pessimism             -0.318     2.634    
    SLICE_X61Y326        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.696    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC2_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y36  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y38  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y37  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y39  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y54  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y55  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y56  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y57  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y52  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y48  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
Low Pulse Width   Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y40  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y41  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y39  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y54  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y54  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y56  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
High Pulse Width  Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y52  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y36  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y36  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y38  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y38  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y37  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC3_CLK
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[128]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.323ns (9.005%)  route 3.264ns (90.995%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 7.183 - 4.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.509ns (routing 1.457ns, distribution 1.052ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.509     3.182    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X54Y448        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y448        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.259 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.243     3.502    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X54Y452        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.626 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_3/O
                         net (fo=256, routed)         0.652     4.278    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_1
    SLICE_X40Y456        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122     4.400 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[128]_INST_0/O
                         net (fo=1, routed)           2.369     6.769    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s32_axis_tdata[128]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[128]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     7.183 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.342     7.525    
                         clock uncertainty           -0.035     7.489    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[128])
                                                     -0.152     7.337    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.337    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[209]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.311ns (8.843%)  route 3.206ns (91.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 7.183 - 4.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.509ns (routing 1.457ns, distribution 1.052ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.509     3.182    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X54Y448        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y448        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.259 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.240     3.499    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X54Y451        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.587 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.678     4.265    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X40Y461        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.411 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[209]_INST_0/O
                         net (fo=1, routed)           2.288     6.699    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s32_axis_tdata[209]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[209]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     7.183 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.342     7.525    
                         clock uncertainty           -0.035     7.489    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[209])
                                                     -0.174     7.315    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.315    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC0[100]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.292ns (8.732%)  route 3.052ns (91.268%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 7.194 - 4.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.606ns (routing 1.457ns, distribution 1.149ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.606     3.279    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y421        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y421        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.358 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.272     3.630    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X61Y420        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.753 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.697     4.450    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X67Y407        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.540 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[100]_INST_0/O
                         net (fo=1, routed)           2.083     6.623    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s30_axis_tdata[100]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC0[100]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     7.194 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.349     7.543    
                         clock uncertainty           -0.035     7.508    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[100])
                                                     -0.260     7.248    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.248    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[206]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.252ns (7.254%)  route 3.222ns (92.746%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 7.183 - 4.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.509ns (routing 1.457ns, distribution 1.052ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.509     3.182    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X54Y448        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y448        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.259 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.243     3.502    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X54Y452        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.626 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_3/O
                         net (fo=256, routed)         0.733     4.359    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_1
    SLICE_X40Y461        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.410 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[206]_INST_0/O
                         net (fo=1, routed)           2.246     6.656    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s32_axis_tdata[206]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[206]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     7.183 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.342     7.525    
                         clock uncertainty           -0.035     7.489    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[206])
                                                     -0.152     7.337    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.337    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[138]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.287ns (8.261%)  route 3.187ns (91.739%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 7.183 - 4.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.509ns (routing 1.457ns, distribution 1.052ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.509     3.182    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X54Y448        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y448        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.259 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.240     3.499    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X54Y451        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.587 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_1/O
                         net (fo=256, routed)         0.701     4.288    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata_0_sn_1
    SLICE_X40Y457        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     4.410 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[138]_INST_0/O
                         net (fo=1, routed)           2.246     6.656    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s32_axis_tdata[138]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[138]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     7.183 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.342     7.525    
                         clock uncertainty           -0.035     7.489    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[138])
                                                     -0.147     7.342    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.342    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[208]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.351ns (10.171%)  route 3.100ns (89.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 7.183 - 4.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.509ns (routing 1.457ns, distribution 1.052ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.509     3.182    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X54Y448        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y448        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.259 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.243     3.502    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X54Y452        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.626 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_3/O
                         net (fo=256, routed)         0.657     4.283    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_1
    SLICE_X40Y462        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     4.433 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[208]_INST_0/O
                         net (fo=1, routed)           2.200     6.633    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s32_axis_tdata[208]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[208]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     7.183 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.342     7.525    
                         clock uncertainty           -0.035     7.489    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[208])
                                                     -0.170     7.319    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[207]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.298ns (8.633%)  route 3.154ns (91.367%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 7.183 - 4.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.509ns (routing 1.457ns, distribution 1.052ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.509     3.182    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X54Y448        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y448        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.259 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.243     3.502    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X54Y452        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.626 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_3/O
                         net (fo=256, routed)         0.734     4.360    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_1
    SLICE_X40Y461        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     4.457 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[207]_INST_0/O
                         net (fo=1, routed)           2.177     6.634    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s32_axis_tdata[207]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[207]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     7.183 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.342     7.525    
                         clock uncertainty           -0.035     7.489    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[207])
                                                     -0.168     7.321    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[137]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.348ns (10.061%)  route 3.111ns (89.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 7.183 - 4.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.509ns (routing 1.457ns, distribution 1.052ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.324ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.509     3.182    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X54Y448        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y448        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.259 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.243     3.502    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X54Y452        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.626 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_3/O
                         net (fo=256, routed)         0.609     4.235    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_1
    SLICE_X40Y457        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.147     4.382 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[137]_INST_0/O
                         net (fo=1, routed)           2.259     6.641    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s32_axis_tdata[137]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC2[137]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.576     7.097    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK2)
                                                      0.086     7.183 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK2
                         clock pessimism              0.342     7.525    
                         clock uncertainty           -0.035     7.489    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK2_DATA_DAC2[137])
                                                     -0.149     7.340    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.077ns (2.413%)  route 3.114ns (97.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 6.853 - 4.000 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.457ns, distribution 1.062ns)
  Clock Net Delay (Destination): 2.332ns (routing 1.324ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.519     3.192    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X34Y416        FDSE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y416        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.269 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=316, routed)         3.114     6.383    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_1[0]
    SLICE_X19Y407        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.332     6.853    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X19Y407        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                         clock pessimism              0.344     7.197    
                         clock uncertainty           -0.035     7.161    
    SLICE_X19Y407        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     7.087    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.077ns (2.413%)  route 3.114ns (97.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 6.853 - 4.000 ) 
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.457ns, distribution 1.062ns)
  Clock Net Delay (Destination): 2.332ns (routing 1.324ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.519     3.192    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X34Y416        FDSE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y416        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.269 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=316, routed)         3.114     6.383    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_1[0]
    SLICE_X19Y407        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.332     6.853    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X19Y407        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                         clock pessimism              0.344     7.197    
                         clock uncertainty           -0.035     7.161    
    SLICE_X19Y407        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     7.087    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  0.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[75]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Net Delay (Source):      2.205ns (routing 1.324ns, distribution 0.881ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.457ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.205     2.726    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X60Y408        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y408        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.784 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[75]/Q
                         net (fo=2, routed)           0.172     2.956    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[75]
    SLICE_X64Y408        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.547     3.220    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X64Y408        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[74]/C
                         clock pessimism             -0.338     2.882    
    SLICE_X64Y408        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.944    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[74]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][220]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.059ns (36.196%)  route 0.104ns (63.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.279ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      2.320ns (routing 1.324ns, distribution 0.996ns)
  Clock Net Delay (Destination): 2.606ns (routing 1.457ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.320     2.841    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X65Y435        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[220]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y435        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.900 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[220]/Q
                         net (fo=1, routed)           0.104     3.004    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[220]
    SLICE_X64Y435        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][220]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.606     3.279    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X64Y435        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][220]/C
                         clock pessimism             -0.347     2.932    
    SLICE_X64Y435        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.992    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][220]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[245]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][245]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.060ns (34.286%)  route 0.115ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      2.233ns (routing 1.324ns, distribution 0.909ns)
  Clock Net Delay (Destination): 2.521ns (routing 1.457ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.233     2.754    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X49Y462        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[245]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y462        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.814 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[245]/Q
                         net (fo=1, routed)           0.115     2.929    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[245]
    SLICE_X51Y460        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][245]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.521     3.194    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y460        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][245]/C
                         clock pessimism             -0.339     2.855    
    SLICE_X51Y460        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.917    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][245]
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[126]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.524%)  route 0.110ns (65.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      2.362ns (routing 1.324ns, distribution 1.038ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.457ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.362     2.883    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X72Y431        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y431        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.941 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[126]/Q
                         net (fo=2, routed)           0.110     3.051    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[126]
    SLICE_X71Y431        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.650     3.323    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X71Y431        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[125]/C
                         clock pessimism             -0.347     2.976    
    SLICE_X71Y431        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.038    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[125]
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.059ns (35.119%)  route 0.109ns (64.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      2.253ns (routing 1.324ns, distribution 0.929ns)
  Clock Net Delay (Destination): 2.533ns (routing 1.457ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.253     2.774    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X58Y465        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y465        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.833 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[25]/Q
                         net (fo=2, routed)           0.109     2.942    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[25]
    SLICE_X57Y466        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.533     3.206    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X57Y466        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[24]/C
                         clock pessimism             -0.339     2.867    
    SLICE_X57Y466        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.929    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[204]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[203]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.058ns (35.583%)  route 0.105ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      2.233ns (routing 1.324ns, distribution 0.909ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.457ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.233     2.754    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X41Y461        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[204]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y461        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.812 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[204]/Q
                         net (fo=2, routed)           0.105     2.917    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[204]
    SLICE_X42Y461        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.510     3.183    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X42Y461        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[203]/C
                         clock pessimism             -0.339     2.844    
    SLICE_X42Y461        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.904    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[203]
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Net Delay (Source):      2.346ns (routing 1.324ns, distribution 1.022ns)
  Clock Net Delay (Destination): 2.652ns (routing 1.457ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.346     2.867    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X71Y426        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y426        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.925 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[61]/Q
                         net (fo=2, routed)           0.074     2.999    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[61]
    SLICE_X71Y425        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.652     3.325    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X71Y425        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]/C
                         clock pessimism             -0.400     2.925    
    SLICE_X71Y425        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.985    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.212ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Net Delay (Source):      2.247ns (routing 1.324ns, distribution 0.923ns)
  Clock Net Delay (Destination): 2.539ns (routing 1.457ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.247     2.768    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X58Y467        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y467        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.827 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/Q
                         net (fo=1, routed)           0.073     2.900    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[26]
    SLICE_X58Y466        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.539     3.212    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X58Y466        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]/C
                         clock pessimism             -0.388     2.824    
    SLICE_X58Y466        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.886    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      2.239ns (routing 1.324ns, distribution 0.915ns)
  Clock Net Delay (Destination): 2.521ns (routing 1.457ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.239     2.760    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X56Y451        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y451        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.818 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/Q
                         net (fo=2, routed)           0.113     2.931    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[25]
    SLICE_X55Y451        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.521     3.194    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X55Y451        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[24]/C
                         clock pessimism             -0.339     2.855    
    SLICE_X55Y451        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.917    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[127]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.059ns (45.038%)  route 0.072ns (54.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Net Delay (Source):      2.347ns (routing 1.324ns, distribution 1.023ns)
  Clock Net Delay (Destination): 2.649ns (routing 1.457ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.347     2.868    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X73Y433        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y433        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.927 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[128]/Q
                         net (fo=2, routed)           0.072     2.999    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[128]
    SLICE_X73Y431        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.649     3.322    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X73Y431        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[127]/C
                         clock pessimism             -0.400     2.922    
    SLICE_X73Y431        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.984    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[127]
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC3_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y65  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y66  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y67  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y68  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y76  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y77  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y78  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y79  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y60  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK       n/a            2.000         4.000       2.000      URAM288_X0Y61  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y76  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y73  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y65  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y66  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y66  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Low Pulse Width   Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y67  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Slow    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK  n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/CLK_DAC     n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y65  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y62  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y65  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y66  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
High Pulse Width  Slow    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y67  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
High Pulse Width  Fast    URAM288/CLK       n/a            0.700         2.000       1.300      URAM288_X0Y67  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_clk_p
  To Clock:  diff_clock_rtl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { diff_clock_rtl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[24].MEM_EX_Result_Inst/Using_FPGA.Native/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 0.372ns (5.046%)  route 7.000ns (94.954%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 13.978 - 9.999 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 0.955ns, distribution 1.671ns)
  Clock Net Delay (Destination): 2.172ns (routing 0.869ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.626     3.882    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X92Y337        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.961 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=42, routed)          2.721     6.682    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Q[1]
    SLICE_X31Y312        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.733 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.025     6.758    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10_n_0
    SLICE_X31Y312        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.820 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.820    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4_n_0
    SLICE_X31Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.850 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=4, routed)           2.171     9.021    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_40
    SLICE_X93Y346        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     9.171 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__2/O
                         net (fo=34, routed)          2.083    11.254    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[24].MEM_EX_Result_Inst/FSL_Get_Succesful
    SLICE_X31Y331        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[24].MEM_EX_Result_Inst/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.172    13.978    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[24].MEM_EX_Result_Inst/Clk
    SLICE_X31Y331        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[24].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism             -0.377    13.602    
                         clock uncertainty           -0.062    13.540    
    SLICE_X31Y331        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    13.479    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[24].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         13.479    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[25].MEM_EX_Result_Inst/Using_FPGA.Native/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 0.372ns (5.072%)  route 6.963ns (94.928%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 13.983 - 9.999 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 0.955ns, distribution 1.671ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.869ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.626     3.882    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X92Y337        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.961 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=42, routed)          2.721     6.682    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Q[1]
    SLICE_X31Y312        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.733 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.025     6.758    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10_n_0
    SLICE_X31Y312        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.820 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.820    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4_n_0
    SLICE_X31Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.850 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=4, routed)           2.171     9.021    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_40
    SLICE_X93Y346        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     9.171 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__2/O
                         net (fo=34, routed)          2.046    11.217    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[25].MEM_EX_Result_Inst/FSL_Get_Succesful
    SLICE_X31Y332        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[25].MEM_EX_Result_Inst/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.177    13.983    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[25].MEM_EX_Result_Inst/Clk
    SLICE_X31Y332        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[25].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism             -0.377    13.607    
                         clock uncertainty           -0.062    13.545    
    SLICE_X31Y332        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    13.484    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[25].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 0.372ns (5.072%)  route 6.963ns (94.928%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 13.982 - 9.999 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 0.955ns, distribution 1.671ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.869ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.626     3.882    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X92Y337        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.961 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=42, routed)          2.721     6.682    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Q[1]
    SLICE_X31Y312        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.733 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.025     6.758    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10_n_0
    SLICE_X31Y312        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.820 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.820    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4_n_0
    SLICE_X31Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.850 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=4, routed)           2.171     9.021    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_40
    SLICE_X93Y346        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     9.171 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__2/O
                         net (fo=34, routed)          2.046    11.217    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[28].MEM_EX_Result_Inst/FSL_Get_Succesful
    SLICE_X32Y332        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.176    13.982    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[28].MEM_EX_Result_Inst/Clk
    SLICE_X32Y332        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism             -0.377    13.606    
                         clock uncertainty           -0.062    13.544    
    SLICE_X32Y332        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    13.484    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 0.372ns (5.082%)  route 6.948ns (94.918%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.976 - 9.999 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 0.955ns, distribution 1.671ns)
  Clock Net Delay (Destination): 2.170ns (routing 0.869ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.626     3.882    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X92Y337        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.961 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=42, routed)          2.721     6.682    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Q[1]
    SLICE_X31Y312        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.733 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.025     6.758    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10_n_0
    SLICE_X31Y312        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.820 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.820    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4_n_0
    SLICE_X31Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.850 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=4, routed)           2.171     9.021    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_40
    SLICE_X93Y346        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     9.171 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__2/O
                         net (fo=34, routed)          2.031    11.202    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[29].MEM_EX_Result_Inst/FSL_Get_Succesful
    SLICE_X32Y333        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.170    13.976    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[29].MEM_EX_Result_Inst/Clk
    SLICE_X32Y333        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism             -0.377    13.600    
                         clock uncertainty           -0.062    13.538    
    SLICE_X32Y333        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    13.478    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 0.599ns (8.005%)  route 6.884ns (91.995%))
  Logic Levels:           6  (CARRY8=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.261 - 9.999 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 0.955ns, distribution 1.671ns)
  Clock Net Delay (Destination): 2.455ns (routing 0.869ns, distribution 1.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.626     3.882    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X92Y337        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.961 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=42, routed)          2.721     6.682    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Q[1]
    SLICE_X31Y312        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.733 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.025     6.758    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10_n_0
    SLICE_X31Y312        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.820 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.820    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4_n_0
    SLICE_X31Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.850 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=4, routed)           2.018     8.868    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/fsl_carry_hold_value_reg_0
    SLICE_X93Y347        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     9.018 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/LOCKSTEP_Master_Out[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.214     9.232    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FSL.ex_fsl_get_reg
    SLICE_X96Y348        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.283 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.021     9.304    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_6
    SLICE_X96Y348        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.176     9.480 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=144, routed)         1.885    11.365    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_reg[1]_0
    SLICE_X109Y281       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.455    14.261    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X109Y281       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[7]/C
                         clock pessimism             -0.458    13.804    
                         clock uncertainty           -0.062    13.742    
    SLICE_X109Y281       FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    13.681    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.681    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[11].MEM_EX_Result_Inst/Using_FPGA.Native/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 0.372ns (5.098%)  route 6.925ns (94.902%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.996 - 9.999 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 0.955ns, distribution 1.671ns)
  Clock Net Delay (Destination): 2.190ns (routing 0.869ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.626     3.882    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X92Y337        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.961 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=42, routed)          2.721     6.682    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Q[1]
    SLICE_X31Y312        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.733 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.025     6.758    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10_n_0
    SLICE_X31Y312        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.820 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.820    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4_n_0
    SLICE_X31Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.850 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=4, routed)           2.171     9.021    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_40
    SLICE_X93Y346        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     9.171 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__2/O
                         net (fo=34, routed)          2.008    11.179    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[11].MEM_EX_Result_Inst/FSL_Get_Succesful
    SLICE_X31Y335        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[11].MEM_EX_Result_Inst/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.190    13.996    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[11].MEM_EX_Result_Inst/Clk
    SLICE_X31Y335        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[11].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism             -0.377    13.620    
                         clock uncertainty           -0.062    13.558    
    SLICE_X31Y335        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    13.497    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[11].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         13.497    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[7].MEM_EX_Result_Inst/Using_FPGA.Native/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 0.372ns (5.098%)  route 6.925ns (94.902%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.995 - 9.999 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 0.955ns, distribution 1.671ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.869ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.626     3.882    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X92Y337        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.961 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=42, routed)          2.721     6.682    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Q[1]
    SLICE_X31Y312        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.733 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.025     6.758    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10_n_0
    SLICE_X31Y312        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.820 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.820    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4_n_0
    SLICE_X31Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.850 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=4, routed)           2.171     9.021    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_40
    SLICE_X93Y346        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     9.171 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__2/O
                         net (fo=34, routed)          2.008    11.179    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[7].MEM_EX_Result_Inst/FSL_Get_Succesful
    SLICE_X32Y335        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[7].MEM_EX_Result_Inst/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.189    13.995    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[7].MEM_EX_Result_Inst/Clk
    SLICE_X32Y335        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[7].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism             -0.377    13.619    
                         clock uncertainty           -0.062    13.557    
    SLICE_X32Y335        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    13.497    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[7].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         13.497    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[26].MEM_EX_Result_Inst/Using_FPGA.Native/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 0.372ns (5.099%)  route 6.923ns (94.901%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.997 - 9.999 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 0.955ns, distribution 1.671ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.869ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.626     3.882    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X92Y337        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.961 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=42, routed)          2.721     6.682    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Q[1]
    SLICE_X31Y312        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.733 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.025     6.758    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10_n_0
    SLICE_X31Y312        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.820 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.820    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4_n_0
    SLICE_X31Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.850 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=4, routed)           2.171     9.021    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_40
    SLICE_X93Y346        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     9.171 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__2/O
                         net (fo=34, routed)          2.006    11.177    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[26].MEM_EX_Result_Inst/FSL_Get_Succesful
    SLICE_X31Y335        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[26].MEM_EX_Result_Inst/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.191    13.997    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[26].MEM_EX_Result_Inst/Clk
    SLICE_X31Y335        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[26].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism             -0.377    13.621    
                         clock uncertainty           -0.062    13.559    
    SLICE_X31Y335        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    13.498    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[26].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 0.599ns (7.999%)  route 6.889ns (92.001%))
  Logic Levels:           6  (CARRY8=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.272 - 9.999 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 0.955ns, distribution 1.671ns)
  Clock Net Delay (Destination): 2.466ns (routing 0.869ns, distribution 1.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.626     3.882    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X92Y337        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.961 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=42, routed)          2.721     6.682    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Q[1]
    SLICE_X31Y312        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.733 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.025     6.758    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10_n_0
    SLICE_X31Y312        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.820 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.820    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4_n_0
    SLICE_X31Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.850 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=4, routed)           2.018     8.868    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/fsl_carry_hold_value_reg_0
    SLICE_X93Y347        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     9.018 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/LOCKSTEP_Master_Out[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.214     9.232    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FSL.ex_fsl_get_reg
    SLICE_X96Y348        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     9.283 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.021     9.304    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_6
    SLICE_X96Y348        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.176     9.480 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=144, routed)         1.890    11.370    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_reg[1]_0
    SLICE_X110Y281       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.466    14.272    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X110Y281       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                         clock pessimism             -0.458    13.815    
                         clock uncertainty           -0.062    13.753    
    SLICE_X110Y281       FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    13.692    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 0.372ns (5.104%)  route 6.916ns (94.896%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.991 - 9.999 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.626ns (routing 0.955ns, distribution 1.671ns)
  Clock Net Delay (Destination): 2.185ns (routing 0.869ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.626     3.882    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X92Y337        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y337        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.961 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=42, routed)          2.721     6.682    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Q[1]
    SLICE_X31Y312        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.733 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.025     6.758    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_10_n_0
    SLICE_X31Y312        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     6.820 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.820    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_4_n_0
    SLICE_X31Y312        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     6.850 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/LOCKSTEP_Master_Out[0]_INST_0_i_2/O
                         net (fo=4, routed)           2.171     9.021    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_40
    SLICE_X93Y346        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     9.171 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__2/O
                         net (fo=34, routed)          1.999    11.170    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[27].MEM_EX_Result_Inst/FSL_Get_Succesful
    SLICE_X31Y334        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.185    13.991    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[27].MEM_EX_Result_Inst/Clk
    SLICE_X31Y334        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native/C
                         clock pessimism             -0.377    13.615    
                         clock uncertainty           -0.062    13.553    
    SLICE_X31Y334        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    13.492    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Read_AXI_Performance.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  2.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[233]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.061ns (37.654%)  route 0.101ns (62.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Net Delay (Source):      2.133ns (routing 0.869ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.393ns (routing 0.955ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.133     3.940    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X57Y331        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y331        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.001 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/Q
                         net (fo=2, routed)           0.101     4.102    top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tdata[9]
    SLICE_X59Y332        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.393     3.649    top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X59Y332        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[233]/C
                         clock pessimism              0.381     4.030    
    SLICE_X59Y332        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.092    top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[233]
  -------------------------------------------------------------------
                         required time                         -4.092    
                         arrival time                           4.102    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.093ns (35.227%)  route 0.171ns (64.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Net Delay (Source):      2.484ns (routing 0.869ns, distribution 1.615ns)
  Clock Net Delay (Destination): 2.771ns (routing 0.955ns, distribution 1.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.484     4.291    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X110Y300       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y300       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.349 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac2_reg[29]/Q
                         net (fo=50, routed)          0.136     4.485    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val_reg[0]_0
    SLICE_X110Y299       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     4.520 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val[19]_i_1__1/O
                         net (fo=1, routed)           0.035     4.555    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val[19]_i_1__1_n_0
    SLICE_X110Y299       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.771     4.027    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/s_axi_aclk
    SLICE_X110Y299       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val_reg[19]/C
                         clock pessimism              0.458     4.484    
    SLICE_X110Y299       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     4.544    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.544    
                         arrival time                           4.555    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[232]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.059ns (29.500%)  route 0.141ns (70.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    3.954ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Net Delay (Source):      2.147ns (routing 0.869ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.429ns (routing 0.955ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.147     3.954    top_level_i/rfsoc_data_pipeline_10/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X58Y353        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[232]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y353        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     4.013 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[232]/Q
                         net (fo=1, routed)           0.141     4.154    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237/DIE0
    SLICE_X60Y353        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.429     3.685    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237/WCLK
    SLICE_X60Y353        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237/RAME/CLK
                         clock pessimism              0.381     4.066    
    SLICE_X60Y353        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     4.143    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_224_237/RAME
  -------------------------------------------------------------------
                         required time                         -4.143    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.060ns (45.454%)  route 0.072ns (54.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Net Delay (Source):      2.139ns (routing 0.869ns, distribution 1.270ns)
  Clock Net Delay (Destination): 2.424ns (routing 0.955ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.139     3.946    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X47Y401        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y401        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.006 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]/Q
                         net (fo=2, routed)           0.072     4.078    top_level_i/rfsoc_data_pipeline_11/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tdata[22]
    SLICE_X47Y400        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.424     3.680    top_level_i/rfsoc_data_pipeline_11/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X47Y400        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[22]/C
                         clock pessimism              0.325     4.005    
    SLICE_X47Y400        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.067    top_level_i/rfsoc_data_pipeline_11/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.067    
                         arrival time                           4.078    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.104%)  route 0.114ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.664ns
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Net Delay (Source):      2.139ns (routing 0.869ns, distribution 1.270ns)
  Clock Net Delay (Destination): 2.408ns (routing 0.955ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.139     3.946    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X57Y334        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y334        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.005 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]/Q
                         net (fo=2, routed)           0.114     4.119    top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tdata[15]
    SLICE_X59Y335        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.408     3.664    top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X59Y335        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[15]/C
                         clock pessimism              0.381     4.045    
    SLICE_X59Y335        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.107    top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.107    
                         arrival time                           4.119    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.657ns
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Net Delay (Source):      2.133ns (routing 0.869ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.401ns (routing 0.955ns, distribution 1.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.133     3.940    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X57Y331        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y331        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.998 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/Q
                         net (fo=2, routed)           0.114     4.112    top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tdata[0]
    SLICE_X59Y333        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.401     3.657    top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X59Y333        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[224]/C
                         clock pessimism              0.381     4.038    
    SLICE_X59Y333        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.100    top_level_i/rfsoc_data_pipeline_8/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[224]
  -------------------------------------------------------------------
                         required time                         -4.100    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.059ns (30.102%)  route 0.137ns (69.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Net Delay (Source):      2.173ns (routing 0.869ns, distribution 1.304ns)
  Clock Net Delay (Destination): 2.456ns (routing 0.955ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.173     3.980    top_level_i/rfsoc_data_pipeline_1/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X62Y269        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y269        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.039 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[14]/Q
                         net (fo=1, routed)           0.137     4.176    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/DIA0
    SLICE_X63Y269        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.456     3.712    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X63Y269        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA/CLK
                         clock pessimism              0.377     4.089    
    SLICE_X63Y269        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     4.164    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA
  -------------------------------------------------------------------
                         required time                         -4.164    
                         arrival time                           4.176    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cleared_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/FSM_onehot_por_sm_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.081ns (32.400%)  route 0.169ns (67.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    4.303ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Net Delay (Source):      2.496ns (routing 0.869ns, distribution 1.627ns)
  Clock Net Delay (Destination): 2.767ns (routing 0.955ns, distribution 1.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.496     4.303    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/s_axi_aclk
    SLICE_X113Y304       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cleared_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y304       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.361 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cleared_reg/Q
                         net (fo=18, routed)          0.145     4.506    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cleared_reg_n_0
    SLICE_X114Y299       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     4.529 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/FSM_onehot_por_sm_state[2]_i_1__6/O
                         net (fo=1, routed)           0.024     4.553    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/FSM_onehot_por_sm_state[2]_i_1__6_n_0
    SLICE_X114Y299       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/FSM_onehot_por_sm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.767     4.023    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/s_axi_aclk
    SLICE_X114Y299       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/FSM_onehot_por_sm_state_reg[2]/C
                         clock pessimism              0.458     4.480    
    SLICE_X114Y299       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.540    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/FSM_onehot_por_sm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.540    
                         arrival time                           4.553    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[13].M_AXIS_TDATA_reg[430]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.058ns (40.845%)  route 0.084ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.950ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Net Delay (Source):      2.143ns (routing 0.869ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.440ns (routing 0.955ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.143     3.950    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X60Y397        FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[13].M_AXIS_TDATA_reg[430]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y397        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.008 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[13].M_AXIS_TDATA_reg[430]/Q
                         net (fo=1, routed)           0.084     4.092    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/DIB1
    SLICE_X60Y400        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.440     3.696    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X60Y400        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMB_D1/CLK
                         clock pessimism              0.324     4.019    
    SLICE_X60Y400        RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     4.079    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.079    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/drp_drdy_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/drp_drdy_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.001ns
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Net Delay (Source):      2.451ns (routing 0.869ns, distribution 1.582ns)
  Clock Net Delay (Destination): 2.745ns (routing 0.955ns, distribution 1.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.451     4.258    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/s_axi_aclk
    SLICE_X118Y267       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/drp_drdy_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y267       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.316 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/drp_drdy_r_reg[0]/Q
                         net (fo=1, routed)           0.117     4.433    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/drp_drdy_r[0]
    SLICE_X117Y266       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/drp_drdy_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.745     4.001    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/s_axi_aclk
    SLICE_X117Y266       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/drp_drdy_r_reg[1]/C
                         clock pessimism              0.359     4.359    
    SLICE_X117Y266       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.419    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/drp_drdy_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.419    
                         arrival time                           4.433    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_level_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         9.999       7.499      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         9.999       7.499      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.399      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.399      HSDAC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.399      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.399      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.326ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.047ns  (logic 0.278ns (26.552%)  route 0.769ns (73.448%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 36.709 - 33.333 ) 
    Source Clock Delay      (SCD):    9.698ns = ( 26.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.239ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.519ns (routing 0.683ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.624ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.251    24.817    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.845 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.519    26.364    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X101Y293       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y293       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.443 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.044    26.487    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X101Y293       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    26.536 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.674    27.210    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X101Y340       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    27.360 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.051    27.411    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X101Y340       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    35.308    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.332 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.377    36.709    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y340       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              6.239    42.948    
                         clock uncertainty           -0.235    42.713    
    SLICE_X101Y340       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025    42.738    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         42.738    
                         arrival time                         -27.411    
  -------------------------------------------------------------------
                         slack                                 15.326    

Slack (MET) :             15.354ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.019ns  (logic 0.286ns (28.067%)  route 0.733ns (71.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 36.709 - 33.333 ) 
    Source Clock Delay      (SCD):    9.698ns = ( 26.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.239ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.519ns (routing 0.683ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.624ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.251    24.817    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.845 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.519    26.364    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X101Y293       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y293       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.443 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.044    26.487    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X101Y293       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    26.536 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.674    27.210    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X101Y340       LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158    27.368 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.015    27.383    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X101Y340       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    35.308    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.332 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.377    36.709    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y340       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              6.239    42.948    
                         clock uncertainty           -0.235    42.713    
    SLICE_X101Y340       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    42.738    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         42.738    
                         arrival time                         -27.383    
  -------------------------------------------------------------------
                         slack                                 15.354    

Slack (MET) :             15.372ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.987ns  (logic 0.218ns (22.087%)  route 0.769ns (77.913%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.362ns = ( 36.695 - 33.333 ) 
    Source Clock Delay      (SCD):    9.698ns = ( 26.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.239ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.519ns (routing 0.683ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.624ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.251    24.817    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.845 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.519    26.364    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X101Y293       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y293       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.443 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.044    26.487    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X101Y293       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    26.536 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.676    27.212    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X101Y330       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    27.302 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.049    27.351    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X101Y330       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    35.308    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.332 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.363    36.695    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y330       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              6.239    42.934    
                         clock uncertainty           -0.235    42.699    
    SLICE_X101Y330       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    42.724    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.724    
                         arrival time                         -27.352    
  -------------------------------------------------------------------
                         slack                                 15.372    

Slack (MET) :             15.398ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.975ns  (logic 0.178ns (18.256%)  route 0.797ns (81.743%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 36.709 - 33.333 ) 
    Source Clock Delay      (SCD):    9.698ns = ( 26.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.239ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.519ns (routing 0.683ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.624ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.251    24.817    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.845 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.519    26.364    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X101Y293       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y293       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.443 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.044    26.487    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X101Y293       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    26.536 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.705    27.241    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X101Y340       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050    27.291 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.048    27.339    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X101Y340       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    35.308    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.332 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.377    36.709    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y340       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              6.239    42.948    
                         clock uncertainty           -0.235    42.713    
    SLICE_X101Y340       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    42.738    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.738    
                         arrival time                         -27.340    
  -------------------------------------------------------------------
                         slack                                 15.398    

Slack (MET) :             15.415ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.952ns  (logic 0.216ns (22.689%)  route 0.736ns (77.311%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 36.703 - 33.333 ) 
    Source Clock Delay      (SCD):    9.698ns = ( 26.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.239ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.519ns (routing 0.683ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.624ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.251    24.817    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.845 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.519    26.364    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X101Y293       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y293       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.443 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.044    26.487    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X101Y293       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    26.536 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.642    27.178    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X101Y329       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088    27.266 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.050    27.316    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X101Y329       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    35.308    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.332 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.371    36.703    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y329       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              6.239    42.942    
                         clock uncertainty           -0.235    42.707    
    SLICE_X101Y329       FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    42.732    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         42.732    
                         arrival time                         -27.317    
  -------------------------------------------------------------------
                         slack                                 15.415    

Slack (MET) :             15.439ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.928ns  (logic 0.226ns (24.353%)  route 0.702ns (75.646%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 36.703 - 33.333 ) 
    Source Clock Delay      (SCD):    9.698ns = ( 26.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.239ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.519ns (routing 0.683ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.624ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.251    24.817    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.845 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.519    26.364    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X101Y293       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y293       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.443 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.044    26.487    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X101Y293       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    26.536 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.642    27.178    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X101Y329       LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098    27.276 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.016    27.292    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X101Y329       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    35.308    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.332 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.371    36.703    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y329       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              6.239    42.942    
                         clock uncertainty           -0.235    42.707    
    SLICE_X101Y329       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    42.732    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         42.732    
                         arrival time                         -27.293    
  -------------------------------------------------------------------
                         slack                                 15.439    

Slack (MET) :             15.517ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.236ns (31.258%)  route 0.519ns (68.742%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 20.010 - 16.667 ) 
    Source Clock Delay      (SCD):    9.716ns
    Clock Pessimism Removal (CPR):    6.274ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.537ns (routing 0.683ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.624ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.251     8.151    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.179 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.537     9.716    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X100Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y293       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     9.795 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.244    10.039    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X101Y291       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    10.074 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.093    10.167    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X101Y292       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122    10.289 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.182    10.471    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X101Y293       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    18.642    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    18.666 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.344    20.010    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X101Y293       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              6.274    26.284    
                         clock uncertainty           -0.235    26.048    
    SLICE_X101Y293       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    25.988    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         25.988    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                 15.517    

Slack (MET) :             15.533ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.832ns  (logic 0.227ns (27.284%)  route 0.605ns (72.716%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 36.701 - 33.333 ) 
    Source Clock Delay      (SCD):    9.698ns = ( 26.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.239ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.519ns (routing 0.683ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.624ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.251    24.817    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.845 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.519    26.364    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X101Y293       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y293       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.443 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.044    26.487    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X101Y293       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    26.536 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.512    27.048    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X102Y335       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    27.147 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.049    27.196    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X102Y335       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    35.308    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.332 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.369    36.701    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X102Y335       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              6.239    42.940    
                         clock uncertainty           -0.235    42.705    
    SLICE_X102Y335       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    42.730    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.730    
                         arrival time                         -27.197    
  -------------------------------------------------------------------
                         slack                                 15.533    

Slack (MET) :             15.556ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.809ns  (logic 0.238ns (29.419%)  route 0.571ns (70.581%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 36.701 - 33.333 ) 
    Source Clock Delay      (SCD):    9.698ns = ( 26.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.239ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.519ns (routing 0.683ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.624ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.251    24.817    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.845 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.519    26.364    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X101Y293       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y293       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.443 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.044    26.487    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X101Y293       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    26.536 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.512    27.048    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X102Y335       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110    27.158 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.015    27.173    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X102Y335       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    35.308    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.332 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.369    36.701    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X102Y335       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              6.239    42.940    
                         clock uncertainty           -0.235    42.705    
    SLICE_X102Y335       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    42.730    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.730    
                         arrival time                         -27.173    
  -------------------------------------------------------------------
                         slack                                 15.556    

Slack (MET) :             15.688ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.605ns  (logic 0.128ns (21.157%)  route 0.477ns (78.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 36.680 - 33.333 ) 
    Source Clock Delay      (SCD):    9.698ns = ( 26.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.274ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.519ns (routing 0.683ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.624ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.251    24.817    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.845 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.519    26.364    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X101Y293       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y293       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    26.443 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.044    26.487    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X101Y293       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    26.536 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.433    26.969    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X99Y287        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    35.308    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.332 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.348    36.680    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X99Y287        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              6.274    42.954    
                         clock uncertainty           -0.235    42.719    
    SLICE_X99Y287        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    42.658    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         42.658    
                         arrival time                         -26.969    
  -------------------------------------------------------------------
                         slack                                 15.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.443ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    5.917ns
  Clock Net Delay (Source):      0.857ns (routing 0.371ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.412ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.181     1.646    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.663 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.857     2.520    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X105Y347       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y347       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.559 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.033     2.592    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit_synced
    SLICE_X105Y347       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.556     7.456    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.475 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.968     8.443    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X105Y347       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -5.917     2.526    
    SLICE_X105Y347       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.573    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.768ns
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    6.278ns
  Clock Net Delay (Source):      1.392ns (routing 0.624ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.683ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.975    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.999 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.392     3.391    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y353       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y353       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.449 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.124     3.573    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X99Y354        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.251     8.151    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.179 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.589     9.768    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y354        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                         clock pessimism             -6.278     3.490    
    SLICE_X99Y354        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     3.552    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.766ns
    Source Clock Delay      (SCD):    3.394ns
    Clock Pessimism Removal (CPR):    6.328ns
  Clock Net Delay (Source):      1.395ns (routing 0.624ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.683ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510     1.975    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.999 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.395     3.394    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y353       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y353       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.452 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.070     3.522    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X100Y354       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.251     8.151    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.179 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.587     9.766    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y354       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -6.328     3.438    
    SLICE_X100Y354       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.500    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.500    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.427ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    5.916ns
  Clock Net Delay (Source):      0.842ns (routing 0.371ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.412ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.181     1.646    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.663 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.842     2.505    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X101Y290       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y290       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.544 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.037     2.581    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X101Y290       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.556     7.456    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.475 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.952     8.427    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X101Y290       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                         clock pessimism             -5.916     2.511    
    SLICE_X101Y290       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.558    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.425ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    5.916ns
  Clock Net Delay (Source):      0.840ns (routing 0.371ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.950ns (routing 0.412ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.181     1.646    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.663 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.840     2.503    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X99Y287        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y287        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.542 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/Q
                         net (fo=2, routed)           0.038     2.580    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Din[6]
    SLICE_X99Y287        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.556     7.456    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.475 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.950     8.425    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X99Y287        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism             -5.916     2.509    
    SLICE_X99Y287        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.556    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.445ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    5.918ns
  Clock Net Delay (Source):      0.858ns (routing 0.371ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.412ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.181     1.646    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.663 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.858     2.521    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X104Y345       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y345       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.560 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.038     2.598    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X104Y345       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.556     7.456    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.475 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.970     8.445    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X104Y345       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -5.918     2.527    
    SLICE_X104Y345       FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.574    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.457ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    5.919ns
  Clock Net Delay (Source):      0.869ns (routing 0.371ns, distribution 0.498ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.412ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.181     1.646    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.663 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.869     2.532    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y354        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y354        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.571 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.042     2.613    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X99Y354        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.556     7.456    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.475 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.982     8.457    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X99Y354        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -5.919     2.538    
    SLICE_X99Y354        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.585    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.122%)  route 0.045ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.420ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    5.915ns
  Clock Net Delay (Source):      0.836ns (routing 0.371ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.945ns (routing 0.412ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.181     1.646    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.663 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.836     2.499    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X103Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y287       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.536 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.045     2.581    top_level_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter[2]
    SLICE_X103Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.556     7.456    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.475 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.945     8.420    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X103Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                         clock pessimism             -5.915     2.505    
    SLICE_X103Y287       FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.552    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.445ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    5.918ns
  Clock Net Delay (Source):      0.858ns (routing 0.371ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.412ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.181     1.646    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.663 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.858     2.521    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y340       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y340       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.560 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/Q
                         net (fo=21, routed)          0.027     2.587    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/A2
    SLICE_X101Y340       LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     2.607 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.006     2.613    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X101Y340       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.556     7.456    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.475 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.970     8.445    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X101Y340       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism             -5.918     2.527    
    SLICE_X101Y340       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.574    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.037ns (33.945%)  route 0.072ns (66.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.417ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    5.904ns
  Clock Net Delay (Source):      0.828ns (routing 0.371ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.412ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.181     1.646    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.663 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.828     2.491    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X99Y272        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y272        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.528 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.072     2.600    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X99Y274        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.556     7.456    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.475 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X5Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.942     8.417    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X99Y274        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                         clock pessimism             -5.904     2.513    
    SLICE_X99Y274        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     2.560    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         33.333      32.043     BUFGCE_X0Y110   top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X99Y291   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X99Y291   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X99Y291   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X99Y291   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X99Y273   top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X99Y273   top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X99Y273   top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X103Y329  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X103Y329  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X99Y291   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X99Y291   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X99Y291   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X99Y291   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X99Y273   top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X99Y273   top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X99Y273   top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X99Y273   top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X99Y273   top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X99Y273   top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X103Y329  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X103Y329  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X99Y291   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X99Y291   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X99Y291   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X99Y291   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X99Y338   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X99Y338   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X99Y338   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X99Y338   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.821ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.211ns  (logic 0.438ns (19.810%)  route 1.773ns (80.190%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 68.639 - 66.666 ) 
    Source Clock Delay      (SCD):    7.072ns = ( 40.405 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.972ns (routing 0.069ns, distribution 1.903ns)
  Clock Net Delay (Destination): 1.508ns (routing 0.055ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.972    40.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y291       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081    40.486 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.350    40.836    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X101Y294       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136    40.972 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.463    41.435    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X101Y318       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098    41.533 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.260    41.793    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X101Y327       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    41.916 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.700    42.616    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X100Y351       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.508    68.639    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X100Y351       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              5.093    73.732    
                         clock uncertainty           -0.235    73.497    
    SLICE_X100Y351       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    73.437    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         73.437    
                         arrival time                         -42.616    
  -------------------------------------------------------------------
                         slack                                 30.821    

Slack (MET) :             30.843ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.166ns  (logic 0.414ns (19.114%)  route 1.752ns (80.887%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 68.673 - 66.666 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 40.461 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.028ns (routing 0.069ns, distribution 1.959ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.055ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.028    40.461    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X102Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y292       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    40.540 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.262    40.802    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X101Y294       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066    40.868 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           0.714    41.582    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X101Y327       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146    41.728 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=2, routed)           0.213    41.941    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X101Y318       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123    42.064 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.563    42.627    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X103Y349       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.542    68.673    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X103Y349       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              5.093    73.766    
                         clock uncertainty           -0.235    73.531    
    SLICE_X103Y349       FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    73.470    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         73.470    
                         arrival time                         -42.627    
  -------------------------------------------------------------------
                         slack                                 30.843    

Slack (MET) :             30.845ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.164ns  (logic 0.414ns (19.131%)  route 1.750ns (80.869%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 68.673 - 66.666 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 40.461 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.028ns (routing 0.069ns, distribution 1.959ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.055ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.028    40.461    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X102Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y292       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    40.540 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.262    40.802    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X101Y294       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066    40.868 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           0.714    41.582    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X101Y327       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146    41.728 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=2, routed)           0.213    41.941    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X101Y318       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123    42.064 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.561    42.625    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X103Y349       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.542    68.673    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X103Y349       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              5.093    73.766    
                         clock uncertainty           -0.235    73.531    
    SLICE_X103Y349       FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    73.470    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         73.470    
                         arrival time                         -42.625    
  -------------------------------------------------------------------
                         slack                                 30.845    

Slack (MET) :             30.960ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.058ns  (logic 0.438ns (21.283%)  route 1.620ns (78.717%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 68.625 - 66.666 ) 
    Source Clock Delay      (SCD):    7.072ns = ( 40.405 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.972ns (routing 0.069ns, distribution 1.903ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.055ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.972    40.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y291       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081    40.486 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.350    40.836    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X101Y294       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136    40.972 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.463    41.435    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X101Y318       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098    41.533 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.260    41.793    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X101Y327       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    41.916 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.547    42.463    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X101Y351       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.494    68.625    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X101Y351       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              5.093    73.718    
                         clock uncertainty           -0.235    73.483    
    SLICE_X101Y351       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    73.423    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         73.423    
                         arrival time                         -42.463    
  -------------------------------------------------------------------
                         slack                                 30.960    

Slack (MET) :             30.985ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.058ns  (logic 0.438ns (21.283%)  route 1.620ns (78.717%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 68.650 - 66.666 ) 
    Source Clock Delay      (SCD):    7.072ns = ( 40.405 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.972ns (routing 0.069ns, distribution 1.903ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.055ns, distribution 1.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.972    40.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y291       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081    40.486 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.350    40.836    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X101Y294       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136    40.972 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.463    41.435    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X101Y318       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098    41.533 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.260    41.793    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X101Y327       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    41.916 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.547    42.463    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X101Y352       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.519    68.650    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X101Y352       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              5.093    73.743    
                         clock uncertainty           -0.235    73.508    
    SLICE_X101Y352       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    73.448    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.448    
                         arrival time                         -42.463    
  -------------------------------------------------------------------
                         slack                                 30.985    

Slack (MET) :             30.996ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.067ns  (logic 0.435ns (21.045%)  route 1.632ns (78.955%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 68.727 - 66.666 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 40.461 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.028ns (routing 0.069ns, distribution 1.959ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.055ns, distribution 1.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.028    40.461    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X102Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y292       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    40.540 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.282    40.822    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X101Y294       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165    40.987 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.502    41.489    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X101Y318       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068    41.557 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.260    41.817    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X101Y327       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    41.940 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.588    42.528    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X103Y354       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.596    68.727    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X103Y354       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              5.093    73.820    
                         clock uncertainty           -0.235    73.585    
    SLICE_X103Y354       FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    73.524    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.524    
                         arrival time                         -42.528    
  -------------------------------------------------------------------
                         slack                                 30.996    

Slack (MET) :             31.012ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.065ns  (logic 0.438ns (21.211%)  route 1.627ns (78.789%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 68.683 - 66.666 ) 
    Source Clock Delay      (SCD):    7.072ns = ( 40.405 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.972ns (routing 0.069ns, distribution 1.903ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.055ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.972    40.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y291       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081    40.486 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.350    40.836    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X101Y294       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136    40.972 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.463    41.435    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X101Y318       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098    41.533 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.260    41.793    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X101Y327       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    41.916 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.554    42.470    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X101Y354       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.552    68.683    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X101Y354       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              5.093    73.776    
                         clock uncertainty           -0.235    73.541    
    SLICE_X101Y354       FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    73.482    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         73.482    
                         arrival time                         -42.470    
  -------------------------------------------------------------------
                         slack                                 31.012    

Slack (MET) :             31.012ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.064ns  (logic 0.438ns (21.221%)  route 1.626ns (78.779%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 68.683 - 66.666 ) 
    Source Clock Delay      (SCD):    7.072ns = ( 40.405 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.972ns (routing 0.069ns, distribution 1.903ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.055ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.972    40.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y291       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081    40.486 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.350    40.836    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X101Y294       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136    40.972 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.463    41.435    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X101Y318       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098    41.533 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.260    41.793    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X101Y327       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    41.916 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.553    42.469    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X101Y354       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.552    68.683    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X101Y354       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              5.093    73.776    
                         clock uncertainty           -0.235    73.541    
    SLICE_X101Y354       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    73.481    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         73.481    
                         arrival time                         -42.469    
  -------------------------------------------------------------------
                         slack                                 31.012    

Slack (MET) :             31.019ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.059ns  (logic 0.438ns (21.272%)  route 1.621ns (78.728%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 68.685 - 66.666 ) 
    Source Clock Delay      (SCD):    7.072ns = ( 40.405 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.972ns (routing 0.069ns, distribution 1.903ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.055ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.972    40.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y291       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081    40.486 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.350    40.836    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X101Y294       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136    40.972 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.463    41.435    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X101Y318       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098    41.533 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.260    41.793    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X101Y327       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    41.916 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.548    42.464    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X102Y354       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.554    68.685    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X102Y354       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              5.093    73.778    
                         clock uncertainty           -0.235    73.543    
    SLICE_X102Y354       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    73.483    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.483    
                         arrival time                         -42.464    
  -------------------------------------------------------------------
                         slack                                 31.019    

Slack (MET) :             31.037ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.021ns  (logic 0.435ns (21.524%)  route 1.586ns (78.476%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 68.722 - 66.666 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 40.461 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.028ns (routing 0.069ns, distribution 1.959ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.055ns, distribution 1.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.028    40.461    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X102Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y292       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    40.540 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.282    40.822    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X101Y294       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165    40.987 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.502    41.489    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X101Y318       LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068    41.557 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.260    41.817    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X101Y327       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    41.940 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.542    42.482    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X103Y353       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.591    68.722    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X103Y353       FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              5.093    73.815    
                         clock uncertainty           -0.235    73.580    
    SLICE_X103Y353       FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    73.519    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.519    
                         arrival time                         -42.482    
  -------------------------------------------------------------------
                         slack                                 31.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.627ns  (logic 0.053ns (8.453%)  route 0.574ns (91.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 39.767 - 33.333 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 34.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.878ns
  Clock Net Delay (Source):      0.953ns (routing 0.055ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.069ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.953    34.751    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X102Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y287       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    34.790 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.223    35.013    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X102Y290       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014    35.027 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.351    35.378    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X101Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.334    39.767    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X101Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -4.878    34.889    
    SLICE_X101Y291       FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007    34.882    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -34.882    
                         arrival time                          35.378    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.627ns  (logic 0.053ns (8.453%)  route 0.574ns (91.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 39.767 - 33.333 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 34.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.878ns
  Clock Net Delay (Source):      0.953ns (routing 0.055ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.069ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.953    34.751    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X102Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y287       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    34.790 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.223    35.013    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X102Y290       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014    35.027 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.351    35.378    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X101Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.334    39.767    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X101Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -4.878    34.889    
    SLICE_X101Y291       FDCE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008    34.881    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -34.881    
                         arrival time                          35.378    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.097ns (17.384%)  route 0.461ns (82.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.449ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    4.947ns
  Clock Net Delay (Source):      1.031ns (routing 0.055ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.069ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.031     1.496    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y293       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.535 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.455     1.990    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X100Y293       LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.058     2.048 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.006     2.054    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X100Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.349     6.449    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -4.947     1.502    
    SLICE_X100Y293       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.549    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.074ns (12.458%)  route 0.520ns (87.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.430ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    4.948ns
  Clock Net Delay (Source):      1.011ns (routing 0.055ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.069ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.011     1.476    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X101Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y291       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.515 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.503     2.018    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X101Y291       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     2.053 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.017     2.070    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X101Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.330     6.430    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X101Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -4.948     1.482    
    SLICE_X101Y291       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.528    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.671ns  (logic 0.053ns (7.899%)  route 0.618ns (92.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.431ns = ( 39.764 - 33.333 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 34.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.878ns
  Clock Net Delay (Source):      0.953ns (routing 0.055ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.069ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.953    34.751    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X102Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y287       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    34.790 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.223    35.013    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X102Y290       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014    35.027 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.395    35.422    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X100Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.331    39.764    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -4.878    34.886    
    SLICE_X100Y291       FDCE (Hold_AFF2_SLICEL_C_CE)
                                                     -0.007    34.879    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -34.879    
                         arrival time                          35.422    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.671ns  (logic 0.053ns (7.899%)  route 0.618ns (92.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.431ns = ( 39.764 - 33.333 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 34.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.878ns
  Clock Net Delay (Source):      0.953ns (routing 0.055ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.069ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.953    34.751    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X102Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y287       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    34.790 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.223    35.013    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X102Y290       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014    35.027 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.395    35.422    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X100Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.331    39.764    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -4.878    34.886    
    SLICE_X100Y291       FDCE (Hold_AFF_SLICEL_C_CE)
                                                     -0.008    34.878    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -34.878    
                         arrival time                          35.422    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.671ns  (logic 0.053ns (7.899%)  route 0.618ns (92.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.431ns = ( 39.764 - 33.333 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 34.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.878ns
  Clock Net Delay (Source):      0.953ns (routing 0.055ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.069ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.953    34.751    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X102Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y287       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    34.790 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.223    35.013    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X102Y290       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014    35.027 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.395    35.422    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X100Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.331    39.764    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y291       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -4.878    34.886    
    SLICE_X100Y291       FDCE (Hold_BFF_SLICEL_C_CE)
                                                     -0.008    34.878    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -34.878    
                         arrival time                          35.422    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.701ns  (logic 0.053ns (7.561%)  route 0.648ns (92.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 39.786 - 33.333 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 34.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.918ns
  Clock Net Delay (Source):      0.953ns (routing 0.055ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.069ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.953    34.751    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X102Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y287       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    34.790 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.223    35.013    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X102Y290       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014    35.027 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.425    35.452    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X100Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.353    39.786    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -4.918    34.868    
    SLICE_X100Y292       FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007    34.861    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -34.861    
                         arrival time                          35.452    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.701ns  (logic 0.053ns (7.561%)  route 0.648ns (92.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 39.786 - 33.333 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 34.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.918ns
  Clock Net Delay (Source):      0.953ns (routing 0.055ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.069ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.953    34.751    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X102Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y287       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    34.790 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.223    35.013    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X102Y290       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014    35.027 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.425    35.452    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X100Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.353    39.786    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X100Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -4.918    34.868    
    SLICE_X100Y292       FDCE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008    34.860    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -34.860    
                         arrival time                          35.452    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.783ns  (logic 0.053ns (6.769%)  route 0.730ns (93.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 39.784 - 33.333 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 34.751 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.862ns
  Clock Net Delay (Source):      0.953ns (routing 0.055ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.069ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.953    34.751    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X102Y287       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y287       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    34.790 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.223    35.013    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X102Y290       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014    35.027 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.507    35.534    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.351    39.784    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -4.862    34.922    
    SLICE_X102Y292       FDCE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008    34.914    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -34.914    
                         arrival time                          35.534    
  -------------------------------------------------------------------
                         slack                                  0.620    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X100Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X100Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X102Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X102Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X101Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X101Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X100Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X100Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X100Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X100Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X102Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X101Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X101Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X100Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X100Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X100Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X100Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X100Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X100Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y288  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X100Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X100Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X100Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X100Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X101Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X101Y293  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X101Y292  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X100Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X100Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X100Y291  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFADC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.223ns (8.492%)  route 2.403ns (91.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 7.203 - 4.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.086ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.559ns, distribution 1.258ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.137     2.810    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.888 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.689     4.577    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X56Y247        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.722 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.714     5.436    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.817     7.203    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[25]/C
                         clock pessimism              0.000     7.203    
                         clock uncertainty           -0.035     7.168    
    SLICE_X54Y252        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.107    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                          7.107    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.223ns (8.492%)  route 2.403ns (91.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 7.203 - 4.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.086ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.559ns, distribution 1.258ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.137     2.810    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.888 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.689     4.577    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X56Y247        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.722 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.714     5.436    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.817     7.203    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[26]/C
                         clock pessimism              0.000     7.203    
                         clock uncertainty           -0.035     7.168    
    SLICE_X54Y252        FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.107    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[26]
  -------------------------------------------------------------------
                         required time                          7.107    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.223ns (8.492%)  route 2.403ns (91.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 7.203 - 4.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.086ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.559ns, distribution 1.258ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.137     2.810    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.888 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.689     4.577    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X56Y247        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.722 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.714     5.436    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.817     7.203    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[28]/C
                         clock pessimism              0.000     7.203    
                         clock uncertainty           -0.035     7.168    
    SLICE_X54Y252        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     7.107    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.107    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.223ns (8.492%)  route 2.403ns (91.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 7.203 - 4.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.086ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.559ns, distribution 1.258ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.137     2.810    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.888 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.689     4.577    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X56Y247        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.722 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.714     5.436    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.817     7.203    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]/C
                         clock pessimism              0.000     7.203    
                         clock uncertainty           -0.035     7.168    
    SLICE_X54Y252        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     7.107    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.107    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.223ns (8.492%)  route 2.403ns (91.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 7.204 - 4.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.086ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.818ns (routing 1.559ns, distribution 1.259ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.137     2.810    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.888 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.689     4.577    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X56Y247        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.722 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.714     5.436    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.818     7.204    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[27]/C
                         clock pessimism              0.000     7.204    
                         clock uncertainty           -0.035     7.169    
    SLICE_X54Y252        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     7.108    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.223ns (8.714%)  route 2.336ns (91.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.199ns = ( 7.199 - 4.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.086ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.559ns, distribution 1.254ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.137     2.810    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.888 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.689     4.577    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X56Y247        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.722 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.647     5.369    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X55Y251        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.813     7.199    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X55Y251        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[20]/C
                         clock pessimism              0.000     7.199    
                         clock uncertainty           -0.035     7.164    
    SLICE_X55Y251        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     7.104    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.223ns (8.714%)  route 2.336ns (91.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.199ns = ( 7.199 - 4.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.086ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.559ns, distribution 1.254ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.137     2.810    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.888 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.689     4.577    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X56Y247        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.722 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.647     5.369    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X55Y251        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.813     7.199    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X55Y251        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[23]/C
                         clock pessimism              0.000     7.199    
                         clock uncertainty           -0.035     7.164    
    SLICE_X55Y251        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     7.104    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.223ns (8.714%)  route 2.336ns (91.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.199ns = ( 7.199 - 4.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.086ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.559ns, distribution 1.254ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.137     2.810    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.888 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.689     4.577    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X56Y247        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.722 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.647     5.369    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X55Y251        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.813     7.199    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X55Y251        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[24]/C
                         clock pessimism              0.000     7.199    
                         clock uncertainty           -0.035     7.164    
    SLICE_X55Y251        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     7.104    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[24]
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.223ns (8.714%)  route 2.336ns (91.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.199ns = ( 7.199 - 4.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.086ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.559ns, distribution 1.254ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.137     2.810    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.888 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.689     4.577    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X56Y247        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.722 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.647     5.369    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X55Y251        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.813     7.199    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X55Y251        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[29]/C
                         clock pessimism              0.000     7.199    
                         clock uncertainty           -0.035     7.164    
    SLICE_X55Y251        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     7.104    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.223ns (8.731%)  route 2.331ns (91.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns = ( 7.197 - 4.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.086ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.811ns (routing 1.559ns, distribution 1.252ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.137     2.810    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.888 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.689     4.577    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X56Y247        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.722 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i_/O
                         net (fo=32, routed)          0.642     5.364    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_inferred__4/i__n_0
    SLICE_X55Y251        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.811     7.197    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X55Y251        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[17]/C
                         clock pessimism              0.000     7.197    
                         clock uncertainty           -0.035     7.162    
    SLICE_X55Y251        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.102    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[17]
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                  1.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.093ns (6.237%)  route 1.398ns (93.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.989ns, distribution 0.917ns)
  Clock Net Delay (Destination): 3.157ns (routing 1.717ns, distribution 1.440ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.906     2.427    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.485 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.362     3.847    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X54Y246        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     3.882 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[7]_i_1/O
                         net (fo=1, routed)           0.036     3.918    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[7]
    SLICE_X54Y246        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.157     3.684    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X54Y246        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[7]/C
                         clock pessimism              0.000     3.684    
                         clock uncertainty            0.035     3.719    
    SLICE_X54Y246        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.779    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.093ns (6.237%)  route 1.398ns (93.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.989ns, distribution 0.917ns)
  Clock Net Delay (Destination): 3.157ns (routing 1.717ns, distribution 1.440ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.906     2.427    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.485 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.363     3.848    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X54Y246        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     3.883 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[8]_i_1/O
                         net (fo=1, routed)           0.035     3.918    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[8]
    SLICE_X54Y246        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.157     3.684    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X54Y246        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[8]/C
                         clock pessimism              0.000     3.684    
                         clock uncertainty            0.035     3.719    
    SLICE_X54Y246        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.779    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.080ns (5.413%)  route 1.398ns (94.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.668ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.989ns, distribution 0.917ns)
  Clock Net Delay (Destination): 3.141ns (routing 1.717ns, distribution 1.424ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.906     2.427    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.485 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.372     3.857    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X54Y252        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.022     3.879 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[30]_i_1/O
                         net (fo=1, routed)           0.026     3.905    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[30]
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.141     3.668    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]/C
                         clock pessimism              0.000     3.668    
                         clock uncertainty            0.035     3.703    
    SLICE_X54Y252        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.763    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.093ns (6.280%)  route 1.388ns (93.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.669ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.989ns, distribution 0.917ns)
  Clock Net Delay (Destination): 3.142ns (routing 1.717ns, distribution 1.425ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.906     2.427    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.485 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.352     3.837    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X54Y252        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     3.872 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[27]_i_1/O
                         net (fo=1, routed)           0.036     3.908    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[27]
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.142     3.669    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[27]/C
                         clock pessimism              0.000     3.669    
                         clock uncertainty            0.035     3.704    
    SLICE_X54Y252        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.764    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.764    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.080ns (5.380%)  route 1.407ns (94.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.668ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.989ns, distribution 0.917ns)
  Clock Net Delay (Destination): 3.141ns (routing 1.717ns, distribution 1.424ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.906     2.427    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.485 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.372     3.857    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X54Y252        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.022     3.879 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[28]_i_1/O
                         net (fo=1, routed)           0.035     3.914    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[28]
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.141     3.668    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X54Y252        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[28]/C
                         clock pessimism              0.000     3.668    
                         clock uncertainty            0.035     3.703    
    SLICE_X54Y252        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.060     3.763    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           3.914    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.080ns (5.355%)  route 1.414ns (94.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.671ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.989ns, distribution 0.917ns)
  Clock Net Delay (Destination): 3.144ns (routing 1.717ns, distribution 1.427ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.906     2.427    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.485 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.388     3.873    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X54Y247        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.022     3.895 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[4]_i_1/O
                         net (fo=1, routed)           0.026     3.921    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[4]
    SLICE_X54Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.144     3.671    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X54Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[4]/C
                         clock pessimism              0.000     3.671    
                         clock uncertainty            0.035     3.706    
    SLICE_X54Y247        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.766    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.766    
                         arrival time                           3.921    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.080ns (5.323%)  route 1.423ns (94.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.671ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.989ns, distribution 0.917ns)
  Clock Net Delay (Destination): 3.144ns (routing 1.717ns, distribution 1.427ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.906     2.427    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.485 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.388     3.873    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X54Y247        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.022     3.895 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[15]_i_1/O
                         net (fo=1, routed)           0.035     3.930    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[15]
    SLICE_X54Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.144     3.671    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X54Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[15]/C
                         clock pessimism              0.000     3.671    
                         clock uncertainty            0.035     3.706    
    SLICE_X54Y247        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.060     3.766    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.766    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.126ns (8.344%)  route 1.384ns (91.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.671ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.989ns, distribution 0.917ns)
  Clock Net Delay (Destination): 3.144ns (routing 1.717ns, distribution 1.427ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.906     2.427    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.485 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.354     3.839    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X56Y249        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.068     3.907 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[16]_i_1/O
                         net (fo=1, routed)           0.030     3.937    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[16]
    SLICE_X56Y249        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.144     3.671    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X56Y249        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[16]/C
                         clock pessimism              0.000     3.671    
                         clock uncertainty            0.035     3.706    
    SLICE_X56Y249        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.766    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.766    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.081ns (5.325%)  route 1.440ns (94.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.989ns, distribution 0.917ns)
  Clock Net Delay (Destination): 3.145ns (routing 1.717ns, distribution 1.428ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.906     2.427    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.485 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.415     3.900    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X54Y247        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.023     3.923 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[6]_i_1/O
                         net (fo=1, routed)           0.025     3.948    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[6]
    SLICE_X54Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.145     3.672    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X54Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[6]/C
                         clock pessimism              0.000     3.672    
                         clock uncertainty            0.035     3.707    
    SLICE_X54Y247        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.767    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.767    
                         arrival time                           3.948    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.080ns (5.253%)  route 1.443ns (94.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.989ns, distribution 0.917ns)
  Clock Net Delay (Destination): 3.145ns (routing 1.717ns, distribution 1.428ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.906     2.427    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.485 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          1.414     3.899    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/ext_trigger
    SLICE_X54Y247        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     3.921 r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[5]_i_1/O
                         net (fo=1, routed)           0.029     3.950    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count[5]
    SLICE_X54Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.145     3.672    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X54Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[5]/C
                         clock pessimism              0.000     3.672    
                         clock uncertainty            0.035     3.707    
    SLICE_X54Y247        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.767    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.767    
                         arrival time                           3.950    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFADC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.474ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.474ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.550ns  (logic 0.079ns (14.364%)  route 0.471ns (85.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y320                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y320        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.471     0.550    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X55Y319        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X55Y319        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  9.474    

Slack (MET) :             9.493ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.531ns  (logic 0.078ns (14.689%)  route 0.453ns (85.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y303                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X31Y303        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.453     0.531    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X31Y304        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X31Y304        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  9.493    

Slack (MET) :             9.564ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.460ns  (logic 0.077ns (16.739%)  route 0.383ns (83.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y303                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X31Y303        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.383     0.460    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[12]
    SLICE_X31Y303        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X31Y303        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  9.564    

Slack (MET) :             9.609ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y265                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X15Y265        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.336     0.415    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X15Y265        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X15Y265        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  9.609    

Slack (MET) :             9.609ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y266                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X15Y266        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.336     0.415    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X15Y266        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X15Y266        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  9.609    

Slack (MET) :             9.628ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.396ns  (logic 0.078ns (19.697%)  route 0.318ns (80.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y319                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y319        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.318     0.396    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X54Y320        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X54Y320        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  9.628    

Slack (MET) :             9.629ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.395ns  (logic 0.079ns (20.000%)  route 0.316ns (80.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y264                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X16Y264        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.316     0.395    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X17Y265        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X17Y265        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  9.629    

Slack (MET) :             9.646ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.378ns  (logic 0.076ns (20.106%)  route 0.302ns (79.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y194                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
    SLICE_X31Y194        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.302     0.378    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[14]
    SLICE_X31Y194        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X31Y194        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  9.646    

Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.368ns  (logic 0.081ns (22.011%)  route 0.287ns (77.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y401                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X33Y401        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.287     0.368    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X33Y401        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X33Y401        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  9.656    

Slack (MET) :             9.659ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFADC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.365ns  (logic 0.078ns (21.370%)  route 0.287ns (78.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y300                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X31Y300        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.287     0.365    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X32Y298        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X32Y298        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  9.659    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC1_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.426ns (16.576%)  route 2.144ns (83.424%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 6.445 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.103ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.989ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.198     2.871    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y304        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y304        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.951 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.778     3.729    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.853 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.344    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.467 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.826     5.293    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X55Y417        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.392 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1/O
                         net (fo=1, routed)           0.049     5.441    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1_n_0
    SLICE_X55Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.924     6.445    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                         clock pessimism              0.000     6.445    
                         clock uncertainty           -0.035     6.410    
    SLICE_X55Y417        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.435    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg
  -------------------------------------------------------------------
                         required time                          6.435    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.426ns (17.115%)  route 2.063ns (82.885%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.453ns = ( 6.453 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.103ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.989ns, distribution 0.943ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.198     2.871    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y304        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y304        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.951 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.778     3.729    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.853 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.344    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.467 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.722     5.189    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y417        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     5.288 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1/O
                         net (fo=1, routed)           0.072     5.360    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1_n_0
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.932     6.453    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                         clock pessimism              0.000     6.453    
                         clock uncertainty           -0.035     6.418    
    SLICE_X60Y417        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.443    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.450ns (18.580%)  route 1.972ns (81.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 6.388 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.103ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.989ns, distribution 0.878ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.198     2.871    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y304        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y304        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.951 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.778     3.729    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.853 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.344    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.467 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.653     5.120    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X57Y283        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.243 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_i_1/O
                         net (fo=1, routed)           0.050     5.293    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_i_1_n_0
    SLICE_X57Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.867     6.388    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/C
                         clock pessimism              0.000     6.388    
                         clock uncertainty           -0.035     6.353    
    SLICE_X57Y283        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.378    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.449ns (18.577%)  route 1.968ns (81.423%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 6.388 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.103ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.989ns, distribution 0.878ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.198     2.871    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y304        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y304        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.951 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.778     3.729    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.853 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.344    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.467 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.650     5.117    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X57Y283        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     5.239 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2/O
                         net (fo=1, routed)           0.049     5.288    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2_n_0
    SLICE_X57Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.867     6.388    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/C
                         clock pessimism              0.000     6.388    
                         clock uncertainty           -0.035     6.353    
    SLICE_X57Y283        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.378    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.417ns (16.917%)  route 2.048ns (83.083%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 6.447 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.103ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.989ns, distribution 0.937ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.198     2.871    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y304        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y304        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.951 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.778     3.729    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.853 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.344    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.467 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.728     5.195    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X57Y416        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     5.285 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1/O
                         net (fo=1, routed)           0.051     5.336    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1_n_0
    SLICE_X57Y416        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.926     6.447    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y416        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                         clock pessimism              0.000     6.447    
                         clock uncertainty           -0.035     6.412    
    SLICE_X57Y416        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.437    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.378ns (15.816%)  route 2.012ns (84.184%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.438ns = ( 6.438 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.103ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.989ns, distribution 0.928ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.198     2.871    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y304        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y304        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.951 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.778     3.729    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.853 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.344    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.467 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.671     5.138    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y283        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.189 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1/O
                         net (fo=1, routed)           0.072     5.261    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1_n_0
    SLICE_X61Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.917     6.438    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/C
                         clock pessimism              0.000     6.438    
                         clock uncertainty           -0.035     6.403    
    SLICE_X61Y283        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.428    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg
  -------------------------------------------------------------------
                         required time                          6.428    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.393ns (16.845%)  route 1.940ns (83.155%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.394ns = ( 6.394 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.103ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.989ns, distribution 0.884ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.198     2.871    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y304        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y304        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.951 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.778     3.729    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.853 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.344    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.467 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.653     5.120    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X56Y283        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     5.186 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1/O
                         net (fo=1, routed)           0.018     5.204    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1_n_0
    SLICE_X56Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.873     6.394    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X56Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/C
                         clock pessimism              0.000     6.394    
                         clock uncertainty           -0.035     6.359    
    SLICE_X56Y283        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.384    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg
  -------------------------------------------------------------------
                         required time                          6.384    
                         arrival time                          -5.204    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.449ns (18.577%)  route 1.968ns (81.423%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 6.500 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.103ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.989ns, distribution 0.990ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.198     2.871    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y304        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y304        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.951 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.778     3.729    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.853 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.344    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.467 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.627     5.094    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y401        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.216 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_i_1/O
                         net (fo=1, routed)           0.072     5.288    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_i_1_n_0
    SLICE_X61Y401        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.979     6.500    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y401        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                         clock pessimism              0.000     6.500    
                         clock uncertainty           -0.035     6.465    
    SLICE_X61Y401        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.490    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg
  -------------------------------------------------------------------
                         required time                          6.490    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.378ns (16.378%)  route 1.930ns (83.622%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 6.432 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.103ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.989ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.198     2.871    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y304        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y304        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.951 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.778     3.729    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.853 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.344    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.467 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.610     5.077    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X57Y387        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.128 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1/O
                         net (fo=1, routed)           0.051     5.179    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1_n_0
    SLICE_X57Y387        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.911     6.432    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y387        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                         clock pessimism              0.000     6.432    
                         clock uncertainty           -0.035     6.397    
    SLICE_X57Y387        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.422    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg
  -------------------------------------------------------------------
                         required time                          6.422    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.428ns (18.353%)  route 1.904ns (81.647%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 6.493 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.103ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.989ns, distribution 0.983ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.198     2.871    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y304        FDPE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y304        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.951 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.778     3.729    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_7
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.853 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.344    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.467 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.577     5.044    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y303        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.145 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1/O
                         net (fo=1, routed)           0.058     5.203    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1_n_0
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.972     6.493    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                         clock pessimism              0.000     6.493    
                         clock uncertainty           -0.035     6.458    
    SLICE_X61Y303        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.483    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg
  -------------------------------------------------------------------
                         required time                          6.483    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  1.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.162ns (25.592%)  route 0.471ns (74.408%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.591ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.646ns, distribution 0.657ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.152     1.501    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y353        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.539 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.138     1.677    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     1.727 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.200     1.927    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     1.986 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.116     2.102    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X55Y338        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.117 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1/O
                         net (fo=1, routed)           0.017     2.134    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1_n_0
    SLICE_X55Y338        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.303     1.751    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y338        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                         clock pessimism              0.000     1.751    
                         clock uncertainty            0.035     1.786    
    SLICE_X55Y338        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.832    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.162ns (27.645%)  route 0.424ns (72.355%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.591ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.646ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.152     1.501    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y353        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.539 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.138     1.677    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     1.727 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.192     1.919    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     1.933 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.031     1.964    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X58Y340        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     2.024 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.063     2.087    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X58Y340        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.306     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X58Y340        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     1.754    
                         clock uncertainty            0.035     1.789    
    SLICE_X58Y340        FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     1.782    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.162ns (27.645%)  route 0.424ns (72.355%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.591ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.646ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.152     1.501    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y353        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.539 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.138     1.677    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     1.727 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.192     1.919    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     1.933 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.031     1.964    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X58Y340        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     2.024 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.063     2.087    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X58Y340        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.306     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X58Y340        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     1.754    
                         clock uncertainty            0.035     1.789    
    SLICE_X58Y340        FDPE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008     1.781    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.162ns (27.645%)  route 0.424ns (72.355%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.591ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.646ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.152     1.501    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y353        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.539 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.138     1.677    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     1.727 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.192     1.919    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     1.933 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.031     1.964    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X58Y340        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     2.024 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.063     2.087    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X58Y340        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.306     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X58Y340        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     1.754    
                         clock uncertainty            0.035     1.789    
    SLICE_X58Y340        FDCE (Hold_FFF_SLICEL_C_CE)
                                                     -0.008     1.781    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.170ns (25.564%)  route 0.495ns (74.436%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.591ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.646ns, distribution 0.663ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.152     1.501    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y353        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.539 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.138     1.677    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     1.727 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.200     1.927    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     1.986 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.140     2.126    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X55Y351        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.149 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1/O
                         net (fo=1, routed)           0.017     2.166    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1_n_0
    SLICE_X55Y351        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.309     1.757    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y351        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                         clock pessimism              0.000     1.757    
                         clock uncertainty            0.035     1.792    
    SLICE_X55Y351        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.838    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.169ns (22.266%)  route 0.590ns (77.734%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.591ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.646ns, distribution 0.690ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.152     1.501    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y353        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.539 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.138     1.677    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     1.727 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.200     1.927    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     1.986 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.236     2.222    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X59Y363        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     2.244 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1/O
                         net (fo=1, routed)           0.016     2.260    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1_n_0
    SLICE_X59Y363        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.336     1.784    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y363        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                         clock pessimism              0.000     1.784    
                         clock uncertainty            0.035     1.819    
    SLICE_X59Y363        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.865    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.169ns (21.920%)  route 0.602ns (78.080%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.591ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.646ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.152     1.501    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y353        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.539 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.138     1.677    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     1.727 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.200     1.927    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     1.986 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.238     2.224    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y321        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.246 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1/O
                         net (fo=1, routed)           0.026     2.272    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1_n_0
    SLICE_X61Y321        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.348     1.796    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y321        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                         clock pessimism              0.000     1.796    
                         clock uncertainty            0.035     1.831    
    SLICE_X61Y321        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.877    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.169ns (22.931%)  route 0.568ns (77.069%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.591ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.646ns, distribution 0.665ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.152     1.501    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y353        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.539 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.138     1.677    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     1.727 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.200     1.927    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     1.986 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.204     2.190    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y322        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.212 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1/O
                         net (fo=1, routed)           0.026     2.238    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1_n_0
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.311     1.759    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                         clock pessimism              0.000     1.759    
                         clock uncertainty            0.035     1.794    
    SLICE_X60Y322        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.840    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.197ns (24.780%)  route 0.598ns (75.220%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.591ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.646ns, distribution 0.689ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.152     1.501    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y353        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.539 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.138     1.677    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     1.727 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.200     1.927    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     1.986 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.234     2.220    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y370        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     2.270 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1/O
                         net (fo=1, routed)           0.026     2.296    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1_n_0
    SLICE_X60Y370        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.335     1.783    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y370        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                         clock pessimism              0.000     1.783    
                         clock uncertainty            0.035     1.818    
    SLICE_X60Y370        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.864    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.188ns (21.886%)  route 0.671ns (78.114%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.591ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.646ns, distribution 0.708ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.152     1.501    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X56Y353        FDPE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y353        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.539 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.138     1.677    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_6
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     1.727 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.200     1.927    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     1.986 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.312     2.298    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y303        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.339 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1/O
                         net (fo=1, routed)           0.021     2.360    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1_n_0
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.354     1.802    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                         clock pessimism              0.000     1.802    
                         clock uncertainty            0.035     1.837    
    SLICE_X61Y303        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.883    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.477    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC2_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.399ns (18.654%)  route 1.740ns (81.346%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 6.445 - 4.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.381ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.989ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.335     3.008    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y380        FDPE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y380        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.086 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.374     3.460    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_9
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.559 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.050    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.173 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.826     4.999    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X55Y417        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.098 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1/O
                         net (fo=1, routed)           0.049     5.147    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1_n_0
    SLICE_X55Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.924     6.445    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                         clock pessimism              0.000     6.445    
                         clock uncertainty           -0.035     6.410    
    SLICE_X55Y417        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.435    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg
  -------------------------------------------------------------------
                         required time                          6.435    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.399ns (19.388%)  route 1.659ns (80.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.453ns = ( 6.453 - 4.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.381ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.989ns, distribution 0.943ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.335     3.008    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y380        FDPE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y380        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.086 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.374     3.460    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_9
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.559 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.050    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.173 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.722     4.895    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y417        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     4.994 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1/O
                         net (fo=1, routed)           0.072     5.066    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1_n_0
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.932     6.453    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                         clock pessimism              0.000     6.453    
                         clock uncertainty           -0.035     6.418    
    SLICE_X60Y417        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.443    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.423ns (21.246%)  route 1.568ns (78.754%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 6.388 - 4.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.381ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.989ns, distribution 0.878ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.335     3.008    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y380        FDPE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y380        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.086 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.374     3.460    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_9
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.559 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.050    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.173 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.653     4.826    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X57Y283        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.949 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_i_1/O
                         net (fo=1, routed)           0.050     4.999    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_i_1_n_0
    SLICE_X57Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.867     6.388    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/C
                         clock pessimism              0.000     6.388    
                         clock uncertainty           -0.035     6.353    
    SLICE_X57Y283        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.378    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.422ns (21.249%)  route 1.564ns (78.751%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 6.388 - 4.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.381ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.989ns, distribution 0.878ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.335     3.008    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y380        FDPE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y380        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.086 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.374     3.460    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_9
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.559 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.050    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.173 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.650     4.823    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X57Y283        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.945 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2/O
                         net (fo=1, routed)           0.049     4.994    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2_n_0
    SLICE_X57Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.867     6.388    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/C
                         clock pessimism              0.000     6.388    
                         clock uncertainty           -0.035     6.353    
    SLICE_X57Y283        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.378    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -4.994    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.390ns (19.174%)  route 1.644ns (80.826%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 6.447 - 4.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.381ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.989ns, distribution 0.937ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.335     3.008    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y380        FDPE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y380        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.086 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.374     3.460    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_9
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.559 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.050    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.173 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.728     4.901    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X57Y416        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.991 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1/O
                         net (fo=1, routed)           0.051     5.042    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1_n_0
    SLICE_X57Y416        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.926     6.447    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y416        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                         clock pessimism              0.000     6.447    
                         clock uncertainty           -0.035     6.412    
    SLICE_X57Y416        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.437    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.351ns (17.917%)  route 1.608ns (82.083%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.438ns = ( 6.438 - 4.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.381ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.989ns, distribution 0.928ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.335     3.008    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y380        FDPE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y380        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.086 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.374     3.460    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_9
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.559 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.050    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.173 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.671     4.844    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y283        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     4.895 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1/O
                         net (fo=1, routed)           0.072     4.967    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1_n_0
    SLICE_X61Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.917     6.438    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/C
                         clock pessimism              0.000     6.438    
                         clock uncertainty           -0.035     6.403    
    SLICE_X61Y283        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.428    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg
  -------------------------------------------------------------------
                         required time                          6.428    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.366ns (19.243%)  route 1.536ns (80.757%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.394ns = ( 6.394 - 4.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.381ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.989ns, distribution 0.884ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.335     3.008    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y380        FDPE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y380        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.086 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.374     3.460    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_9
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.559 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.050    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.173 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.653     4.826    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X56Y283        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     4.892 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1/O
                         net (fo=1, routed)           0.018     4.910    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1_n_0
    SLICE_X56Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.873     6.394    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X56Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/C
                         clock pessimism              0.000     6.394    
                         clock uncertainty           -0.035     6.359    
    SLICE_X56Y283        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.384    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg
  -------------------------------------------------------------------
                         required time                          6.384    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.422ns (21.249%)  route 1.564ns (78.751%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 6.500 - 4.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.381ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.989ns, distribution 0.990ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.335     3.008    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y380        FDPE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y380        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.086 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.374     3.460    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_9
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.559 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.050    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.173 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.627     4.800    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y401        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     4.922 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_i_1/O
                         net (fo=1, routed)           0.072     4.994    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_i_1_n_0
    SLICE_X61Y401        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.979     6.500    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y401        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                         clock pessimism              0.000     6.500    
                         clock uncertainty           -0.035     6.465    
    SLICE_X61Y401        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.490    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg
  -------------------------------------------------------------------
                         required time                          6.490    
                         arrival time                          -4.994    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.351ns (18.700%)  route 1.526ns (81.300%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 6.432 - 4.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.381ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.989ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.335     3.008    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y380        FDPE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y380        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.086 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.374     3.460    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_9
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.559 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.050    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.173 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.610     4.783    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X57Y387        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.834 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1/O
                         net (fo=1, routed)           0.051     4.885    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1_n_0
    SLICE_X57Y387        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.911     6.432    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y387        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                         clock pessimism              0.000     6.432    
                         clock uncertainty           -0.035     6.397    
    SLICE_X57Y387        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.422    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg
  -------------------------------------------------------------------
                         required time                          6.422    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.401ns (21.094%)  route 1.500ns (78.906%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 6.493 - 4.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.381ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.989ns, distribution 0.983ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.335     3.008    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X66Y380        FDPE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y380        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.086 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.374     3.460    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_9
    SLICE_X58Y382        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.559 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8/O
                         net (fo=2, routed)           0.491     4.050    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_8_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.173 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.577     4.750    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y303        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.851 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1/O
                         net (fo=1, routed)           0.058     4.909    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1_n_0
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.972     6.493    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                         clock pessimism              0.000     6.493    
                         clock uncertainty           -0.035     6.458    
    SLICE_X61Y303        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.483    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg
  -------------------------------------------------------------------
                         required time                          6.483    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  1.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.138ns (25.000%)  route 0.414ns (75.000%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.748ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.646ns, distribution 0.657ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.202     1.551    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y338        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y338        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.589 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.165     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X56Y343        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.050     1.804 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.116     1.920    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     1.955 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.116     2.071    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X55Y338        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.086 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1/O
                         net (fo=1, routed)           0.017     2.103    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1_n_0
    SLICE_X55Y338        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.303     1.751    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y338        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                         clock pessimism              0.000     1.751    
                         clock uncertainty            0.035     1.786    
    SLICE_X55Y338        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.832    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.146ns (25.000%)  route 0.438ns (75.000%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.748ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.646ns, distribution 0.663ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.202     1.551    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y338        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y338        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.589 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.165     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X56Y343        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.050     1.804 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.116     1.920    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     1.955 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.140     2.095    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X55Y351        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.118 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1/O
                         net (fo=1, routed)           0.017     2.135    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1_n_0
    SLICE_X55Y351        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.309     1.757    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y351        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                         clock pessimism              0.000     1.757    
                         clock uncertainty            0.035     1.792    
    SLICE_X55Y351        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.838    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.188ns (32.082%)  route 0.398ns (67.918%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.748ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.646ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.202     1.551    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y338        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y338        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.589 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.165     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X56Y343        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.050     1.804 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.139     1.943    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X58Y340        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     1.983 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.031     2.014    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X58Y340        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     2.074 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.063     2.137    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X58Y340        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.306     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X58Y340        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     1.754    
                         clock uncertainty            0.035     1.789    
    SLICE_X58Y340        FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     1.782    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.188ns (32.082%)  route 0.398ns (67.918%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.748ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.646ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.202     1.551    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y338        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y338        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.589 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.165     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X56Y343        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.050     1.804 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.139     1.943    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X58Y340        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     1.983 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.031     2.014    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X58Y340        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     2.074 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.063     2.137    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X58Y340        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.306     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X58Y340        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     1.754    
                         clock uncertainty            0.035     1.789    
    SLICE_X58Y340        FDPE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008     1.781    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.188ns (32.082%)  route 0.398ns (67.918%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.748ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.646ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.202     1.551    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y338        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y338        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.589 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.165     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X56Y343        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.050     1.804 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.139     1.943    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X58Y340        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     1.983 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.031     2.014    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X58Y340        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     2.074 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.063     2.137    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X58Y340        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.306     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X58Y340        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     1.754    
                         clock uncertainty            0.035     1.789    
    SLICE_X58Y340        FDCE (Hold_FFF_SLICEL_C_CE)
                                                     -0.008     1.781    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.145ns (21.386%)  route 0.533ns (78.614%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.748ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.646ns, distribution 0.690ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.202     1.551    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y338        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y338        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.589 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.165     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X56Y343        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.050     1.804 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.116     1.920    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     1.955 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.236     2.191    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X59Y363        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     2.213 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1/O
                         net (fo=1, routed)           0.016     2.229    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1_n_0
    SLICE_X59Y363        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.336     1.784    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y363        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                         clock pessimism              0.000     1.784    
                         clock uncertainty            0.035     1.819    
    SLICE_X59Y363        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.865    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.145ns (21.014%)  route 0.545ns (78.985%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.748ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.646ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.202     1.551    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y338        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y338        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.589 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.165     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X56Y343        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.050     1.804 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.116     1.920    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     1.955 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.238     2.193    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y321        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.215 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1/O
                         net (fo=1, routed)           0.026     2.241    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1_n_0
    SLICE_X61Y321        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.348     1.796    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y321        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                         clock pessimism              0.000     1.796    
                         clock uncertainty            0.035     1.831    
    SLICE_X61Y321        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.877    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.145ns (22.104%)  route 0.511ns (77.896%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.748ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.646ns, distribution 0.665ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.202     1.551    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y338        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y338        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.589 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.165     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X56Y343        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.050     1.804 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.116     1.920    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     1.955 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.204     2.159    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y322        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.181 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1/O
                         net (fo=1, routed)           0.026     2.207    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1_n_0
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.311     1.759    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                         clock pessimism              0.000     1.759    
                         clock uncertainty            0.035     1.794    
    SLICE_X60Y322        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.840    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.173ns (24.230%)  route 0.541ns (75.770%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.748ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.646ns, distribution 0.689ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.202     1.551    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y338        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y338        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.589 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.165     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X56Y343        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.050     1.804 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.116     1.920    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     1.955 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.234     2.189    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y370        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     2.239 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1/O
                         net (fo=1, routed)           0.026     2.265    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1_n_0
    SLICE_X60Y370        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.335     1.783    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y370        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                         clock pessimism              0.000     1.783    
                         clock uncertainty            0.035     1.818    
    SLICE_X60Y370        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.864    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.164ns (21.080%)  route 0.614ns (78.920%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.748ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.646ns, distribution 0.708ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.202     1.551    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X53Y338        FDPE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y338        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.589 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.165     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_8
    SLICE_X56Y343        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.050     1.804 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6/O
                         net (fo=2, routed)           0.116     1.920    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_6_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     1.955 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.312     2.267    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y303        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.308 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1/O
                         net (fo=1, routed)           0.021     2.329    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1_n_0
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.354     1.802    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                         clock pessimism              0.000     1.802    
                         clock uncertainty            0.035     1.837    
    SLICE_X61Y303        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.883    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.446    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC3_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.378ns (15.862%)  route 2.005ns (84.138%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 6.445 - 4.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.457ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.989ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.617     3.290    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y420        FDPE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y420        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.370 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.738     4.108    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_12
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     4.159 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.392     4.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.699 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.826     5.525    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X55Y417        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.624 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1/O
                         net (fo=1, routed)           0.049     5.673    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_i_1_n_0
    SLICE_X55Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.924     6.445    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                         clock pessimism              0.000     6.445    
                         clock uncertainty           -0.035     6.410    
    SLICE_X55Y417        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.435    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg
  -------------------------------------------------------------------
                         required time                          6.435    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.378ns (16.421%)  route 1.924ns (83.580%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.453ns = ( 6.453 - 4.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.457ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.989ns, distribution 0.943ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.617     3.290    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y420        FDPE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y420        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.370 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.738     4.108    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_12
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     4.159 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.392     4.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.699 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.722     5.421    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y417        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     5.520 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1/O
                         net (fo=1, routed)           0.072     5.592    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_i_1_n_0
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.932     6.453    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                         clock pessimism              0.000     6.453    
                         clock uncertainty           -0.035     6.418    
    SLICE_X60Y417        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.443    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.402ns (17.987%)  route 1.833ns (82.013%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 6.388 - 4.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.457ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.989ns, distribution 0.878ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.617     3.290    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y420        FDPE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y420        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.370 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.738     4.108    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_12
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     4.159 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.392     4.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.699 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.653     5.352    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X57Y283        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.475 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_i_1/O
                         net (fo=1, routed)           0.050     5.525    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_i_1_n_0
    SLICE_X57Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.867     6.388    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/C
                         clock pessimism              0.000     6.388    
                         clock uncertainty           -0.035     6.353    
    SLICE_X57Y283        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.378    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.401ns (17.982%)  route 1.829ns (82.018%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 6.388 - 4.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.457ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.989ns, distribution 0.878ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.617     3.290    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y420        FDPE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y420        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.370 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.738     4.108    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_12
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     4.159 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.392     4.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.699 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.650     5.349    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X57Y283        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     5.471 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2/O
                         net (fo=1, routed)           0.049     5.520    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_2_n_0
    SLICE_X57Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.867     6.388    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/C
                         clock pessimism              0.000     6.388    
                         clock uncertainty           -0.035     6.353    
    SLICE_X57Y283        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.378    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.369ns (16.198%)  route 1.909ns (83.802%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 6.447 - 4.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.457ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.989ns, distribution 0.937ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.617     3.290    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y420        FDPE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y420        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.370 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.738     4.108    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_12
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     4.159 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.392     4.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.699 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.728     5.427    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X57Y416        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     5.517 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1/O
                         net (fo=1, routed)           0.051     5.568    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_i_1_n_0
    SLICE_X57Y416        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.926     6.447    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y416        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                         clock pessimism              0.000     6.447    
                         clock uncertainty           -0.035     6.412    
    SLICE_X57Y416        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.437    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.330ns (14.980%)  route 1.873ns (85.020%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.438ns = ( 6.438 - 4.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.457ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.989ns, distribution 0.928ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.617     3.290    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y420        FDPE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y420        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.370 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.738     4.108    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_12
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     4.159 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.392     4.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.699 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.671     5.370    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y283        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.421 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1/O
                         net (fo=1, routed)           0.072     5.493    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_i_1_n_0
    SLICE_X61Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.917     6.438    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/C
                         clock pessimism              0.000     6.438    
                         clock uncertainty           -0.035     6.403    
    SLICE_X61Y283        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.428    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg
  -------------------------------------------------------------------
                         required time                          6.428    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.345ns (16.076%)  route 1.801ns (83.924%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.394ns = ( 6.394 - 4.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.457ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.989ns, distribution 0.884ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.617     3.290    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y420        FDPE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y420        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.370 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.738     4.108    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_12
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     4.159 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.392     4.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.699 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.653     5.352    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X56Y283        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     5.418 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1/O
                         net (fo=1, routed)           0.018     5.436    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_i_1_n_0
    SLICE_X56Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.873     6.394    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X56Y283        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/C
                         clock pessimism              0.000     6.394    
                         clock uncertainty           -0.035     6.359    
    SLICE_X56Y283        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.384    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg
  -------------------------------------------------------------------
                         required time                          6.384    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.401ns (17.982%)  route 1.829ns (82.018%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 6.500 - 4.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.457ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.989ns, distribution 0.990ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.617     3.290    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y420        FDPE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y420        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.370 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.738     4.108    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_12
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     4.159 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.392     4.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.699 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.627     5.326    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y401        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.448 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_i_1/O
                         net (fo=1, routed)           0.072     5.520    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_i_1_n_0
    SLICE_X61Y401        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.979     6.500    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y401        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                         clock pessimism              0.000     6.500    
                         clock uncertainty           -0.035     6.465    
    SLICE_X61Y401        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.490    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg
  -------------------------------------------------------------------
                         required time                          6.490    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.330ns (15.559%)  route 1.791ns (84.441%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 6.432 - 4.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.457ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.989ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.617     3.290    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y420        FDPE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y420        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.370 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.738     4.108    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_12
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     4.159 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.392     4.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.699 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.610     5.309    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X57Y387        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.360 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1/O
                         net (fo=1, routed)           0.051     5.411    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_i_1_n_0
    SLICE_X57Y387        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.911     6.432    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y387        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                         clock pessimism              0.000     6.432    
                         clock uncertainty           -0.035     6.397    
    SLICE_X57Y387        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.422    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg
  -------------------------------------------------------------------
                         required time                          6.422    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.380ns (17.716%)  route 1.765ns (82.284%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 6.493 - 4.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.457ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.989ns, distribution 0.983ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.617     3.290    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y420        FDPE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y420        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.370 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.738     4.108    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_12
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     4.159 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.392     4.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.699 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.577     5.276    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y303        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.377 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1/O
                         net (fo=1, routed)           0.058     5.435    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1_n_0
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.972     6.493    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                         clock pessimism              0.000     6.493    
                         clock uncertainty           -0.035     6.458    
    SLICE_X61Y303        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.483    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg
  -------------------------------------------------------------------
                         required time                          6.483    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  1.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.127ns (16.303%)  route 0.652ns (83.697%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.786ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.646ns, distribution 0.657ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.386     1.735    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y404        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y404        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.774 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.319     2.093    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.107 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.200     2.307    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     2.366 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.116     2.482    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X55Y338        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.497 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1/O
                         net (fo=1, routed)           0.017     2.514    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_i_1_n_0
    SLICE_X55Y338        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.303     1.751    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y338        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                         clock pessimism              0.000     1.751    
                         clock uncertainty            0.035     1.786    
    SLICE_X55Y338        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.832    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.127ns (17.350%)  route 0.605ns (82.650%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.786ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.646ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.386     1.735    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y404        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y404        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.774 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.319     2.093    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.107 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.192     2.299    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.313 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.031     2.344    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X58Y340        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     2.404 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.063     2.467    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X58Y340        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.306     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X58Y340        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     1.754    
                         clock uncertainty            0.035     1.789    
    SLICE_X58Y340        FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     1.782    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.127ns (17.350%)  route 0.605ns (82.650%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.786ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.646ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.386     1.735    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y404        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y404        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.774 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.319     2.093    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.107 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.192     2.299    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.313 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.031     2.344    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X58Y340        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     2.404 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.063     2.467    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X58Y340        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.306     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X58Y340        FDPE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     1.754    
                         clock uncertainty            0.035     1.789    
    SLICE_X58Y340        FDPE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008     1.781    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.127ns (17.350%)  route 0.605ns (82.650%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.786ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.646ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.386     1.735    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y404        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y404        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.774 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.319     2.093    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.107 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.192     2.299    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.313 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4/O
                         net (fo=1, routed)           0.031     2.344    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_4_n_0
    SLICE_X58Y340        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     2.404 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.063     2.467    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X58Y340        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.306     1.754    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X58Y340        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     1.754    
                         clock uncertainty            0.035     1.789    
    SLICE_X58Y340        FDCE (Hold_FFF_SLICEL_C_CE)
                                                     -0.008     1.781    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.135ns (16.646%)  route 0.676ns (83.354%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.786ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.646ns, distribution 0.663ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.386     1.735    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y404        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y404        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.774 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.319     2.093    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.107 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.200     2.307    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     2.366 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.140     2.506    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X55Y351        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.529 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1/O
                         net (fo=1, routed)           0.017     2.546    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_i_1_n_0
    SLICE_X55Y351        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.309     1.757    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y351        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                         clock pessimism              0.000     1.757    
                         clock uncertainty            0.035     1.792    
    SLICE_X55Y351        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.838    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.134ns (14.807%)  route 0.771ns (85.193%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.786ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.646ns, distribution 0.690ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.386     1.735    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y404        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y404        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.774 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.319     2.093    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.107 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.200     2.307    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     2.366 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.236     2.602    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X59Y363        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     2.624 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1/O
                         net (fo=1, routed)           0.016     2.640    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_i_1_n_0
    SLICE_X59Y363        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.336     1.784    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y363        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                         clock pessimism              0.000     1.784    
                         clock uncertainty            0.035     1.819    
    SLICE_X59Y363        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.865    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.134ns (14.613%)  route 0.783ns (85.387%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.786ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.646ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.386     1.735    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y404        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y404        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.774 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.319     2.093    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.107 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.200     2.307    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     2.366 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.238     2.604    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y321        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.626 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1/O
                         net (fo=1, routed)           0.026     2.652    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_i_1_n_0
    SLICE_X61Y321        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.348     1.796    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y321        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                         clock pessimism              0.000     1.796    
                         clock uncertainty            0.035     1.831    
    SLICE_X61Y321        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.877    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.134ns (15.176%)  route 0.749ns (84.824%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.786ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.646ns, distribution 0.665ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.386     1.735    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y404        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y404        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.774 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.319     2.093    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.107 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.200     2.307    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     2.366 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.204     2.570    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y322        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.592 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1/O
                         net (fo=1, routed)           0.026     2.618    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_i_1_n_0
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.311     1.759    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                         clock pessimism              0.000     1.759    
                         clock uncertainty            0.035     1.794    
    SLICE_X60Y322        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.840    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.162ns (17.216%)  route 0.779ns (82.784%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.786ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.646ns, distribution 0.689ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.386     1.735    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y404        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y404        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.774 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.319     2.093    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.107 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.200     2.307    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     2.366 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.234     2.600    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X60Y370        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     2.650 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1/O
                         net (fo=1, routed)           0.026     2.676    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_i_1_n_0
    SLICE_X60Y370        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.335     1.783    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y370        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                         clock pessimism              0.000     1.783    
                         clock uncertainty            0.035     1.818    
    SLICE_X60Y370        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.864    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.153ns (15.224%)  route 0.852ns (84.776%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.786ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.646ns, distribution 0.708ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.386     1.735    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y404        FDPE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y404        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.774 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=41, routed)          0.319     2.093    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/pipeline_active_in_15
    SLICE_X60Y351        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.107 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.200     2.307    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_9_n_0
    SLICE_X58Y340        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     2.366 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4/O
                         net (fo=16, routed)          0.312     2.678    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_i_4_n_0
    SLICE_X61Y303        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.719 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1/O
                         net (fo=1, routed)           0.021     2.740    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_i_1_n_0
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.354     1.802    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                         clock pessimism              0.000     1.802    
                         clock uncertainty            0.035     1.837    
    SLICE_X61Y303        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.883    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.857    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.498ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.498ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.526ns  (logic 0.079ns (15.019%)  route 0.447ns (84.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y266                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y266        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.447     0.526    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X55Y267        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X55Y267        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  9.498    

Slack (MET) :             9.556ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.468ns  (logic 0.079ns (16.880%)  route 0.389ns (83.120%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y282                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y282        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.389     0.468    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X52Y282        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X52Y282        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  9.556    

Slack (MET) :             9.592ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.432ns  (logic 0.079ns (18.287%)  route 0.353ns (81.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y235                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y235        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.353     0.432    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y234        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X54Y234        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  9.592    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.406ns  (logic 0.079ns (19.458%)  route 0.327ns (80.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y323                                     0.000     0.000 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X50Y323        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.327     0.406    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X51Y323        FDRE                                         r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X51Y323        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.620ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.404ns  (logic 0.080ns (19.802%)  route 0.324ns (80.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y261                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X42Y261        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.324     0.404    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X41Y261        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X41Y261        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  9.620    

Slack (MET) :             9.624ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.400ns  (logic 0.076ns (19.000%)  route 0.324ns (81.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y273                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X63Y273        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.324     0.400    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X63Y273        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X63Y273        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  9.624    

Slack (MET) :             9.664ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.360ns  (logic 0.080ns (22.222%)  route 0.280ns (77.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y260                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y260        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.280     0.360    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X54Y258        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X54Y258        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  9.664    

Slack (MET) :             9.669ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.355ns  (logic 0.079ns (22.254%)  route 0.276ns (77.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y264                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X55Y264        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.276     0.355    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X55Y266        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X55Y266        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  9.669    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.354ns  (logic 0.079ns (22.316%)  route 0.275ns (77.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y261                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y261        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.275     0.354    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X55Y261        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X55Y261        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.674ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.350ns  (logic 0.079ns (22.571%)  route 0.271ns (77.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y237                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y237        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.271     0.350    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X56Y237        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X56Y237        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  9.674    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.463ns (23.707%)  route 1.490ns (76.293%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 6.414 - 4.000 ) 
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 1.086ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.893ns (routing 1.005ns, distribution 0.888ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.165     2.838    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y363        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y363        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.917 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/Q
                         net (fo=7, routed)           0.657     3.574    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X58Y363        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.723 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.251     3.974    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count[31]_i_6_n_0
    SLICE_X58Y359        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.063 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_i_3/O
                         net (fo=2, routed)           0.533     4.596    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_reg_0
    SLICE_X58Y357        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.742 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_i_2/O
                         net (fo=1, routed)           0.049     4.791    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles_n_43
    SLICE_X58Y357        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.893     6.414    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y357        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism              0.000     6.414    
                         clock uncertainty           -0.035     6.379    
    SLICE_X58Y357        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.404    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                          6.404    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.474ns (24.560%)  route 1.456ns (75.440%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 6.414 - 4.000 ) 
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 1.086ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.893ns (routing 1.005ns, distribution 0.888ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.165     2.838    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X59Y363        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y363        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.917 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c4_reg/Q
                         net (fo=7, routed)           0.657     3.574    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X58Y363        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.723 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.251     3.974    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/count[31]_i_6_n_0
    SLICE_X58Y359        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.063 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_i_3/O
                         net (fo=2, routed)           0.533     4.596    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_reg_0
    SLICE_X58Y357        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     4.753 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready_i_1/O
                         net (fo=1, routed)           0.015     4.768    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_cycles_n_45
    SLICE_X58Y357        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.893     6.414    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y357        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism              0.000     6.414    
                         clock uncertainty           -0.035     6.379    
    SLICE_X58Y357        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.404    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                          6.404    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.359ns (19.867%)  route 1.448ns (80.133%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 6.482 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.086ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.961ns (routing 1.005ns, distribution 0.956ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.198     2.871    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y321        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y321        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.949 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.620     3.569    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X65Y321        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.726 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.355     4.081    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X65Y320        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.205 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.473     4.678    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X64Y316        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.961     6.482    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y316        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[15]/C
                         clock pessimism              0.000     6.482    
                         clock uncertainty           -0.035     6.447    
    SLICE_X64Y316        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     6.387    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          6.387    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.359ns (19.867%)  route 1.448ns (80.133%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 6.482 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.086ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.961ns (routing 1.005ns, distribution 0.956ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.198     2.871    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y321        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y321        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.949 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.620     3.569    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X65Y321        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.726 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.355     4.081    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X65Y320        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.205 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.473     4.678    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X64Y316        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.961     6.482    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y316        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[3]/C
                         clock pessimism              0.000     6.482    
                         clock uncertainty           -0.035     6.447    
    SLICE_X64Y316        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     6.387    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.387    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.359ns (20.260%)  route 1.413ns (79.740%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 6.473 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.086ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.952ns (routing 1.005ns, distribution 0.947ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.198     2.871    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y321        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y321        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.949 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.620     3.569    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X65Y321        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.726 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.355     4.081    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X65Y320        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.205 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.438     4.643    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X63Y317        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.952     6.473    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y317        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[4]/C
                         clock pessimism              0.000     6.473    
                         clock uncertainty           -0.035     6.438    
    SLICE_X63Y317        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     6.377    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          6.377    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.359ns (20.260%)  route 1.413ns (79.740%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 6.473 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.086ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.952ns (routing 1.005ns, distribution 0.947ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.198     2.871    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y321        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y321        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.949 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.620     3.569    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X65Y321        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.726 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.355     4.081    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X65Y320        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.205 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.438     4.643    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X63Y317        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.952     6.473    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y317        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[5]/C
                         clock pessimism              0.000     6.473    
                         clock uncertainty           -0.035     6.438    
    SLICE_X63Y317        FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     6.377    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.377    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.359ns (20.260%)  route 1.413ns (79.740%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 6.473 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.086ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.952ns (routing 1.005ns, distribution 0.947ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.198     2.871    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y321        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y321        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.949 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.620     3.569    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X65Y321        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.726 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.355     4.081    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X65Y320        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.205 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.438     4.643    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X63Y317        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.952     6.473    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y317        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[8]/C
                         clock pessimism              0.000     6.473    
                         clock uncertainty           -0.035     6.438    
    SLICE_X63Y317        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     6.377    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          6.377    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.359ns (20.282%)  route 1.411ns (79.718%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 6.474 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.086ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.953ns (routing 1.005ns, distribution 0.948ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.198     2.871    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y321        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y321        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.949 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.620     3.569    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X65Y321        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.726 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.355     4.081    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X65Y320        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.205 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.436     4.641    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X63Y317        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.953     6.474    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y317        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[2]/C
                         clock pessimism              0.000     6.474    
                         clock uncertainty           -0.035     6.439    
    SLICE_X63Y317        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     6.378    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -4.641    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.359ns (20.282%)  route 1.411ns (79.718%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 6.474 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.086ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.953ns (routing 1.005ns, distribution 0.948ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.198     2.871    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y321        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y321        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.949 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.620     3.569    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X65Y321        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.726 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.355     4.081    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X65Y320        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.205 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.436     4.641    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X63Y317        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.953     6.474    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y317        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[6]/C
                         clock pessimism              0.000     6.474    
                         clock uncertainty           -0.035     6.439    
    SLICE_X63Y317        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     6.378    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -4.641    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.359ns (20.282%)  route 1.411ns (79.718%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 6.474 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 1.086ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.953ns (routing 1.005ns, distribution 0.948ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.198     2.871    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y321        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y321        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.949 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c5_reg/Q
                         net (fo=7, routed)           0.620     3.569    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X65Y321        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     3.726 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.355     4.081    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X65Y320        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     4.205 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.436     4.641    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X63Y317        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.953     6.474    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y317        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[7]/C
                         clock pessimism              0.000     6.474    
                         clock uncertainty           -0.035     6.439    
    SLICE_X63Y317        FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     6.378    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -4.641    
  -------------------------------------------------------------------
                         slack                                  1.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.102ns (18.182%)  route 0.459ns (81.818%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.989ns, distribution 0.983ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.103ns, distribution 1.100ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.972     2.493    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y303        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.551 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.308     2.859    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X62Y306        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.881 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.129     3.010    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X62Y306        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     3.032 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count[30]_i_1/O
                         net (fo=1, routed)           0.022     3.054    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay_n_44
    SLICE_X62Y306        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.203     2.876    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y306        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[30]/C
                         clock pessimism              0.000     2.876    
                         clock uncertainty            0.035     2.911    
    SLICE_X62Y306        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.971    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.103ns (18.262%)  route 0.461ns (81.738%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.989ns, distribution 0.983ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.103ns, distribution 1.100ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.972     2.493    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y303        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.551 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.308     2.859    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X62Y306        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.881 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.129     3.010    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X62Y306        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     3.033 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count[25]_i_1/O
                         net (fo=1, routed)           0.024     3.057    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay_n_49
    SLICE_X62Y306        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.203     2.876    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y306        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[25]/C
                         clock pessimism              0.000     2.876    
                         clock uncertainty            0.035     2.911    
    SLICE_X62Y306        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.971    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.115ns (20.070%)  route 0.458ns (79.930%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.989ns, distribution 0.983ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.103ns, distribution 1.100ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.972     2.493    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y303        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.551 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.308     2.859    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X62Y306        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.881 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.126     3.007    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X62Y306        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     3.042 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count[31]_i_2/O
                         net (fo=1, routed)           0.024     3.066    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay_n_43
    SLICE_X62Y306        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.203     2.876    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y306        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[31]/C
                         clock pessimism              0.000     2.876    
                         clock uncertainty            0.035     2.911    
    SLICE_X62Y306        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.971    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.112ns (26.291%)  route 0.314ns (73.709%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.581ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.656ns, distribution 0.650ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.162     1.511    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y351        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y351        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.550 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c6_reg/Q
                         net (fo=7, routed)           0.198     1.748    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X54Y351        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     1.762 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.092     1.854    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X54Y352        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.059     1.913 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_post_delay/count[10]_i_1/O
                         net (fo=1, routed)           0.024     1.937    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_post_delay_n_64
    SLICE_X54Y352        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.306     1.754    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X54Y352        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[10]/C
                         clock pessimism              0.000     1.754    
                         clock uncertainty            0.035     1.789    
    SLICE_X54Y352        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.835    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.088ns (21.359%)  route 0.324ns (78.641%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.581ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.656ns, distribution 0.676ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.202     1.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y303        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.590 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.228     1.818    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X62Y306        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.832 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.079     1.911    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X62Y307        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     1.946 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count[28]_i_1/O
                         net (fo=1, routed)           0.017     1.963    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay_n_46
    SLICE_X62Y307        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.332     1.780    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y307        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[28]/C
                         clock pessimism              0.000     1.780    
                         clock uncertainty            0.035     1.815    
    SLICE_X62Y307        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.861    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.067ns (16.223%)  route 0.346ns (83.777%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.581ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.656ns, distribution 0.676ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.202     1.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y303        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.590 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.228     1.818    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X62Y306        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.832 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.102     1.934    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X62Y307        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.948 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count[24]_i_1/O
                         net (fo=1, routed)           0.016     1.964    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay_n_50
    SLICE_X62Y307        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.332     1.780    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X62Y307        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[24]/C
                         clock pessimism              0.000     1.780    
                         clock uncertainty            0.035     1.815    
    SLICE_X62Y307        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.861    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.068ns (15.247%)  route 0.378ns (84.753%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.581ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.656ns, distribution 0.697ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.202     1.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y303        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.590 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.228     1.818    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X62Y306        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.832 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.129     1.961    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X63Y303        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     1.976 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count[9]_i_1/O
                         net (fo=1, routed)           0.021     1.997    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay_n_65
    SLICE_X63Y303        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.353     1.801    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y303        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[9]/C
                         clock pessimism              0.000     1.801    
                         clock uncertainty            0.035     1.836    
    SLICE_X63Y303        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.882    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.067ns (14.889%)  route 0.383ns (85.111%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.581ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.656ns, distribution 0.699ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.202     1.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y303        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.590 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.228     1.818    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X62Y306        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.832 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.131     1.963    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X63Y304        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     1.977 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count[22]_i_1/O
                         net (fo=1, routed)           0.024     2.001    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay_n_52
    SLICE_X63Y304        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.355     1.803    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y304        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[22]/C
                         clock pessimism              0.000     1.803    
                         clock uncertainty            0.035     1.838    
    SLICE_X63Y304        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.884    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.067ns (14.823%)  route 0.385ns (85.177%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.581ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.656ns, distribution 0.699ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.202     1.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y303        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.590 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.228     1.818    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X62Y306        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.832 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.131     1.963    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X63Y304        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.977 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count[20]_i_1/O
                         net (fo=1, routed)           0.026     2.003    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay_n_54
    SLICE_X63Y304        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.355     1.803    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y304        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[20]/C
                         clock pessimism              0.000     1.803    
                         clock uncertainty            0.035     1.838    
    SLICE_X63Y304        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.884    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.088ns (18.803%)  route 0.380ns (81.197%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.581ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.656ns, distribution 0.699ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.202     1.551    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y303        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y303        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.590 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c7_reg/Q
                         net (fo=7, routed)           0.228     1.818    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X62Y306        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.832 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.131     1.963    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X63Y304        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.035     1.998 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay/count[23]_i_1/O
                         net (fo=1, routed)           0.021     2.019    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_post_delay_n_51
    SLICE_X63Y304        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.355     1.803    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y304        FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[23]/C
                         clock pessimism              0.000     1.803    
                         clock uncertainty            0.035     1.838    
    SLICE_X63Y304        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.884    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.060ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.060ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.964ns  (logic 0.079ns (8.195%)  route 0.885ns (91.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y357                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X38Y357        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.885     0.964    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X38Y358        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X38Y358        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  9.060    

Slack (MET) :             9.558ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.466ns  (logic 0.076ns (16.309%)  route 0.390ns (83.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y368                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X60Y368        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.390     0.466    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y368        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X60Y368        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  9.558    

Slack (MET) :             9.566ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.458ns  (logic 0.079ns (17.249%)  route 0.379ns (82.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y305                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X63Y305        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.379     0.458    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X64Y304        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X64Y304        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  9.566    

Slack (MET) :             9.571ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.453ns  (logic 0.079ns (17.439%)  route 0.374ns (82.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y357                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y357        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.374     0.453    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X39Y359        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X39Y359        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  9.571    

Slack (MET) :             9.576ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.448ns  (logic 0.081ns (18.080%)  route 0.367ns (81.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y302                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X65Y302        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367     0.448    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X65Y304        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X65Y304        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  9.576    

Slack (MET) :             9.603ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.421ns  (logic 0.076ns (18.052%)  route 0.345ns (81.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y305                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X63Y305        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.345     0.421    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X64Y305        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X64Y305        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  9.603    

Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.367ns  (logic 0.079ns (21.526%)  route 0.288ns (78.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y302                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X65Y302        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.288     0.367    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X65Y303        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X65Y303        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  9.657    

Slack (MET) :             9.669ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.355ns  (logic 0.078ns (21.972%)  route 0.277ns (78.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y311                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X46Y311        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.277     0.355    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X45Y309        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X45Y309        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  9.669    

Slack (MET) :             9.671ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.353ns  (logic 0.079ns (22.380%)  route 0.274ns (77.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y304                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X57Y304        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.274     0.353    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X56Y305        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X56Y305        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  9.671    

Slack (MET) :             9.673ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.351ns  (logic 0.079ns (22.507%)  route 0.272ns (77.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y307                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y307        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.272     0.351    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X55Y307        FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X55Y307        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  9.673    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.312ns (15.362%)  route 1.719ns (84.638%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns = ( 6.467 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 1.086ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.946ns (routing 1.256ns, distribution 0.690ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.126     2.799    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y338        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y338        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.878 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=7, routed)           0.732     3.610    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X50Y338        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.720 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.358     4.078    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X50Y338        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.201 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.629     4.830    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X49Y350        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.946     6.467    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X49Y350        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[30]/C
                         clock pessimism              0.000     6.467    
                         clock uncertainty           -0.035     6.432    
    SLICE_X49Y350        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.372    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          6.372    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.379ns (17.810%)  route 1.749ns (82.190%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 6.522 - 4.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 1.086ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.001ns (routing 1.256ns, distribution 0.745ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.164     2.837    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y370        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y370        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.915 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/Q
                         net (fo=7, routed)           0.484     3.399    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X60Y367        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.451 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.702     4.153    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count[31]_i_6_n_0
    SLICE_X59Y365        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.252 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_i_3/O
                         net (fo=2, routed)           0.512     4.764    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_reg_0
    SLICE_X59Y362        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.914 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_i_2/O
                         net (fo=1, routed)           0.051     4.965    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles_n_43
    SLICE_X59Y362        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.001     6.522    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y362        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism              0.000     6.522    
                         clock uncertainty           -0.035     6.487    
    SLICE_X59Y362        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.512    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                          6.512    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/s_axis_tready_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.387ns (18.429%)  route 1.713ns (81.571%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 6.522 - 4.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 1.086ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.001ns (routing 1.256ns, distribution 0.745ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.164     2.837    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y370        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y370        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.915 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/Q
                         net (fo=7, routed)           0.484     3.399    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X60Y367        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.451 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.702     4.153    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count[31]_i_6_n_0
    SLICE_X59Y365        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.252 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_i_3/O
                         net (fo=2, routed)           0.512     4.764    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_reg_0
    SLICE_X59Y362        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     4.922 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/s_axis_tready_i_1/O
                         net (fo=1, routed)           0.015     4.937    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles_n_45
    SLICE_X59Y362        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/s_axis_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.001     6.522    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X59Y362        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism              0.000     6.522    
                         clock uncertainty           -0.035     6.487    
    SLICE_X59Y362        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.512    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                          6.512    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.312ns (15.822%)  route 1.660ns (84.179%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 6.471 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 1.086ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.950ns (routing 1.256ns, distribution 0.694ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.126     2.799    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y338        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y338        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.878 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=7, routed)           0.732     3.610    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X50Y338        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.720 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.358     4.078    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X50Y338        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.201 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.570     4.771    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X48Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.950     6.471    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X48Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[22]/C
                         clock pessimism              0.000     6.471    
                         clock uncertainty           -0.035     6.436    
    SLICE_X48Y346        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     6.375    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                          6.375    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.312ns (15.822%)  route 1.660ns (84.179%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 6.471 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 1.086ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.950ns (routing 1.256ns, distribution 0.694ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.126     2.799    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y338        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y338        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.878 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=7, routed)           0.732     3.610    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X50Y338        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.720 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.358     4.078    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X50Y338        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.201 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.570     4.771    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X48Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.950     6.471    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X48Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[25]/C
                         clock pessimism              0.000     6.471    
                         clock uncertainty           -0.035     6.436    
    SLICE_X48Y346        FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     6.375    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                          6.375    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.312ns (15.822%)  route 1.660ns (84.179%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 6.471 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 1.086ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.950ns (routing 1.256ns, distribution 0.694ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.126     2.799    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y338        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y338        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.878 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=7, routed)           0.732     3.610    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X50Y338        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.720 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.358     4.078    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X50Y338        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.201 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.570     4.771    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X48Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.950     6.471    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X48Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[29]/C
                         clock pessimism              0.000     6.471    
                         clock uncertainty           -0.035     6.436    
    SLICE_X48Y346        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     6.375    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                          6.375    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.312ns (15.822%)  route 1.660ns (84.179%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 6.472 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 1.086ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.951ns (routing 1.256ns, distribution 0.695ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.126     2.799    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y338        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y338        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.878 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=7, routed)           0.732     3.610    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X50Y338        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.720 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.358     4.078    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X50Y338        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.201 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.570     4.771    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X48Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.951     6.472    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X48Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[26]/C
                         clock pessimism              0.000     6.472    
                         clock uncertainty           -0.035     6.437    
    SLICE_X48Y346        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     6.376    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[26]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.312ns (15.822%)  route 1.660ns (84.179%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 6.472 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 1.086ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.951ns (routing 1.256ns, distribution 0.695ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.126     2.799    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y338        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y338        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.878 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=7, routed)           0.732     3.610    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X50Y338        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.720 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.358     4.078    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X50Y338        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.201 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.570     4.771    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X48Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.951     6.472    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X48Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[27]/C
                         clock pessimism              0.000     6.472    
                         clock uncertainty           -0.035     6.437    
    SLICE_X48Y346        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     6.376    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.312ns (15.822%)  route 1.660ns (84.179%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 6.472 - 4.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 1.086ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.951ns (routing 1.256ns, distribution 0.695ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.126     2.799    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y338        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y338        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.878 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c8_reg/Q
                         net (fo=7, routed)           0.732     3.610    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X50Y338        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.720 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count[31]_i_4/O
                         net (fo=1, routed)           0.358     4.078    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/count_reg[0]_0
    SLICE_X50Y338        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.201 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/count[31]_i_1/O
                         net (fo=32, routed)          0.570     4.771    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros_n_43
    SLICE_X48Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.951     6.472    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X48Y346        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[31]/C
                         clock pessimism              0.000     6.472    
                         clock uncertainty           -0.035     6.437    
    SLICE_X48Y346        FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     6.376    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.460ns (20.336%)  route 1.802ns (79.664%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 6.716 - 4.000 ) 
    Source Clock Delay      (SCD):    2.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.137ns (routing 1.086ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.195ns (routing 1.256ns, distribution 0.939ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.137     2.810    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.888 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          0.737     3.625    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X65Y380        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.773 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.143     3.916    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_reg_1
    SLICE_X64Y380        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.005 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/count[0]_i_4/O
                         net (fo=3, routed)           0.850     4.855    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state_reg[3]
    SLICE_X82Y383        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     5.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_i_2/O
                         net (fo=1, routed)           0.072     5.072    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_cycles_n_43
    SLICE_X82Y383        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.195     6.716    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X82Y383        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism              0.000     6.716    
                         clock uncertainty           -0.035     6.681    
    SLICE_X82Y383        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.706    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                  1.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.247ns (30.456%)  route 0.564ns (69.544%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.989ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.320ns (routing 1.381ns, distribution 0.939ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.906     2.427    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y322        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y322        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.485 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c9_reg/Q
                         net (fo=44, routed)          0.495     2.980    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X65Y380        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.094     3.074 f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.047     3.121    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X65Y380        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.095     3.216 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_post_delay/count[7]_i_1/O
                         net (fo=1, routed)           0.022     3.238    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_post_delay_n_67
    SLICE_X65Y380        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.320     2.993    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y380        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[7]/C
                         clock pessimism              0.000     2.993    
                         clock uncertainty            0.035     3.028    
    SLICE_X65Y380        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.088    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.088    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.089ns (18.542%)  route 0.391ns (81.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.172ns (routing 0.581ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.827ns, distribution 0.548ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.172     1.521    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y387        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y387        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.560 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.164     1.724    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X57Y388        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     1.774 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.227     2.001    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X58Y388        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.375     1.823    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y388        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.000     1.823    
                         clock uncertainty            0.035     1.858    
    SLICE_X58Y388        FDCE (Hold_CFF2_SLICEL_C_CE)
                                                     -0.007     1.851    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.089ns (18.542%)  route 0.391ns (81.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.172ns (routing 0.581ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.827ns, distribution 0.548ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.172     1.521    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y387        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y387        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.560 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.164     1.724    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X57Y388        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     1.774 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.227     2.001    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X58Y388        FDPE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.375     1.823    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y388        FDPE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     1.823    
                         clock uncertainty            0.035     1.858    
    SLICE_X58Y388        FDPE (Hold_AFF_SLICEL_C_CE)
                                                     -0.008     1.850    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.089ns (18.542%)  route 0.391ns (81.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.172ns (routing 0.581ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.827ns, distribution 0.548ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.172     1.521    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y387        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y387        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.560 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.164     1.724    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X57Y388        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     1.774 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.227     2.001    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X58Y388        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.375     1.823    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y388        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.000     1.823    
                         clock uncertainty            0.035     1.858    
    SLICE_X58Y388        FDCE (Hold_CFF_SLICEL_C_CE)
                                                     -0.008     1.850    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.089ns (17.836%)  route 0.410ns (82.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.172ns (routing 0.581ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.827ns, distribution 0.543ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.172     1.521    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y387        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y387        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.560 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.164     1.724    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X57Y388        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     1.774 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.246     2.020    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X58Y389        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.370     1.818    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y389        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X58Y389        FDCE (Hold_DFF_SLICEL_C_CE)
                                                     -0.008     1.845    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.089ns (17.836%)  route 0.410ns (82.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.172ns (routing 0.581ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.827ns, distribution 0.543ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.172     1.521    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y387        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y387        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.560 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.164     1.724    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X57Y388        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     1.774 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.246     2.020    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X58Y389        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.370     1.818    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y389        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X58Y389        FDCE (Hold_CFF_SLICEL_C_CE)
                                                     -0.008     1.845    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.089ns (17.836%)  route 0.410ns (82.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.172ns (routing 0.581ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.827ns, distribution 0.543ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.172     1.521    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y387        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y387        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.560 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/Q
                         net (fo=7, routed)           0.164     1.724    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X57Y388        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     1.774 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.246     2.020    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_cycles_n_46
    SLICE_X58Y389        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.370     1.818    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y389        FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.000     1.818    
                         clock uncertainty            0.035     1.853    
    SLICE_X58Y389        FDCE (Hold_BFF_SLICEL_C_CE)
                                                     -0.008     1.845    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.083ns (13.765%)  route 0.520ns (86.235%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.581ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.827ns, distribution 0.598ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.182     1.531    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y370        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y370        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.570 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/Q
                         net (fo=7, routed)           0.269     1.839    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X60Y367        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.022     1.861 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.225     2.086    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X61Y365        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     2.108 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count[13]_i_1/O
                         net (fo=1, routed)           0.026     2.134    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay_n_61
    SLICE_X61Y365        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.425     1.873    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y365        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[13]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty            0.035     1.908    
    SLICE_X61Y365        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.954    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.083ns (14.536%)  route 0.488ns (85.464%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.581ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.827ns, distribution 0.562ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.182     1.531    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y370        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y370        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.570 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/Q
                         net (fo=7, routed)           0.269     1.839    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X60Y367        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.022     1.861 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.198     2.059    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X60Y367        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.022     2.081 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count[9]_i_1/O
                         net (fo=1, routed)           0.021     2.102    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay_n_65
    SLICE_X60Y367        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.389     1.837    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X60Y367        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[9]/C
                         clock pessimism              0.000     1.837    
                         clock uncertainty            0.035     1.872    
    SLICE_X60Y367        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.918    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.083ns (13.496%)  route 0.532ns (86.504%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.581ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.827ns, distribution 0.603ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.182     1.531    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y370        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y370        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.570 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c10_reg/Q
                         net (fo=7, routed)           0.269     1.839    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X60Y367        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.022     1.861 f  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.237     2.098    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X61Y364        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     2.120 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay/count[11]_i_1/O
                         net (fo=1, routed)           0.026     2.146    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_post_delay_n_63
    SLICE_X61Y364        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.430     1.878    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y364        FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[11]/C
                         clock pessimism              0.000     1.878    
                         clock uncertainty            0.035     1.913    
    SLICE_X61Y364        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.959    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.234ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.234ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.790ns  (logic 0.078ns (9.873%)  route 0.712ns (90.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y387                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X39Y387        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.712     0.790    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X37Y389        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X37Y389        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                  9.234    

Slack (MET) :             9.301ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.723ns  (logic 0.080ns (11.065%)  route 0.643ns (88.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y387                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y387        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.643     0.723    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X36Y387        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X36Y387        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                  9.301    

Slack (MET) :             9.577ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.447ns  (logic 0.078ns (17.450%)  route 0.369ns (82.550%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y360                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y360        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.369     0.447    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X62Y357        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X62Y357        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  9.577    

Slack (MET) :             9.579ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.445ns  (logic 0.078ns (17.528%)  route 0.367ns (82.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y360                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y360        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.367     0.445    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X61Y357        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X61Y357        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  9.579    

Slack (MET) :             9.586ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.438ns  (logic 0.079ns (18.037%)  route 0.359ns (81.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y330                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y330        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.359     0.438    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X53Y329        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X53Y329        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  9.586    

Slack (MET) :             9.611ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.413ns  (logic 0.079ns (19.128%)  route 0.334ns (80.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y370                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X59Y370        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.334     0.413    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X59Y370        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X59Y370        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  9.611    

Slack (MET) :             9.647ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.377ns  (logic 0.079ns (20.955%)  route 0.298ns (79.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y383                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y383        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.298     0.377    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X52Y383        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X52Y383        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  9.647    

Slack (MET) :             9.653ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.371ns  (logic 0.079ns (21.294%)  route 0.292ns (78.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y328                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y328        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.292     0.371    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X51Y327        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X51Y327        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  9.653    

Slack (MET) :             9.662ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.362ns  (logic 0.080ns (22.099%)  route 0.282ns (77.901%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y328                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y328        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.282     0.362    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X53Y328        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X53Y328        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  9.662    

Slack (MET) :             9.681ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.343ns  (logic 0.079ns (23.032%)  route 0.264ns (76.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y357                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X64Y357        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.264     0.343    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X64Y357        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X64Y357        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  9.681    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.278ns (9.754%)  route 2.572ns (90.246%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 6.843 - 4.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.167ns (routing 1.086ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.322ns (routing 1.324ns, distribution 0.998ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.167     2.840    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y417        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.918 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           0.739     3.657    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X62Y417        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.756 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          1.775     5.531    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X61Y422        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.632 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count[12]_i_1/O
                         net (fo=1, routed)           0.058     5.690    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay_n_62
    SLICE_X61Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.322     6.843    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[12]/C
                         clock pessimism              0.000     6.843    
                         clock uncertainty           -0.035     6.808    
    SLICE_X61Y422        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.833    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                          6.833    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.300ns (10.519%)  route 2.552ns (89.481%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 6.847 - 4.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.167ns (routing 1.086ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.326ns (routing 1.324ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.167     2.840    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y417        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.918 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           0.739     3.657    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X62Y417        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.756 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          1.746     5.502    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X63Y426        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     5.625 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count[23]_i_1/O
                         net (fo=1, routed)           0.067     5.692    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay_n_51
    SLICE_X63Y426        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.326     6.847    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y426        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[23]/C
                         clock pessimism              0.000     6.847    
                         clock uncertainty           -0.035     6.812    
    SLICE_X63Y426        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.837    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                          6.837    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.329ns (11.556%)  route 2.518ns (88.444%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 6.847 - 4.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.167ns (routing 1.086ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.326ns (routing 1.324ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.167     2.840    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y417        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.918 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           0.739     3.657    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X62Y417        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.756 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          1.721     5.477    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X63Y426        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     5.629 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count[19]_i_1/O
                         net (fo=1, routed)           0.058     5.687    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay_n_55
    SLICE_X63Y426        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.326     6.847    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y426        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[19]/C
                         clock pessimism              0.000     6.847    
                         clock uncertainty           -0.035     6.812    
    SLICE_X63Y426        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.837    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                          6.837    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.327ns (11.543%)  route 2.506ns (88.457%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 6.834 - 4.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.167ns (routing 1.086ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.313ns (routing 1.324ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.167     2.840    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y417        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.918 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           0.739     3.657    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X62Y417        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.756 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          1.708     5.464    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X61Y421        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     5.614 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count[21]_i_1/O
                         net (fo=1, routed)           0.059     5.673    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay_n_53
    SLICE_X61Y421        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.313     6.834    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y421        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[21]/C
                         clock pessimism              0.000     6.834    
                         clock uncertainty           -0.035     6.799    
    SLICE_X61Y421        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.824    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                          6.824    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.278ns (9.886%)  route 2.534ns (90.114%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 6.839 - 4.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.167ns (routing 1.086ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.318ns (routing 1.324ns, distribution 0.994ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.167     2.840    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y417        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.918 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           0.739     3.657    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X62Y417        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.756 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          1.737     5.493    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X61Y423        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.594 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count[31]_i_2/O
                         net (fo=1, routed)           0.058     5.652    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay_n_43
    SLICE_X61Y423        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.318     6.839    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y423        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[31]/C
                         clock pessimism              0.000     6.839    
                         clock uncertainty           -0.035     6.804    
    SLICE_X61Y423        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.829    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.327ns (11.725%)  route 2.462ns (88.275%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 6.847 - 4.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.167ns (routing 1.086ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.326ns (routing 1.324ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.167     2.840    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y417        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.918 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           0.739     3.657    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X62Y417        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.756 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          1.664     5.420    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X63Y426        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     5.570 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count[22]_i_1/O
                         net (fo=1, routed)           0.059     5.629    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay_n_52
    SLICE_X63Y426        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.326     6.847    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y426        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[22]/C
                         clock pessimism              0.000     6.847    
                         clock uncertainty           -0.035     6.812    
    SLICE_X63Y426        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.837    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                          6.837    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.279ns (10.069%)  route 2.492ns (89.931%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.167ns (routing 1.086ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.319ns (routing 1.324ns, distribution 0.995ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.167     2.840    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y417        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.918 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           0.739     3.657    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X62Y417        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.756 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          1.035     4.791    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_reg_1
    SLICE_X64Y420        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.842 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_cycles/count[0]_i_4/O
                         net (fo=3, routed)           0.646     5.488    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_cycles/FSM_onehot_state_reg[3]
    SLICE_X61Y420        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.539 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_cycles/mloop_axis_tvalid_i_2/O
                         net (fo=1, routed)           0.072     5.611    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_cycles_n_43
    SLICE_X61Y420        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.319     6.840    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X61Y420        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism              0.000     6.840    
                         clock uncertainty           -0.035     6.805    
    SLICE_X61Y420        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.830    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.213ns (7.726%)  route 2.544ns (92.274%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 6.838 - 4.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.167ns (routing 1.086ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.317ns (routing 1.324ns, distribution 0.993ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.167     2.840    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y417        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.918 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           0.739     3.657    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X62Y417        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.756 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          1.756     5.512    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X64Y421        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     5.548 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count[15]_i_1/O
                         net (fo=1, routed)           0.049     5.597    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay_n_59
    SLICE_X64Y421        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.317     6.838    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y421        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[15]/C
                         clock pessimism              0.000     6.838    
                         clock uncertainty           -0.035     6.803    
    SLICE_X64Y421        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.828    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.212ns (7.692%)  route 2.544ns (92.308%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 6.838 - 4.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.167ns (routing 1.086ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.317ns (routing 1.324ns, distribution 0.993ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.167     2.840    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y417        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.918 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           0.739     3.657    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X62Y417        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.756 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          1.755     5.511    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X64Y421        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     5.546 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count[16]_i_1/O
                         net (fo=1, routed)           0.050     5.596    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay_n_58
    SLICE_X64Y421        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.317     6.838    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X64Y421        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[16]/C
                         clock pessimism              0.000     6.838    
                         clock uncertainty           -0.035     6.803    
    SLICE_X64Y421        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.828    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.214ns (7.737%)  route 2.552ns (92.263%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 6.848 - 4.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.167ns (routing 1.086ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.327ns (routing 1.324ns, distribution 1.003ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.167     2.840    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y417        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.918 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/Q
                         net (fo=7, routed)           0.739     3.657    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X62Y417        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.756 f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          1.741     5.497    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X63Y426        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     5.534 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay/count[26]_i_1/O
                         net (fo=1, routed)           0.072     5.606    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_post_delay_n_48
    SLICE_X63Y426        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.327     6.848    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X63Y426        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[26]/C
                         clock pessimism              0.000     6.848    
                         clock uncertainty           -0.035     6.813    
    SLICE_X63Y426        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.838    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/count_reg[26]
  -------------------------------------------------------------------
                         required time                          6.838    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                  1.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.181ns (19.421%)  route 0.751ns (80.579%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.989ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.582ns (routing 1.457ns, distribution 1.125ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.979     2.500    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y401        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y401        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.558 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/Q
                         net (fo=7, routed)           0.671     3.229    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X65Y463        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.057     3.286 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.058     3.344    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[0]_0
    SLICE_X65Y464        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.066     3.410 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_post_delay/count[0]_i_1/O
                         net (fo=1, routed)           0.022     3.432    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_post_delay_n_74
    SLICE_X65Y464        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.582     3.255    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y464        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[0]/C
                         clock pessimism              0.000     3.255    
                         clock uncertainty            0.035     3.290    
    SLICE_X65Y464        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.350    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.174ns (18.413%)  route 0.771ns (81.587%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.989ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.578ns (routing 1.457ns, distribution 1.121ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.979     2.500    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y401        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y401        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.558 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/Q
                         net (fo=7, routed)           0.647     3.205    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X65Y461        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.094     3.299 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.102     3.401    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X65Y460        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     3.423 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_post_delay/count[11]_i_1/O
                         net (fo=1, routed)           0.022     3.445    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_post_delay_n_63
    SLICE_X65Y460        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.578     3.251    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y460        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[11]/C
                         clock pessimism              0.000     3.251    
                         clock uncertainty            0.035     3.286    
    SLICE_X65Y460        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.346    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.445    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.163ns (17.603%)  route 0.763ns (82.397%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.989ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.457ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.924     2.445    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y417        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.504 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=7, routed)           0.518     3.022    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X53Y442        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.068     3.090 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.223     3.313    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X52Y447        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.349 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay/count[23]_i_1/O
                         net (fo=1, routed)           0.022     3.371    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay_n_51
    SLICE_X52Y447        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.497     3.170    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X52Y447        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[23]/C
                         clock pessimism              0.000     3.170    
                         clock uncertainty            0.035     3.205    
    SLICE_X52Y447        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.265    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.162ns (17.495%)  route 0.764ns (82.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.989ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.457ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.924     2.445    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y417        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.504 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=7, routed)           0.518     3.022    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X53Y442        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.068     3.090 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.223     3.313    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X52Y447        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     3.348 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay/count[29]_i_1/O
                         net (fo=1, routed)           0.023     3.371    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay_n_45
    SLICE_X52Y447        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.497     3.170    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X52Y447        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[29]/C
                         clock pessimism              0.000     3.170    
                         clock uncertainty            0.035     3.205    
    SLICE_X52Y447        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.265    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.184ns (19.409%)  route 0.764ns (80.591%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.989ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.457ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.924     2.445    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y417        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.504 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/Q
                         net (fo=7, routed)           0.518     3.022    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/ext_trigger
    SLICE_X53Y442        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.068     3.090 f  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count[31]_i_6/O
                         net (fo=33, routed)          0.222     3.312    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]
    SLICE_X52Y447        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.057     3.369 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay/count[19]_i_1/O
                         net (fo=1, routed)           0.024     3.393    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_post_delay_n_55
    SLICE_X52Y447        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.497     3.170    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X52Y447        FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[19]/C
                         clock pessimism              0.000     3.170    
                         clock uncertainty            0.035     3.205    
    SLICE_X52Y447        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.265    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.137ns (13.797%)  route 0.856ns (86.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.989ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.457ns, distribution 1.139ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.979     2.500    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y401        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y401        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.558 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/Q
                         net (fo=7, routed)           0.732     3.290    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X65Y464        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     3.347 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.104     3.451    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X65Y462        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.022     3.473 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_post_delay/count[15]_i_1/O
                         net (fo=1, routed)           0.020     3.493    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_post_delay_n_59
    SLICE_X65Y462        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.596     3.269    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y462        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[15]/C
                         clock pessimism              0.000     3.269    
                         clock uncertainty            0.035     3.304    
    SLICE_X65Y462        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.364    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.364    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.115ns (11.917%)  route 0.850ns (88.083%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.989ns, distribution 0.937ns)
  Clock Net Delay (Destination): 2.514ns (routing 1.457ns, distribution 1.057ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.926     2.447    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y416        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y416        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.505 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=7, routed)           0.645     3.150    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X58Y441        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     3.172 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.183     3.355    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X58Y441        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     3.390 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay/count[2]_i_1/O
                         net (fo=1, routed)           0.022     3.412    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay_n_72
    SLICE_X58Y441        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.514     3.187    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y441        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[2]/C
                         clock pessimism              0.000     3.187    
                         clock uncertainty            0.035     3.222    
    SLICE_X58Y441        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.282    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.116ns (11.983%)  route 0.852ns (88.017%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.989ns, distribution 0.937ns)
  Clock Net Delay (Destination): 2.514ns (routing 1.457ns, distribution 1.057ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.926     2.447    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y416        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y416        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.505 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=7, routed)           0.645     3.150    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X58Y441        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     3.172 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.183     3.355    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X58Y441        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.391 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay/count[24]_i_1/O
                         net (fo=1, routed)           0.024     3.415    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay_n_50
    SLICE_X58Y441        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.514     3.187    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y441        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[24]/C
                         clock pessimism              0.000     3.187    
                         clock uncertainty            0.035     3.222    
    SLICE_X58Y441        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.282    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.102ns (10.603%)  route 0.860ns (89.397%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.989ns, distribution 0.937ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.457ns, distribution 1.051ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.926     2.447    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y416        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y416        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.505 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/Q
                         net (fo=7, routed)           0.645     3.150    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X58Y441        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     3.172 f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.193     3.365    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X58Y442        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     3.387 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay/count[3]_i_1/O
                         net (fo=1, routed)           0.022     3.409    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_post_delay_n_71
    SLICE_X58Y442        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.508     3.181    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X58Y442        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[3]/C
                         clock pessimism              0.000     3.181    
                         clock uncertainty            0.035     3.216    
    SLICE_X58Y442        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.276    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.409    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.137ns (13.741%)  route 0.860ns (86.259%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.989ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.457ns, distribution 1.139ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.979     2.500    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y401        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y401        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.558 r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/Q
                         net (fo=7, routed)           0.732     3.290    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles/ext_trigger
    SLICE_X65Y464        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     3.347 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_cycles/count[31]_i_7/O
                         net (fo=31, routed)          0.104     3.451    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_post_delay/count_reg[1]_0
    SLICE_X65Y462        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.022     3.473 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_post_delay/count[14]_i_1/O
                         net (fo=1, routed)           0.024     3.497    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_post_delay_n_60
    SLICE_X65Y462        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.596     3.269    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X65Y462        FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[14]/C
                         clock pessimism              0.000     3.269    
                         clock uncertainty            0.035     3.304    
    SLICE_X65Y462        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     3.364    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.364    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.576ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.576ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.448ns  (logic 0.079ns (17.634%)  route 0.369ns (82.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y472                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X64Y472        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.369     0.448    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X64Y472        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X64Y472        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  9.576    

Slack (MET) :             9.581ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.443ns  (logic 0.079ns (17.833%)  route 0.364ns (82.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y459                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X42Y459        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.364     0.443    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X42Y459        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X42Y459        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  9.581    

Slack (MET) :             9.651ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.373ns  (logic 0.079ns (21.180%)  route 0.294ns (78.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y442                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y442        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.294     0.373    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X51Y443        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X51Y443        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  9.651    

Slack (MET) :             9.654ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.370ns  (logic 0.078ns (21.081%)  route 0.292ns (78.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y474                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X63Y474        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.292     0.370    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X64Y475        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X64Y475        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  9.654    

Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.368ns  (logic 0.079ns (21.467%)  route 0.289ns (78.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y442                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y442        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.289     0.368    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X51Y443        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X51Y443        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  9.656    

Slack (MET) :             9.661ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.363ns  (logic 0.078ns (21.488%)  route 0.285ns (78.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y440                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X54Y440        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.285     0.363    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X54Y440        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X54Y440        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  9.661    

Slack (MET) :             9.665ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.359ns  (logic 0.078ns (21.727%)  route 0.281ns (78.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y446                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X63Y446        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.281     0.359    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X63Y449        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X63Y449        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  9.665    

Slack (MET) :             9.674ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.350ns  (logic 0.078ns (22.286%)  route 0.272ns (77.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y446                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X63Y446        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.272     0.350    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X63Y447        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X63Y447        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  9.674    

Slack (MET) :             9.682ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.342ns  (logic 0.077ns (22.515%)  route 0.265ns (77.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y420                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X56Y420        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.265     0.342    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X57Y420        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X57Y420        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  9.682    

Slack (MET) :             9.692ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.332ns  (logic 0.079ns (23.795%)  route 0.253ns (76.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y436                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y436        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.253     0.332    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X59Y437        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X59Y437        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  9.692    





---------------------------------------------------------------------------------------------------
From Clock:  RFADC0_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.610ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y286                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X15Y286        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.336     0.415    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[13]
    SLICE_X15Y286        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X15Y286        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y285                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X33Y285        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.336     0.415    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[13]
    SLICE_X33Y285        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X33Y285        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y318                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y318        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.336     0.415    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X52Y318        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y318        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.414ns  (logic 0.079ns (19.082%)  route 0.335ns (80.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y308                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X32Y308        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.335     0.414    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X32Y308        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X32Y308        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.412ns  (logic 0.079ns (19.175%)  route 0.333ns (80.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y311                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X32Y311        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.333     0.412    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X32Y311        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X32Y311        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y288                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X13Y288        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.311     0.390    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X13Y288        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X13Y288        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y287                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X13Y287        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.311     0.390    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X13Y287        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X13Y287        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y407                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X30Y407        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.311     0.390    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X30Y407        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X30Y407        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.382ns  (logic 0.079ns (20.681%)  route 0.303ns (79.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y318                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y318        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.303     0.382    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X52Y319        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y319        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.378ns  (logic 0.078ns (20.635%)  route 0.300ns (79.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y292                                     0.000     0.000 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X31Y292        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.300     0.378    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X31Y293        FDRE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X31Y293        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_adc_data_captu_0/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  3.647    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.427ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.598ns  (logic 0.078ns (13.043%)  route 0.520ns (86.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y255                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X63Y255        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.520     0.598    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X62Y256        FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X62Y256        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.549ns  (logic 0.079ns (14.390%)  route 0.470ns (85.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y279                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y279        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.470     0.549    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X64Y278        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X64Y278        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.510ns  (logic 0.079ns (15.490%)  route 0.431ns (84.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y258                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X56Y258        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.431     0.510    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X56Y257        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X56Y257        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  3.515    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.487ns  (logic 0.079ns (16.222%)  route 0.408ns (83.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y279                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y279        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.408     0.487    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X64Y279        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X64Y279        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.464ns  (logic 0.078ns (16.810%)  route 0.386ns (83.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y230                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X54Y230        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.386     0.464    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X55Y231        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X55Y231        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.441ns  (logic 0.081ns (18.367%)  route 0.360ns (81.633%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y279                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y279        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.360     0.441    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X64Y279        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X64Y279        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y283                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X52Y283        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.336     0.415    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X52Y283        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X52Y283        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.387ns  (logic 0.079ns (20.413%)  route 0.308ns (79.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y279                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y279        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.308     0.387    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X53Y279        FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X53Y279        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.378ns  (logic 0.076ns (20.106%)  route 0.302ns (79.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y251                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.302     0.378    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X42Y251        FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X42Y251        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.372ns  (logic 0.079ns (21.237%)  route 0.293ns (78.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y323                                     0.000     0.000 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y323        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.293     0.372    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X49Y323        FDRE                                         r  top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X49Y323        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/trigger_controller_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  3.653    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC1_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.476ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.549ns  (logic 0.077ns (14.026%)  route 0.472ns (85.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y350                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y350        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.472     0.549    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X44Y350        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X44Y350        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.500ns  (logic 0.080ns (16.000%)  route 0.420ns (84.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y349                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X50Y349        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.420     0.500    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y349        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X46Y349        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.430ns  (logic 0.079ns (18.372%)  route 0.351ns (81.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y356                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X69Y356        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.351     0.430    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X69Y358        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X69Y358        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.399ns  (logic 0.079ns (19.799%)  route 0.320ns (80.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y363                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X59Y363        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.320     0.399    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X59Y368        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X59Y368        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.396ns  (logic 0.079ns (19.949%)  route 0.317ns (80.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y349                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y349        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.317     0.396    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X45Y349        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X45Y349        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.394ns  (logic 0.078ns (19.797%)  route 0.316ns (80.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y308                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y308        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.316     0.394    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X47Y308        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X47Y308        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.377ns  (logic 0.079ns (20.955%)  route 0.298ns (79.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y349                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X50Y349        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.298     0.377    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y349        FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X46Y349        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.375ns  (logic 0.080ns (21.333%)  route 0.295ns (78.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y355                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X68Y355        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.295     0.375    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X65Y355        FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X65Y355        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.367ns  (logic 0.076ns (20.708%)  route 0.291ns (79.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y325                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y325        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.291     0.367    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X54Y325        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y325        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.362ns  (logic 0.079ns (21.823%)  route 0.283ns (78.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y307                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X48Y307        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.283     0.362    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X48Y307        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X48Y307        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  3.663    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC2_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.537ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.488ns  (logic 0.079ns (16.189%)  route 0.409ns (83.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y328                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y328        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.409     0.488    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X51Y327        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X51Y327        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.456ns  (logic 0.078ns (17.105%)  route 0.378ns (82.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y345                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X60Y345        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.378     0.456    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X62Y345        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X62Y345        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.451ns  (logic 0.078ns (17.295%)  route 0.373ns (82.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y388                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X56Y388        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.373     0.451    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X55Y386        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X55Y386        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.443ns  (logic 0.080ns (18.059%)  route 0.363ns (81.941%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y332                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y332        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.363     0.443    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X47Y330        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X47Y330        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.439ns  (logic 0.080ns (18.223%)  route 0.359ns (81.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y403                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y403        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.359     0.439    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X53Y402        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X53Y402        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.439ns  (logic 0.079ns (17.995%)  route 0.360ns (82.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y378                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X51Y378        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.360     0.439    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X50Y378        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X50Y378        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.430ns  (logic 0.079ns (18.372%)  route 0.351ns (81.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y368                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X59Y368        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.351     0.430    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X58Y371        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X58Y371        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.382ns  (logic 0.081ns (21.204%)  route 0.301ns (78.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y378                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y378        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.301     0.382    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X51Y377        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X51Y377        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.340ns  (logic 0.076ns (22.353%)  route 0.264ns (77.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y402                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y402        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.264     0.340    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X55Y402        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X55Y402        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.337ns  (logic 0.079ns (23.442%)  route 0.258ns (76.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y332                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X49Y332        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.258     0.337    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X47Y330        FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X47Y330        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  3.688    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC3_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.496ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.529ns  (logic 0.079ns (14.934%)  route 0.450ns (85.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y438                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X55Y438        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.450     0.529    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y439        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y439        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.443ns  (logic 0.079ns (17.833%)  route 0.364ns (82.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y438                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X55Y438        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.364     0.443    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X53Y438        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X53Y438        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.407ns  (logic 0.080ns (19.656%)  route 0.327ns (80.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y453                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X43Y453        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.327     0.407    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X43Y455        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X43Y455        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.402ns  (logic 0.076ns (18.905%)  route 0.326ns (81.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y412                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X56Y412        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.326     0.402    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y413        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X56Y413        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.393ns  (logic 0.079ns (20.102%)  route 0.314ns (79.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y442                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X51Y442        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.314     0.393    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X51Y442        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X51Y442        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.844%)  route 0.300ns (79.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y438                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y438        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.300     0.379    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X54Y438        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y438        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.377ns  (logic 0.079ns (20.955%)  route 0.298ns (79.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y465                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X63Y465        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.298     0.377    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X62Y465        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X62Y465        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.370ns  (logic 0.076ns (20.541%)  route 0.294ns (79.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y418                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X56Y418        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.370    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y418        FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X56Y418        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.367ns  (logic 0.081ns (22.071%)  route 0.286ns (77.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y444                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y444        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.286     0.367    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X51Y444        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X51Y444        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.359ns  (logic 0.079ns (22.006%)  route 0.280ns (77.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y444                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y444        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.280     0.359    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X63Y442        FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X63Y442        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  3.666    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFADC0_CLK
  To Clock:  RFADC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[10]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.079ns (5.167%)  route 1.450ns (94.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 7.206 - 4.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.717ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.559ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.279     3.806    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.885 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.450     5.335    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X56Y249        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.820     7.206    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X56Y249        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[10]/C
                         clock pessimism              0.307     7.513    
                         clock uncertainty           -0.035     7.478    
    SLICE_X56Y249        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.412    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[14]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.079ns (5.167%)  route 1.450ns (94.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 7.206 - 4.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.717ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.559ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.279     3.806    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.885 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.450     5.335    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X56Y249        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.820     7.206    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X56Y249        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[14]/C
                         clock pessimism              0.307     7.513    
                         clock uncertainty           -0.035     7.478    
    SLICE_X56Y249        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     7.412    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[21]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.079ns (5.167%)  route 1.450ns (94.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 7.206 - 4.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.717ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.559ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.279     3.806    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.885 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.450     5.335    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X56Y249        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.820     7.206    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X56Y249        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[21]/C
                         clock pessimism              0.307     7.513    
                         clock uncertainty           -0.035     7.478    
    SLICE_X56Y249        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     7.412    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[22]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.079ns (5.167%)  route 1.450ns (94.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 7.206 - 4.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.717ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.559ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.279     3.806    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.885 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.450     5.335    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X56Y249        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.820     7.206    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X56Y249        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[22]/C
                         clock pessimism              0.307     7.513    
                         clock uncertainty           -0.035     7.478    
    SLICE_X56Y249        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     7.412    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[11]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.079ns (5.167%)  route 1.450ns (94.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 7.206 - 4.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.717ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.559ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.279     3.806    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.885 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.450     5.335    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X56Y249        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.820     7.206    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X56Y249        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[11]/C
                         clock pessimism              0.307     7.513    
                         clock uncertainty           -0.035     7.478    
    SLICE_X56Y249        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     7.412    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[12]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.079ns (5.167%)  route 1.450ns (94.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 7.206 - 4.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.717ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.559ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.279     3.806    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.885 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.450     5.335    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X56Y249        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.820     7.206    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X56Y249        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[12]/C
                         clock pessimism              0.307     7.513    
                         clock uncertainty           -0.035     7.478    
    SLICE_X56Y249        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     7.412    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[13]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.079ns (5.167%)  route 1.450ns (94.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 7.206 - 4.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.717ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.559ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.279     3.806    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.885 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.450     5.335    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X56Y249        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.820     7.206    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X56Y249        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[13]/C
                         clock pessimism              0.307     7.513    
                         clock uncertainty           -0.035     7.478    
    SLICE_X56Y249        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     7.412    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[1]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.079ns (5.167%)  route 1.450ns (94.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 7.206 - 4.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.717ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.559ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.279     3.806    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.885 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.450     5.335    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X56Y249        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.820     7.206    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X56Y249        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[1]/C
                         clock pessimism              0.307     7.513    
                         clock uncertainty           -0.035     7.478    
    SLICE_X56Y249        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     7.412    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[16]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.079ns (5.177%)  route 1.447ns (94.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 7.205 - 4.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.717ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.559ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.279     3.806    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.885 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.447     5.332    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X56Y249        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.819     7.205    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X56Y249        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[16]/C
                         clock pessimism              0.307     7.512    
                         clock uncertainty           -0.035     7.477    
    SLICE_X56Y249        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     7.411    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  2.079    

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[9]/CLR
                            (recovery check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFADC0_CLK rise@4.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.079ns (5.177%)  route 1.447ns (94.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 7.205 - 4.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.717ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.559ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     0.150 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     0.397    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.527 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        3.279     3.806    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.885 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          1.447     5.332    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X56Y249        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSADC_X0Y0           HSADC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.122     4.122 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.150     4.272    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.386 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        2.819     7.205    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X56Y249        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[9]/C
                         clock pessimism              0.307     7.512    
                         clock uncertainty           -0.035     7.477    
    SLICE_X56Y249        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     7.411    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  2.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[31]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.039ns (8.460%)  route 0.422ns (91.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.784ns (routing 0.927ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.911ns (routing 1.036ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.784     2.047    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.086 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.422     2.508    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X54Y291        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.911     2.263    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X54Y291        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[31]/C
                         clock pessimism             -0.204     2.059    
    SLICE_X54Y291        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.039    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/state_reg/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.039ns (7.959%)  route 0.451ns (92.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.784ns (routing 0.927ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.933ns (routing 1.036ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.784     2.047    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.086 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.451     2.537    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X53Y300        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/state_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.933     2.285    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X53Y300        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/state_reg/C
                         clock pessimism             -0.254     2.031    
    SLICE_X53Y300        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.011    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/state_reg
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.039ns (5.918%)  route 0.620ns (94.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.784ns (routing 0.927ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.915ns (routing 1.036ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.784     2.047    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.086 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.620     2.706    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X56Y246        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.915     2.267    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X56Y246        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.204     2.063    
    SLICE_X56Y246        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.043    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.039ns (5.918%)  route 0.620ns (94.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.784ns (routing 0.927ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.915ns (routing 1.036ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.784     2.047    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.086 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.620     2.706    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles_n_0
    SLICE_X56Y246        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.915     2.267    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/rf_clk
    SLICE_X56Y246        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.204     2.063    
    SLICE_X56Y246        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.043    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[2]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.039ns (5.778%)  route 0.636ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.784ns (routing 0.927ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.918ns (routing 1.036ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.784     2.047    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.086 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.636     2.722    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X56Y247        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.918     2.270    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X56Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[2]/C
                         clock pessimism             -0.204     2.066    
    SLICE_X56Y247        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.046    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[3]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.039ns (5.778%)  route 0.636ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.784ns (routing 0.927ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.918ns (routing 1.036ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.784     2.047    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.086 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.636     2.722    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X56Y247        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.918     2.270    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X56Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[3]/C
                         clock pessimism             -0.204     2.066    
    SLICE_X56Y247        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.046    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[4]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.039ns (5.778%)  route 0.636ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.784ns (routing 0.927ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.918ns (routing 1.036ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.784     2.047    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.086 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.636     2.722    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X56Y247        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.918     2.270    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X56Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[4]/C
                         clock pessimism             -0.204     2.066    
    SLICE_X56Y247        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.046    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[5]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.039ns (5.778%)  route 0.636ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.784ns (routing 0.927ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.918ns (routing 1.036ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.784     2.047    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.086 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.636     2.722    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X56Y247        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.918     2.270    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X56Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[5]/C
                         clock pessimism             -0.204     2.066    
    SLICE_X56Y247        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     2.046    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[6]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.039ns (5.778%)  route 0.636ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.784ns (routing 0.927ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.918ns (routing 1.036ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.784     2.047    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.086 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.636     2.722    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X56Y247        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.918     2.270    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X56Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[6]/C
                         clock pessimism             -0.204     2.066    
    SLICE_X56Y247        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     2.046    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[7]/CLR
                            (removal check against rising-edge clock RFADC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFADC0_CLK rise@0.000ns - RFADC0_CLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.039ns (5.778%)  route 0.636ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.784ns (routing 0.927ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.918ns (routing 1.036ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.784     2.047    top_level_i/proc_sys_reset_4/U0/slowest_sync_clk
    SLICE_X73Y313        FDRE                                         r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y313        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.086 r  top_level_i/proc_sys_reset_4/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.636     2.722    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_reset
    SLICE_X56Y247        FDCE                                         f  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.100     0.100 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.170     0.270    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_adc0_0
    BUFG_GT_X1Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.352 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt/O
    X2Y3 (CLOCK_ROOT)    net (fo=1795, routed)        1.918     2.270    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/rf_clk
    SLICE_X56Y247        FDCE                                         r  top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[7]/C
                         clock pessimism             -0.204     2.066    
    SLICE_X56Y247        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     2.046    top_level_i/rfsoc_adc_data_captu_0/inst/adc_controller_0/inst/sr_cycles/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.676    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.168ns (6.691%)  route 2.343ns (93.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 6.500 - 4.000 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 1.086ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.989ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.152     2.825    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y294        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y294        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.904 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          0.412     3.316    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X59Y315        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.405 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          1.931     5.336    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X61Y401        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.979     6.500    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X61Y401        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg/C
                         clock pessimism              0.249     6.749    
                         clock uncertainty           -0.035     6.714    
    SLICE_X61Y401        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.648    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c15_reg
  -------------------------------------------------------------------
                         required time                          6.648    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.168ns (7.125%)  route 2.190ns (92.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 6.445 - 4.000 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 1.086ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.989ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.152     2.825    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y294        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y294        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.904 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          0.412     3.316    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X59Y315        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.405 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          1.778     5.183    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X55Y417        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.924     6.445    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X55Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg/C
                         clock pessimism              0.249     6.694    
                         clock uncertainty           -0.035     6.659    
    SLICE_X55Y417        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     6.593    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c14_reg
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -5.183    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.168ns (7.257%)  route 2.147ns (92.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.453ns = ( 6.453 - 4.000 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 1.086ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.989ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.152     2.825    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y294        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y294        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.904 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          0.412     3.316    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X59Y315        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.405 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          1.735     5.140    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X60Y417        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.932     6.453    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X60Y417        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg/C
                         clock pessimism              0.249     6.702    
                         clock uncertainty           -0.035     6.667    
    SLICE_X60Y417        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.601    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c12_reg
  -------------------------------------------------------------------
                         required time                          6.601    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.168ns (7.619%)  route 2.037ns (92.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 6.447 - 4.000 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 1.086ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.989ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.152     2.825    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y294        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y294        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.904 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          0.412     3.316    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X59Y315        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.405 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          1.625     5.030    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X57Y416        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.926     6.447    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y416        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg/C
                         clock pessimism              0.249     6.696    
                         clock uncertainty           -0.035     6.661    
    SLICE_X57Y416        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     6.595    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c13_reg
  -------------------------------------------------------------------
                         required time                          6.595    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.168ns (8.468%)  route 1.816ns (91.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 6.432 - 4.000 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 1.086ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.989ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.152     2.825    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y294        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y294        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.904 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=94, routed)          0.412     3.316    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/peripheral_aresetn[0]_repN_alias
    SLICE_X59Y315        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.405 f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2/O
                         net (fo=16, routed)          1.404     4.809    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X57Y387        FDCE                                         f  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.911     6.432    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/rf_clk
    SLICE_X57Y387        FDCE                                         r  top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg/C
                         clock pessimism              0.249     6.681    
                         clock uncertainty           -0.035     6.646    
    SLICE_X57Y387        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     6.580    top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c11_reg
  -------------------------------------------------------------------
                         required time                          6.580    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[101]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.076ns (3.924%)  route 1.861ns (96.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 6.402 - 4.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.086ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.989ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.117     2.790    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X56Y246        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.866 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=207, routed)         1.861     4.727    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_5_alias
    SLICE_X50Y230        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[101]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.881     6.402    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X50Y230        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[101]/C
                         clock pessimism              0.253     6.655    
                         clock uncertainty           -0.035     6.620    
    SLICE_X50Y230        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     6.554    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[101]
  -------------------------------------------------------------------
                         required time                          6.554    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[102]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.076ns (3.924%)  route 1.861ns (96.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 6.402 - 4.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.086ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.989ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.117     2.790    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X56Y246        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.866 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=207, routed)         1.861     4.727    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_5_alias
    SLICE_X50Y230        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[102]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.881     6.402    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X50Y230        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[102]/C
                         clock pessimism              0.253     6.655    
                         clock uncertainty           -0.035     6.620    
    SLICE_X50Y230        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     6.554    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[102]
  -------------------------------------------------------------------
                         required time                          6.554    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.076ns (3.924%)  route 1.861ns (96.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 6.402 - 4.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.086ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.989ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.117     2.790    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X56Y246        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.866 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=207, routed)         1.861     4.727    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_5_alias
    SLICE_X50Y230        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.881     6.402    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X50Y230        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]/C
                         clock pessimism              0.253     6.655    
                         clock uncertainty           -0.035     6.620    
    SLICE_X50Y230        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     6.554    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]
  -------------------------------------------------------------------
                         required time                          6.554    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.076ns (3.924%)  route 1.861ns (96.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 6.402 - 4.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.086ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.989ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.117     2.790    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X56Y246        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.866 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=207, routed)         1.861     4.727    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_5_alias
    SLICE_X50Y230        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.881     6.402    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X50Y230        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]/C
                         clock pessimism              0.253     6.655    
                         clock uncertainty           -0.035     6.620    
    SLICE_X50Y230        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     6.554    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]
  -------------------------------------------------------------------
                         required time                          6.554    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[101]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.076ns (3.924%)  route 1.861ns (96.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 6.402 - 4.000 ) 
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.086ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.989ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        2.117     2.790    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X56Y246        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y246        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.866 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=207, routed)         1.861     4.727    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_5_alias
    SLICE_X50Y230        FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[101]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.881     6.402    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X50Y230        FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[101]/C
                         clock pessimism              0.253     6.655    
                         clock uncertainty           -0.035     6.620    
    SLICE_X50Y230        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     6.554    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[101]
  -------------------------------------------------------------------
                         required time                          6.554    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                  1.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[86]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.039ns (25.490%)  route 0.114ns (74.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.139ns (routing 0.581ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.646ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.139     1.488    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y269        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y269        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.527 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=178, routed)         0.114     1.641    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_4_alias
    SLICE_X56Y271        FDCE                                         f  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[86]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.286     1.734    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X56Y271        FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[86]/C
                         clock pessimism             -0.195     1.539    
    SLICE_X56Y271        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.519    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[86]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.039ns (25.490%)  route 0.114ns (74.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.139ns (routing 0.581ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.646ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.139     1.488    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y269        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y269        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.527 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=178, routed)         0.114     1.641    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_4_alias
    SLICE_X56Y271        FDCE                                         f  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[86]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.286     1.734    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X56Y271        FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[86]/C
                         clock pessimism             -0.195     1.539    
    SLICE_X56Y271        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.519    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[180]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.038ns (33.628%)  route 0.075ns (66.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.144ns (routing 0.581ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.646ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.144     1.493    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y277        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y277        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.531 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=244, routed)         0.075     1.606    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_14_alias
    SLICE_X55Y277        FDCE                                         f  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[180]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.284     1.732    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X55Y277        FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[180]/C
                         clock pessimism             -0.231     1.501    
    SLICE_X55Y277        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.481    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[180]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[180]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.038ns (33.628%)  route 0.075ns (66.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.144ns (routing 0.581ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.646ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.144     1.493    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y277        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y277        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.531 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=244, routed)         0.075     1.606    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_14_alias
    SLICE_X55Y277        FDCE                                         f  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[180]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.284     1.732    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X55Y277        FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[180]/C
                         clock pessimism             -0.231     1.501    
    SLICE_X55Y277        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.481    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[180]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[148]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.039ns (25.490%)  route 0.114ns (74.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.187ns (routing 0.581ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.646ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.187     1.536    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y263        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y263        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.575 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=81, routed)          0.114     1.689    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_11_alias
    SLICE_X66Y263        FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[148]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.336     1.784    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X66Y263        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[148]/C
                         clock pessimism             -0.200     1.584    
    SLICE_X66Y263        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.564    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[148]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[71]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.193ns (routing 0.581ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.646ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.193     1.542    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X69Y263        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y263        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.581 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/Q
                         net (fo=87, routed)          0.078     1.659    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_17_alias
    SLICE_X69Y263        FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[71]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.342     1.790    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X69Y263        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[71]/C
                         clock pessimism             -0.236     1.554    
    SLICE_X69Y263        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.534    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[71]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.193ns (routing 0.581ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.646ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.193     1.542    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X69Y263        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y263        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.581 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/Q
                         net (fo=87, routed)          0.078     1.659    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_17_alias
    SLICE_X69Y263        FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[71]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.342     1.790    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X69Y263        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[71]/C
                         clock pessimism             -0.236     1.554    
    SLICE_X69Y263        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.534    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[189]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.039ns (26.351%)  route 0.109ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.188ns (routing 0.581ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.646ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.188     1.537    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y273        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y273        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.576 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=126, routed)         0.109     1.685    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_15_alias
    SLICE_X66Y273        FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[189]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.328     1.776    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X66Y273        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[189]/C
                         clock pessimism             -0.200     1.576    
    SLICE_X66Y273        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.556    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[189]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[190]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.039ns (26.351%)  route 0.109ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.188ns (routing 0.581ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.646ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.188     1.537    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X67Y273        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y273        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.576 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=126, routed)         0.109     1.685    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_15_alias
    SLICE_X66Y273        FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[190]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.328     1.776    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X66Y273        FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[190]/C
                         clock pessimism             -0.200     1.576    
    SLICE_X66Y273        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.556    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[190]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_mux_0/inst/int_select_reg/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.038ns (23.030%)  route 0.127ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.148ns (routing 0.581ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.646ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.148     1.497    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X54Y253        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y253        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.535 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=116, routed)         0.127     1.662    top_level_i/rfsoc_data_pipeline_0/inst/axis_mux_0/inst/peripheral_aresetn[0]_repN_3_alias
    SLICE_X52Y249        FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_mux_0/inst/int_select_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X2Y4 (CLOCK_ROOT)    net (fo=6497, routed)        1.287     1.735    top_level_i/rfsoc_data_pipeline_0/inst/axis_mux_0/inst/rf_clock
    SLICE_X52Y249        FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_mux_0/inst/int_select_reg/C
                         clock pessimism             -0.195     1.540    
    SLICE_X52Y249        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.520    top_level_i/rfsoc_data_pipeline_0/inst/axis_mux_0/inst/int_select_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC1_CLK
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[105]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.079ns (4.081%)  route 1.857ns (95.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 6.418 - 4.000 ) 
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 1.103ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.897ns (routing 1.005ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.109     2.782    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.861 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q
                         net (fo=70, routed)          1.857     4.718    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_6_alias
    SLICE_X51Y302        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[105]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.897     6.418    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X51Y302        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[105]/C
                         clock pessimism              0.299     6.717    
                         clock uncertainty           -0.035     6.682    
    SLICE_X51Y302        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     6.616    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[105]
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[105]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.079ns (4.081%)  route 1.857ns (95.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 6.418 - 4.000 ) 
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 1.103ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.897ns (routing 1.005ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.109     2.782    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.861 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q
                         net (fo=70, routed)          1.857     4.718    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_6_alias
    SLICE_X50Y302        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[105]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.897     6.418    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X50Y302        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[105]/C
                         clock pessimism              0.299     6.717    
                         clock uncertainty           -0.035     6.682    
    SLICE_X50Y302        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     6.616    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[105]
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[219]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.077ns (4.176%)  route 1.767ns (95.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.517ns = ( 6.517 - 4.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 1.103ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.005ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.213     2.886    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X72Y329        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y329        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.963 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=194, routed)         1.767     4.730    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_10_alias
    SLICE_X64Y363        FDCE                                         f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[219]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.996     6.517    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X64Y363        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[219]/C
                         clock pessimism              0.250     6.767    
                         clock uncertainty           -0.035     6.732    
    SLICE_X64Y363        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     6.666    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[219]
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                          -4.730    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[220]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.077ns (4.176%)  route 1.767ns (95.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.517ns = ( 6.517 - 4.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 1.103ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.005ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.213     2.886    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X72Y329        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y329        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.963 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=194, routed)         1.767     4.730    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_10_alias
    SLICE_X64Y363        FDCE                                         f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[220]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.996     6.517    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X64Y363        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[220]/C
                         clock pessimism              0.250     6.767    
                         clock uncertainty           -0.035     6.732    
    SLICE_X64Y363        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     6.666    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[220]
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                          -4.730    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[221]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.077ns (4.176%)  route 1.767ns (95.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.517ns = ( 6.517 - 4.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 1.103ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.005ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.213     2.886    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X72Y329        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y329        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.963 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=194, routed)         1.767     4.730    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_10_alias
    SLICE_X64Y363        FDCE                                         f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[221]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.996     6.517    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X64Y363        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[221]/C
                         clock pessimism              0.250     6.767    
                         clock uncertainty           -0.035     6.732    
    SLICE_X64Y363        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     6.666    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[221]
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                          -4.730    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[222]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.077ns (4.176%)  route 1.767ns (95.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.517ns = ( 6.517 - 4.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 1.103ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.005ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.213     2.886    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X72Y329        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y329        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.963 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=194, routed)         1.767     4.730    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_10_alias
    SLICE_X64Y363        FDCE                                         f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[222]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.996     6.517    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X64Y363        FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[222]/C
                         clock pessimism              0.250     6.767    
                         clock uncertainty           -0.035     6.732    
    SLICE_X64Y363        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     6.666    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[222]
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                          -4.730    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[103]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.079ns (4.149%)  route 1.825ns (95.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 6.424 - 4.000 ) 
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 1.103ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.903ns (routing 1.005ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.109     2.782    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.861 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q
                         net (fo=70, routed)          1.825     4.686    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_6_alias
    SLICE_X46Y302        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[103]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.903     6.424    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X46Y302        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[103]/C
                         clock pessimism              0.299     6.723    
                         clock uncertainty           -0.035     6.688    
    SLICE_X46Y302        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     6.622    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[103]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.079ns (4.182%)  route 1.810ns (95.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 6.417 - 4.000 ) 
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 1.103ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.896ns (routing 1.005ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.109     2.782    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.861 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q
                         net (fo=70, routed)          1.810     4.671    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_6_alias
    SLICE_X47Y302        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.896     6.417    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X47Y302        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]/C
                         clock pessimism              0.299     6.716    
                         clock uncertainty           -0.035     6.681    
    SLICE_X47Y302        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     6.615    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]
  -------------------------------------------------------------------
                         required time                          6.615    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.079ns (4.182%)  route 1.810ns (95.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 6.417 - 4.000 ) 
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 1.103ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.896ns (routing 1.005ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.109     2.782    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.861 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q
                         net (fo=70, routed)          1.810     4.671    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_6_alias
    SLICE_X47Y302        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.896     6.417    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X47Y302        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]/C
                         clock pessimism              0.299     6.716    
                         clock uncertainty           -0.035     6.681    
    SLICE_X47Y302        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     6.615    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]
  -------------------------------------------------------------------
                         required time                          6.615    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[104]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.079ns (4.182%)  route 1.810ns (95.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 6.417 - 4.000 ) 
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 1.103ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.896ns (routing 1.005ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        2.109     2.782    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.861 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_6/Q
                         net (fo=70, routed)          1.810     4.671    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_6_alias
    SLICE_X47Y302        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[104]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.896     6.417    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X47Y302        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[104]/C
                         clock pessimism              0.299     6.716    
                         clock uncertainty           -0.035     6.681    
    SLICE_X47Y302        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     6.615    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[104]
  -------------------------------------------------------------------
                         required time                          6.615    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  1.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[213]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.040ns (28.985%)  route 0.098ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.148ns (routing 0.591ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.656ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.148     1.497    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y321        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.537 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=106, routed)         0.098     1.635    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_11_alias
    SLICE_X58Y321        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[213]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.296     1.744    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X58Y321        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[213]/C
                         clock pessimism             -0.195     1.549    
    SLICE_X58Y321        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.529    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[213]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[213]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.040ns (28.985%)  route 0.098ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.148ns (routing 0.591ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.656ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.148     1.497    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X55Y321        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y321        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.537 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=106, routed)         0.098     1.635    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_11_alias
    SLICE_X58Y321        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[213]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.296     1.744    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X58Y321        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[213]/C
                         clock pessimism             -0.195     1.549    
    SLICE_X58Y321        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.529    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[213]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[206]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.143ns (routing 0.591ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.656ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.143     1.492    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X47Y322        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y322        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.531 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=125, routed)         0.100     1.631    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_4_alias
    SLICE_X44Y322        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[206]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.287     1.735    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X44Y322        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[206]/C
                         clock pessimism             -0.195     1.540    
    SLICE_X44Y322        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.520    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[206]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.143ns (routing 0.591ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.656ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.143     1.492    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X47Y322        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y322        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.531 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=125, routed)         0.100     1.631    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_4_alias
    SLICE_X44Y322        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.287     1.735    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X44Y322        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]/C
                         clock pessimism             -0.195     1.540    
    SLICE_X44Y322        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.520    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.143ns (routing 0.591ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.656ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.143     1.492    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X47Y322        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y322        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.531 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=125, routed)         0.100     1.631    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_4_alias
    SLICE_X44Y322        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.287     1.735    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X44Y322        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]/C
                         clock pessimism             -0.195     1.540    
    SLICE_X44Y322        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.520    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.143ns (routing 0.591ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.656ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.143     1.492    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X47Y322        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y322        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.531 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=125, routed)         0.100     1.631    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_4_alias
    SLICE_X44Y322        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.287     1.735    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X44Y322        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]/C
                         clock pessimism             -0.195     1.540    
    SLICE_X44Y322        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.520    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[216]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.143ns (routing 0.591ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.656ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.143     1.492    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X47Y322        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y322        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.531 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=125, routed)         0.100     1.631    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_4_alias
    SLICE_X44Y322        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[216]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.287     1.735    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X44Y322        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[216]/C
                         clock pessimism             -0.195     1.540    
    SLICE_X44Y322        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.520    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[216]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[249]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.143ns (routing 0.591ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.656ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.143     1.492    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X47Y322        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y322        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.531 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=125, routed)         0.100     1.631    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_4_alias
    SLICE_X44Y322        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[249]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.287     1.735    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X44Y322        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[249]/C
                         clock pessimism             -0.195     1.540    
    SLICE_X44Y322        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.520    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[249]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[23]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.038ns (27.941%)  route 0.098ns (72.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.193ns (routing 0.591ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.656ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.193     1.542    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X66Y324        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y324        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.580 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/Q
                         net (fo=192, routed)         0.098     1.678    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/peripheral_aresetn[0]_repN_17_alias
    SLICE_X65Y324        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.338     1.786    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X65Y324        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[23]/C
                         clock pessimism             -0.199     1.587    
    SLICE_X65Y324        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.567    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[8]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.038ns (27.941%)  route 0.098ns (72.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.193ns (routing 0.591ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.656ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.193     1.542    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X66Y324        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y324        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.580 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/Q
                         net (fo=192, routed)         0.098     1.678    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/peripheral_aresetn[0]_repN_17_alias
    SLICE_X65Y324        FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y120       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6434, routed)        1.338     1.786    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X65Y324        FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[8]/C
                         clock pessimism             -0.199     1.587    
    SLICE_X65Y324        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.567    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC2_CLK
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.079ns (3.086%)  route 2.481ns (96.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 6.606 - 4.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.287ns (routing 1.381ns, distribution 0.906ns)
  Clock Net Delay (Destination): 2.085ns (routing 1.256ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.287     2.960    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X72Y326        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y326        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.039 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=100, routed)         2.481     5.520    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_14_alias
    SLICE_X69Y381        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.085     6.606    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X69Y381        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.277     6.883    
                         clock uncertainty           -0.035     6.848    
    SLICE_X69Y381        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     6.782    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.076ns (3.004%)  route 2.454ns (96.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 6.606 - 4.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.287ns (routing 1.381ns, distribution 0.906ns)
  Clock Net Delay (Destination): 2.085ns (routing 1.256ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.287     2.960    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X72Y326        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y326        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.036 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=178, routed)         2.454     5.490    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_8_alias
    SLICE_X71Y381        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.085     6.606    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X71Y381        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.277     6.883    
                         clock uncertainty           -0.035     6.848    
    SLICE_X71Y381        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     6.782    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[164]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.079ns (3.289%)  route 2.323ns (96.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 6.618 - 4.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.287ns (routing 1.381ns, distribution 0.906ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.256ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.287     2.960    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X72Y326        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y326        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.039 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=100, routed)         2.323     5.362    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_14_alias
    SLICE_X69Y374        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[164]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.097     6.618    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X69Y374        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[164]/C
                         clock pessimism              0.277     6.895    
                         clock uncertainty           -0.035     6.860    
    SLICE_X69Y374        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     6.794    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[164]
  -------------------------------------------------------------------
                         required time                          6.794    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[155]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.076ns (3.148%)  route 2.338ns (96.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 6.732 - 4.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.287ns (routing 1.381ns, distribution 0.906ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.256ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.287     2.960    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X72Y326        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y326        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.036 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=178, routed)         2.338     5.374    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_8_alias
    SLICE_X83Y376        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[155]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.211     6.732    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X83Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[155]/C
                         clock pessimism              0.277     7.009    
                         clock uncertainty           -0.035     6.974    
    SLICE_X83Y376        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     6.908    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[155]
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[31]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.076ns (3.148%)  route 2.338ns (96.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 6.732 - 4.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.287ns (routing 1.381ns, distribution 0.906ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.256ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.287     2.960    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X72Y326        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y326        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.036 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=178, routed)         2.338     5.374    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_8_alias
    SLICE_X83Y376        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.211     6.732    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X83Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[31]/C
                         clock pessimism              0.277     7.009    
                         clock uncertainty           -0.035     6.974    
    SLICE_X83Y376        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     6.908    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[31]
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[155]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.076ns (3.165%)  route 2.325ns (96.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 6.728 - 4.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.287ns (routing 1.381ns, distribution 0.906ns)
  Clock Net Delay (Destination): 2.207ns (routing 1.256ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.287     2.960    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X72Y326        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y326        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.036 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=178, routed)         2.325     5.361    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_8_alias
    SLICE_X84Y376        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[155]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.207     6.728    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X84Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[155]/C
                         clock pessimism              0.277     7.005    
                         clock uncertainty           -0.035     6.970    
    SLICE_X84Y376        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     6.904    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[155]
  -------------------------------------------------------------------
                         required time                          6.904    
                         arrival time                          -5.361    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[31]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.076ns (3.165%)  route 2.325ns (96.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 6.728 - 4.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.287ns (routing 1.381ns, distribution 0.906ns)
  Clock Net Delay (Destination): 2.207ns (routing 1.256ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.287     2.960    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X72Y326        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y326        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.036 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=178, routed)         2.325     5.361    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_8_alias
    SLICE_X84Y376        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.207     6.728    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X84Y376        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[31]/C
                         clock pessimism              0.277     7.005    
                         clock uncertainty           -0.035     6.970    
    SLICE_X84Y376        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     6.904    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[31]
  -------------------------------------------------------------------
                         required time                          6.904    
                         arrival time                          -5.361    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[158]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.079ns (3.494%)  route 2.182ns (96.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 6.616 - 4.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.287ns (routing 1.381ns, distribution 0.906ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.256ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.287     2.960    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X72Y326        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y326        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.039 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=100, routed)         2.182     5.221    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_14_alias
    SLICE_X73Y374        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[158]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.095     6.616    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X73Y374        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[158]/C
                         clock pessimism              0.277     6.893    
                         clock uncertainty           -0.035     6.858    
    SLICE_X73Y374        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     6.792    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[158]
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[164]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.079ns (3.494%)  route 2.182ns (96.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 6.616 - 4.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.287ns (routing 1.381ns, distribution 0.906ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.256ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.287     2.960    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X72Y326        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y326        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.039 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=100, routed)         2.182     5.221    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_14_alias
    SLICE_X73Y374        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[164]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.095     6.616    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X73Y374        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[164]/C
                         clock pessimism              0.277     6.893    
                         clock uncertainty           -0.035     6.858    
    SLICE_X73Y374        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     6.792    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[164]
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.079ns (3.494%)  route 2.182ns (96.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 6.616 - 4.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.287ns (routing 1.381ns, distribution 0.906ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.256ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.287     2.960    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X72Y326        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y326        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.039 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=100, routed)         2.182     5.221    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_14_alias
    SLICE_X73Y374        FDCE                                         f  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        2.095     6.616    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X73Y374        FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[6]/C
                         clock pessimism              0.277     6.893    
                         clock uncertainty           -0.035     6.858    
    SLICE_X73Y374        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     6.792    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  1.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.040ns (24.242%)  route 0.125ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      1.256ns (routing 0.748ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.827ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.256     1.605    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X72Y326        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y326        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.645 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/Q
                         net (fo=142, routed)         0.125     1.770    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_16_alias
    SLICE_X73Y328        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.417     1.865    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X73Y328        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]/C
                         clock pessimism             -0.235     1.630    
    SLICE_X73Y328        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.610    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[107]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.040ns (24.242%)  route 0.125ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      1.256ns (routing 0.748ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.827ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.256     1.605    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X72Y326        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y326        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.645 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/Q
                         net (fo=142, routed)         0.125     1.770    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_16_alias
    SLICE_X73Y328        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[107]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.417     1.865    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X73Y328        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[107]/C
                         clock pessimism             -0.235     1.630    
    SLICE_X73Y328        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.610    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[104]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.040ns (24.242%)  route 0.125ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      1.256ns (routing 0.748ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.827ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.256     1.605    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X72Y326        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y326        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.645 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/Q
                         net (fo=142, routed)         0.125     1.770    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_16_alias
    SLICE_X73Y328        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[104]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.417     1.865    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X73Y328        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[104]/C
                         clock pessimism             -0.235     1.630    
    SLICE_X73Y328        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.610    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[107]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.040ns (24.242%)  route 0.125ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      1.256ns (routing 0.748ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.827ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.256     1.605    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X72Y326        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y326        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.645 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_16/Q
                         net (fo=142, routed)         0.125     1.770    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_16_alias
    SLICE_X73Y328        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[107]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.417     1.865    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X73Y328        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[107]/C
                         clock pessimism             -0.235     1.630    
    SLICE_X73Y328        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.610    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[26]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.039ns (18.750%)  route 0.169ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.235ns (routing 0.748ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.827ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.235     1.584    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y333        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y333        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.623 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/Q
                         net (fo=244, routed)         0.169     1.792    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_12_alias
    SLICE_X66Y329        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.402     1.850    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X66Y329        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[26]/C
                         clock pessimism             -0.205     1.645    
    SLICE_X66Y329        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.625    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[27]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.039ns (18.750%)  route 0.169ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.235ns (routing 0.748ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.827ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.235     1.584    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y333        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y333        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.623 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/Q
                         net (fo=244, routed)         0.169     1.792    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_12_alias
    SLICE_X66Y329        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.402     1.850    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X66Y329        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[27]/C
                         clock pessimism             -0.205     1.645    
    SLICE_X66Y329        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.625    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[6]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.039ns (18.750%)  route 0.169ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.235ns (routing 0.748ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.827ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.235     1.584    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y333        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y333        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.623 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/Q
                         net (fo=244, routed)         0.169     1.792    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_12_alias
    SLICE_X66Y329        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.402     1.850    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X66Y329        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[6]/C
                         clock pessimism             -0.205     1.645    
    SLICE_X66Y329        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.625    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[26]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.039ns (18.750%)  route 0.169ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.235ns (routing 0.748ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.827ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.235     1.584    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y333        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y333        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.623 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/Q
                         net (fo=244, routed)         0.169     1.792    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_12_alias
    SLICE_X66Y329        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.402     1.850    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X66Y329        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[26]/C
                         clock pessimism             -0.205     1.645    
    SLICE_X66Y329        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.625    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[5]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.039ns (18.841%)  route 0.168ns (81.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.235ns (routing 0.748ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.827ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.235     1.584    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y333        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y333        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.623 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/Q
                         net (fo=244, routed)         0.168     1.791    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_12_alias
    SLICE_X66Y329        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.401     1.849    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X66Y329        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[5]/C
                         clock pessimism             -0.205     1.644    
    SLICE_X66Y329        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.624    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[7]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.039ns (18.841%)  route 0.168ns (81.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.235ns (routing 0.748ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.827ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.235     1.584    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X64Y333        FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y333        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.623 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_12/Q
                         net (fo=244, routed)         0.168     1.791    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_12_alias
    SLICE_X66Y329        FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y156       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X2Y5 (CLOCK_ROOT)    net (fo=6432, routed)        1.401     1.849    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X66Y329        FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[7]/C
                         clock pessimism             -0.205     1.644    
    SLICE_X66Y329        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.624    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC3_CLK
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[69]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.079ns (2.657%)  route 2.894ns (97.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 6.857 - 4.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.457ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.336ns (routing 1.324ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.570     3.243    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X68Y321        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.322 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=193, routed)         2.894     6.216    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_13_alias
    SLICE_X66Y427        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[69]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.336     6.857    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X66Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[69]/C
                         clock pessimism              0.285     7.142    
                         clock uncertainty           -0.035     7.107    
    SLICE_X66Y427        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     7.041    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[69]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[69]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.079ns (2.657%)  route 2.894ns (97.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 6.857 - 4.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.457ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.336ns (routing 1.324ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.570     3.243    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X68Y321        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.322 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=193, routed)         2.894     6.216    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_13_alias
    SLICE_X66Y427        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[69]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.336     6.857    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X66Y427        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[69]/C
                         clock pessimism              0.285     7.142    
                         clock uncertainty           -0.035     7.107    
    SLICE_X66Y427        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.041    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[69]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.079ns (2.730%)  route 2.815ns (97.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 6.856 - 4.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.457ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.335ns (routing 1.324ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.570     3.243    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X68Y321        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.322 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=193, routed)         2.815     6.137    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_13_alias
    SLICE_X66Y428        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.335     6.856    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X66Y428        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]/C
                         clock pessimism              0.285     7.141    
                         clock uncertainty           -0.035     7.106    
    SLICE_X66Y428        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     7.040    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[103]
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[81]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.079ns (2.730%)  route 2.815ns (97.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 6.856 - 4.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.457ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.335ns (routing 1.324ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.570     3.243    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X68Y321        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.322 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=193, routed)         2.815     6.137    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_13_alias
    SLICE_X66Y428        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[81]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.335     6.856    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X66Y428        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[81]/C
                         clock pessimism              0.285     7.141    
                         clock uncertainty           -0.035     7.106    
    SLICE_X66Y428        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     7.040    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[81]
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[100]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.079ns (2.730%)  route 2.815ns (97.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 6.856 - 4.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.457ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.335ns (routing 1.324ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.570     3.243    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X68Y321        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.322 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=193, routed)         2.815     6.137    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_13_alias
    SLICE_X66Y428        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[100]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.335     6.856    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X66Y428        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[100]/C
                         clock pessimism              0.285     7.141    
                         clock uncertainty           -0.035     7.106    
    SLICE_X66Y428        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.040    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[100]
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[77]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.079ns (2.730%)  route 2.815ns (97.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 6.856 - 4.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.457ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.335ns (routing 1.324ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.570     3.243    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X68Y321        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.322 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=193, routed)         2.815     6.137    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_13_alias
    SLICE_X66Y428        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[77]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.335     6.856    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X66Y428        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[77]/C
                         clock pessimism              0.285     7.141    
                         clock uncertainty           -0.035     7.106    
    SLICE_X66Y428        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     7.040    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[77]
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[81]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.079ns (2.869%)  route 2.675ns (97.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 6.831 - 4.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.457ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.310ns (routing 1.324ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.570     3.243    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X68Y321        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.322 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=193, routed)         2.675     5.997    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_13_alias
    SLICE_X64Y428        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[81]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.310     6.831    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X64Y428        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[81]/C
                         clock pessimism              0.285     7.116    
                         clock uncertainty           -0.035     7.081    
    SLICE_X64Y428        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     7.015    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[81]
  -------------------------------------------------------------------
                         required time                          7.015    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[87]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.079ns (2.869%)  route 2.675ns (97.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 6.831 - 4.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.457ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.310ns (routing 1.324ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.570     3.243    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X68Y321        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.322 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=193, routed)         2.675     5.997    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_13_alias
    SLICE_X64Y428        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[87]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.310     6.831    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X64Y428        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[87]/C
                         clock pessimism              0.285     7.116    
                         clock uncertainty           -0.035     7.081    
    SLICE_X64Y428        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     7.015    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[87]
  -------------------------------------------------------------------
                         required time                          7.015    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[89]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.079ns (3.037%)  route 2.522ns (96.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 6.833 - 4.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.457ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.312ns (routing 1.324ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.570     3.243    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X68Y321        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.322 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=193, routed)         2.522     5.844    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_13_alias
    SLICE_X61Y430        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[89]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.312     6.833    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X61Y430        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[89]/C
                         clock pessimism              0.285     7.118    
                         clock uncertainty           -0.035     7.083    
    SLICE_X61Y430        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     7.017    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[89]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.844    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[232]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.079ns (3.173%)  route 2.411ns (96.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 6.837 - 4.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.457ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.316ns (routing 1.324ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.570     3.243    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X68Y321        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y321        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.322 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=193, routed)         2.411     5.733    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_13_alias
    SLICE_X63Y438        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[232]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        2.316     6.837    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X63Y438        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[232]/C
                         clock pessimism              0.285     7.122    
                         clock uncertainty           -0.035     7.087    
    SLICE_X63Y438        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     7.021    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[232]
  -------------------------------------------------------------------
                         required time                          7.021    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                  1.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[42]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.038ns (10.615%)  route 0.320ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.400ns (routing 0.786ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.875ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.400     1.749    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X67Y376        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y376        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.787 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=179, routed)         0.320     2.107    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_15_alias
    SLICE_X71Y424        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[42]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.613     2.061    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X71Y424        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[42]/C
                         clock pessimism             -0.188     1.873    
    SLICE_X71Y424        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.853    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[42]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.038ns (10.615%)  route 0.320ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.400ns (routing 0.786ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.875ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.400     1.749    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X67Y376        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y376        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.787 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=179, routed)         0.320     2.107    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_15_alias
    SLICE_X71Y424        FDCE                                         f  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[42]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.613     2.061    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X71Y424        FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[42]/C
                         clock pessimism             -0.188     1.873    
    SLICE_X71Y424        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.853    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[244]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.039ns (10.209%)  route 0.343ns (89.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.398ns (routing 0.786ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.875ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.398     1.747    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X71Y376        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y376        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.786 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_14/Q
                         net (fo=130, routed)         0.343     2.129    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_14_alias
    SLICE_X72Y423        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[244]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.614     2.062    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X72Y423        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[244]/C
                         clock pessimism             -0.188     1.874    
    SLICE_X72Y423        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.854    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[244]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[235]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.038ns (10.000%)  route 0.342ns (90.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.400ns (routing 0.786ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.875ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.400     1.749    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X67Y376        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y376        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.787 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=179, routed)         0.342     2.129    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_15_alias
    SLICE_X71Y422        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[235]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.613     2.061    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X71Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[235]/C
                         clock pessimism             -0.188     1.873    
    SLICE_X71Y422        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.853    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[235]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[246]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.038ns (9.845%)  route 0.348ns (90.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.400ns (routing 0.786ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.875ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.400     1.749    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X67Y376        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y376        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.787 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=179, routed)         0.348     2.135    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_15_alias
    SLICE_X70Y422        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[246]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.616     2.064    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X70Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[246]/C
                         clock pessimism             -0.188     1.876    
    SLICE_X70Y422        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.856    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[246]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[247]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.038ns (9.845%)  route 0.348ns (90.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.400ns (routing 0.786ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.875ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.400     1.749    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X67Y376        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y376        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.787 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=179, routed)         0.348     2.135    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_15_alias
    SLICE_X70Y422        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[247]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.616     2.064    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X70Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[247]/C
                         clock pessimism             -0.188     1.876    
    SLICE_X70Y422        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.856    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[247]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[251]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.038ns (9.845%)  route 0.348ns (90.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.400ns (routing 0.786ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.875ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.400     1.749    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X67Y376        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y376        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.787 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=179, routed)         0.348     2.135    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_15_alias
    SLICE_X70Y422        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[251]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.616     2.064    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X70Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[251]/C
                         clock pessimism             -0.188     1.876    
    SLICE_X70Y422        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.856    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[251]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[246]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.038ns (9.845%)  route 0.348ns (90.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.400ns (routing 0.786ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.875ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.400     1.749    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X67Y376        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y376        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.787 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=179, routed)         0.348     2.135    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_15_alias
    SLICE_X70Y422        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[246]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.616     2.064    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X70Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[246]/C
                         clock pessimism             -0.188     1.876    
    SLICE_X70Y422        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.856    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[246]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[247]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.038ns (9.845%)  route 0.348ns (90.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.400ns (routing 0.786ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.875ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.400     1.749    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X67Y376        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y376        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.787 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=179, routed)         0.348     2.135    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_15_alias
    SLICE_X70Y422        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[247]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.616     2.064    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X70Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[247]/C
                         clock pessimism             -0.188     1.876    
    SLICE_X70Y422        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.856    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[247]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[250]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.038ns (9.845%)  route 0.348ns (90.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.400ns (routing 0.786ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.875ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.400     1.749    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X67Y376        FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y376        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.787 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=179, routed)         0.348     2.135    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_15_alias
    SLICE_X70Y422        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[250]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y173       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X2Y6 (CLOCK_ROOT)    net (fo=6432, routed)        1.616     2.064    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X70Y422        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[250]/C
                         clock pessimism             -0.188     1.876    
    SLICE_X70Y422        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.856    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[250]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.105ns (4.360%)  route 2.303ns (95.640%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 13.980 - 9.999 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.612ns (routing 0.955ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.869ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.612     3.868    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.945 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     4.825    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.853 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.423     6.276    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X56Y422        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.174    13.980    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X56Y422        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[12]/C
                         clock pessimism             -0.458    13.523    
                         clock uncertainty           -0.062    13.461    
    SLICE_X56Y422        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.395    top_level_i/channel_select_0/inst/sr/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         13.395    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.105ns (4.386%)  route 2.289ns (95.614%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 13.967 - 9.999 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.612ns (routing 0.955ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.869ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.612     3.868    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.945 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     4.825    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.853 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.409     6.262    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X56Y443        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.161    13.967    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X56Y443        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[14]/C
                         clock pessimism             -0.458    13.510    
                         clock uncertainty           -0.062    13.448    
    SLICE_X56Y443        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.382    top_level_i/channel_select_0/inst/sr/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.105ns (4.386%)  route 2.289ns (95.614%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns = ( 13.967 - 9.999 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.612ns (routing 0.955ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.869ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.612     3.868    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.945 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     4.825    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.853 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.409     6.262    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X56Y443        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.161    13.967    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X56Y443        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[15]/C
                         clock pessimism             -0.458    13.510    
                         clock uncertainty           -0.062    13.448    
    SLICE_X56Y443        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    13.382    top_level_i/channel_select_0/inst/sr/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.105ns (4.382%)  route 2.291ns (95.618%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 13.974 - 9.999 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.612ns (routing 0.955ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.869ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.612     3.868    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.945 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     4.825    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.853 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.411     6.264    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X56Y441        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.168    13.974    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X56Y441        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[13]/C
                         clock pessimism             -0.458    13.517    
                         clock uncertainty           -0.062    13.455    
    SLICE_X56Y441        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.389    top_level_i/channel_select_0/inst/sr/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         13.389    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.105ns (4.436%)  route 2.262ns (95.564%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.920 - 9.999 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.612ns (routing 0.955ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.869ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.612     3.868    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.945 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     4.825    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.853 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.382     6.235    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X53Y265        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.114    13.920    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X53Y265        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[0]/C
                         clock pessimism             -0.383    13.538    
                         clock uncertainty           -0.062    13.476    
    SLICE_X53Y265        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    13.410    top_level_i/channel_select_0/inst/sr/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.105ns (4.436%)  route 2.262ns (95.564%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.920 - 9.999 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.612ns (routing 0.955ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.869ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.612     3.868    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.945 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     4.825    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.853 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.382     6.235    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X53Y265        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.114    13.920    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X53Y265        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[1]/C
                         clock pessimism             -0.383    13.538    
                         clock uncertainty           -0.062    13.476    
    SLICE_X53Y265        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    13.410    top_level_i/channel_select_0/inst/sr/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.194ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.105ns (4.445%)  route 2.257ns (95.555%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns = ( 13.934 - 9.999 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.612ns (routing 0.955ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.128ns (routing 0.869ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.612     3.868    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.945 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     4.825    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.853 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.377     6.230    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X56Y289        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.128    13.934    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X56Y289        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[3]/C
                         clock pessimism             -0.383    13.552    
                         clock uncertainty           -0.062    13.490    
    SLICE_X56Y289        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.424    top_level_i/channel_select_0/inst/sr/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                  7.194    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.105ns (4.476%)  route 2.241ns (95.524%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 13.932 - 9.999 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.612ns (routing 0.955ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.869ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.612     3.868    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.945 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     4.825    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.853 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.361     6.214    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X55Y264        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.126    13.932    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X55Y264        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[2]/C
                         clock pessimism             -0.383    13.550    
                         clock uncertainty           -0.062    13.488    
    SLICE_X55Y264        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    13.422    top_level_i/channel_select_0/inst/sr/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.422    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.105ns (4.597%)  route 2.179ns (95.403%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 13.964 - 9.999 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.612ns (routing 0.955ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.158ns (routing 0.869ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.612     3.868    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.945 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     4.825    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.853 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.299     6.152    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X54Y363        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.158    13.964    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X54Y363        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[8]/C
                         clock pessimism             -0.458    13.507    
                         clock uncertainty           -0.062    13.445    
    SLICE_X54Y363        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.379    top_level_i/channel_select_0/inst/sr/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -6.152    
  -------------------------------------------------------------------
                         slack                                  7.227    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.105ns (4.628%)  route 2.164ns (95.372%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 13.958 - 9.999 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.612ns (routing 0.955ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.152ns (routing 0.869ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.612     3.868    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.945 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     4.825    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.853 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        1.284     6.137    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X55Y371        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       2.152    13.958    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X55Y371        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[9]/C
                         clock pessimism             -0.458    13.501    
                         clock uncertainty           -0.062    13.439    
    SLICE_X55Y371        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    13.373    top_level_i/channel_select_0/inst/sr/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  7.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.055ns (4.425%)  route 1.188ns (95.575%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      1.432ns (routing 0.520ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.578ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.432     2.402    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.440 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.464     2.904    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.921 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.724     3.645    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X56Y371        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.500     2.109    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X56Y371        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[10]/C
                         clock pessimism              0.300     2.408    
    SLICE_X56Y371        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.388    top_level_i/channel_select_0/inst/sr/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.055ns (4.530%)  route 1.159ns (95.470%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      1.432ns (routing 0.520ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.578ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.432     2.402    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.440 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.464     2.904    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.921 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.695     3.616    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X56Y327        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.467     2.076    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X56Y327        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[4]/C
                         clock pessimism              0.300     2.375    
    SLICE_X56Y327        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.355    top_level_i/channel_select_0/inst/sr/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.055ns (4.527%)  route 1.160ns (95.473%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      1.432ns (routing 0.520ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.578ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.432     2.402    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.440 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.464     2.904    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.921 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.696     3.617    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X55Y326        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.467     2.076    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X55Y326        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[5]/C
                         clock pessimism              0.300     2.375    
    SLICE_X55Y326        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.355    top_level_i/channel_select_0/inst/sr/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.055ns (4.527%)  route 1.160ns (95.473%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      1.432ns (routing 0.520ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.578ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.432     2.402    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.440 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.464     2.904    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.921 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.696     3.617    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X55Y326        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.467     2.076    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X55Y326        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[6]/C
                         clock pessimism              0.300     2.375    
    SLICE_X55Y326        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.355    top_level_i/channel_select_0/inst/sr/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.267ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.055ns (4.450%)  route 1.181ns (95.550%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      1.432ns (routing 0.520ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.578ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.432     2.402    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.440 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.464     2.904    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.921 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.717     3.638    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X56Y401        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.483     2.092    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X56Y401        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[11]/C
                         clock pessimism              0.300     2.391    
    SLICE_X56Y401        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.371    top_level_i/channel_select_0/inst/sr/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.055ns (4.501%)  route 1.167ns (95.499%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      1.432ns (routing 0.520ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.578ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.432     2.402    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.440 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.464     2.904    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.921 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.703     3.624    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X54Y326        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.468     2.077    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X54Y326        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[7]/C
                         clock pessimism              0.300     2.376    
    SLICE_X54Y326        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.356    top_level_i/channel_select_0/inst/sr/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           3.624    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/state_reg/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.055ns (4.486%)  route 1.171ns (95.514%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      1.432ns (routing 0.520ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.578ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.432     2.402    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.440 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.464     2.904    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.921 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.707     3.628    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X52Y306        FDCE                                         f  top_level_i/channel_select_0/inst/sr/state_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.470     2.079    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X52Y306        FDCE                                         r  top_level_i/channel_select_0/inst/sr/state_reg/C
                         clock pessimism              0.300     2.378    
    SLICE_X52Y306        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.358    top_level_i/channel_select_0/inst/sr/state_reg
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.055ns (4.439%)  route 1.184ns (95.561%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      1.432ns (routing 0.520ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.578ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.432     2.402    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.440 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.464     2.904    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.921 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.720     3.641    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X55Y371        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.482     2.091    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X55Y371        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[9]/C
                         clock pessimism              0.300     2.390    
    SLICE_X55Y371        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.370    top_level_i/channel_select_0/inst/sr/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.055ns (4.414%)  route 1.191ns (95.586%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      1.432ns (routing 0.520ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.578ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.432     2.402    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.440 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.464     2.904    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.921 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.727     3.648    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X54Y363        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.487     2.096    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X54Y363        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[8]/C
                         clock pessimism              0.300     2.395    
    SLICE_X54Y363        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.375    top_level_i/channel_select_0/inst/sr/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.055ns (4.215%)  route 1.250ns (95.785%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      1.432ns (routing 0.520ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.578ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.432     2.402    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y298        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y298        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.440 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.464     2.904    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.921 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1150, routed)        0.786     3.707    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X56Y441        FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21136, routed)       1.502     2.111    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X56Y441        FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[13]/C
                         clock pessimism              0.300     2.410    
    SLICE_X56Y441        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.390    top_level_i/channel_select_0/inst/sr/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  1.317    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       32.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.213ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.518ns  (logic 0.168ns (32.432%)  route 0.350ns (67.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 68.400 - 66.666 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 40.461 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.028ns (routing 0.069ns, distribution 1.959ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.055ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.028    40.461    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X102Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y292       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    40.540 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.150    40.690    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X101Y293       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089    40.779 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.200    40.979    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X101Y293       FDCE                                         f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.269    68.400    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X101Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              5.093    73.493    
                         clock uncertainty           -0.235    73.258    
    SLICE_X101Y293       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    73.192    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         73.192    
                         arrival time                         -40.979    
  -------------------------------------------------------------------
                         slack                                 32.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.230ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.320ns  (logic 0.115ns (35.937%)  route 0.205ns (64.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.059ns
    Source Clock Delay      (SCD):    1.746ns = ( 35.079 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.093ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.281ns (routing 0.055ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.069ns, distribution 1.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.281    35.079    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X102Y292       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y292       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058    35.137 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.095    35.232    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X101Y293       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.057    35.289 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.110    35.399    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X101Y293       FDCE                                         f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.959     7.059    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X101Y293       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -5.093     1.966    
                         clock uncertainty            0.235     2.201    
    SLICE_X101Y293       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.032     2.169    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                          35.399    
  -------------------------------------------------------------------
                         slack                                 33.230    





