###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID eecs2420p06.engin.umich.edu)
#  Generated on:      Sun Mar 26 16:31:37 2023
#  Design:            PE_POOL
#  Command:           report_timing -max_paths 1000 > ${REPORT_PATH}/full_hold_timing.rpt
###############################################################
Path 1: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG149_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG149_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__2_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.192
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__2__2_ v |           |       |   0.106 |    0.011 | 
     | U1523                                            | AN v -> Y v         | NOR2BX1TR | 0.087 |   0.192 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG149_S1 | D v                 | DFFQX1TR  | 0.000 |   0.192 |    0.098 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG140_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG140_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__3_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.193
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__3__3_ v |           |       |   0.106 |    0.011 | 
     | U1514                                            | AN v -> Y v         | NOR2BX1TR | 0.087 |   0.193 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG140_S1 | D v                 | DFFQX2TR  | 0.000 |   0.193 |    0.098 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG147_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG147_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__4_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.194
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__2__4_ v |           |       |   0.106 |    0.010 | 
     | U1521                                            | AN v -> Y v         | NOR2BX1TR | 0.088 |   0.194 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG147_S1 | D v                 | DFFQX1TR  | 0.000 |   0.194 |    0.098 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG150_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG150_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__1_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.195
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__2__1_ v |           |       |   0.106 |    0.009 | 
     | U1524                                            | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.195 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG150_S1 | D v                 | DFFQX4TR  | 0.000 |   0.195 |    0.098 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG512_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG512_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__7_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.195
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__0__7_ v |           |       |   0.107 |    0.010 | 
     | U1502                                            | AN v -> Y v         | NOR2BX1TR | 0.088 |   0.195 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG512_S1 | D v                 | DFFQX2TR  | 0.000 |   0.195 |    0.098 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG158_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG158_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__1_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.195
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__1__1_ v |           |       |   0.107 |    0.010 | 
     | U1532                                            | AN v -> Y v         | NOR2BX1TR | 0.088 |   0.195 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG158_S1 | D v                 | DFFQX4TR  | 0.000 |   0.195 |    0.098 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG145_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG145_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__6_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.195
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__2__6_ v |           |       |   0.106 |    0.008 | 
     | U1519                                            | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.195 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG145_S1 | D v                 | DFFQX1TR  | 0.000 |   0.195 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG132_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG132_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__2_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.195
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__0__2_ v |           |       |   0.106 |    0.008 | 
     | U1507                                            | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.195 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG132_S1 | D v                 | DFFQX1TR  | 0.000 |   0.195 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG134_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG134_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__0_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.196
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__0__0_ v |           |       |   0.107 |    0.009 | 
     | U1509                                            | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.196 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG134_S1 | D v                 | DFFQX1TR  | 0.000 |   0.196 |    0.098 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG152_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG152_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__7_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.195
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__1__7_ v |           |       |   0.106 |    0.009 | 
     | U1526                                            | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.195 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG152_S1 | D v                 | DFFQX2TR  | 0.000 |   0.195 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__5_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.195
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__3__5_ v |           |       |   0.106 |    0.008 | 
     | U1512                                            | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.195 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | D v                 | DFFQX4TR  | 0.000 |   0.195 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG151_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG151_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__0_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.196
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__2__0_ v |           |       |   0.106 |    0.008 | 
     | U1525                                            | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.196 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG151_S1 | D v                 | DFFQX1TR  | 0.000 |   0.196 |    0.098 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG146_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG146_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__5_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.196
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__2__5_ v |           |       |   0.106 |    0.008 | 
     | U1520                                            | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.196 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG146_S1 | D v                 | DFFQX4TR  | 0.000 |   0.196 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__5_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.196
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__0__5_ v |           |       |   0.106 |    0.008 | 
     | U1504                                            | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.196 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1 | D v                 | DFFQX4TR  | 0.000 |   0.196 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG157_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG157_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__2_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.196
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__1__2_ v |           |       |   0.108 |    0.009 | 
     | U1531                                            | AN v -> Y v         | NOR2BX1TR | 0.088 |   0.196 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG157_S1 | D v                 | DFFQX1TR  | 0.000 |   0.196 |    0.098 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG156_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG156_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__3_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.196
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__1__3_ v |           |       |   0.106 |    0.007 | 
     | U1530                                            | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.196 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG156_S1 | D v                 | DFFQX4TR  | 0.000 |   0.196 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG131_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG131_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__3_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.196
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__0__3_ v |           |       |   0.106 |    0.008 | 
     | U1506                                            | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.196 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG131_S1 | D v                 | DFFQX4TR  | 0.000 |   0.196 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG130_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG130_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__4_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.196
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__0__4_ v |           |       |   0.106 |    0.007 | 
     | U1505                                            | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.196 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG130_S1 | D v                 | DFFQX1TR  | 0.000 |   0.196 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG155_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG155_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__4_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.197
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__1__4_ v |           |       |   0.107 |    0.008 | 
     | U1529                                            | AN v -> Y v         | NOR2BX1TR | 0.089 |   0.197 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG155_S1 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG159_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG159_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__0_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.196
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__1__0_ v |           |       |   0.106 |    0.007 | 
     | U1533                                            | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.196 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG159_S1 | D v                 | DFFQX1TR  | 0.000 |   0.196 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG144_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG144_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__7_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.196
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__2__7_ v |           |       |   0.107 |    0.007 | 
     | U1518                                            | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.196 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG144_S1 | D v                 | DFFQX2TR  | 0.000 |   0.196 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG141_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG141_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__2_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.197
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__3__2_ v |           |       |   0.106 |    0.007 | 
     | U1515                                            | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.197 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG141_S1 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__5_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.197
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__1__5_ v |           |       |   0.107 |    0.007 | 
     | U1528                                            | AN v -> Y v         | NOR2BX1TR | 0.090 |   0.197 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1 | D v                 | DFFQX4TR  | 0.000 |   0.197 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__1__6_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.196
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__1__6_ v |           |       |   0.108 |    0.008 | 
     | U1527                                            | AN v -> Y v         | NOR2BX1TR | 0.088 |   0.196 |    0.096 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1 | D v                 | DFFQX1TR  | 0.000 |   0.196 |    0.096 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG138_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG138_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__4_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.197
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__3__4_ v |           |       |   0.106 |    0.006 | 
     | U1513                                            | AN v -> Y v         | NOR2BX1TR | 0.091 |   0.197 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG138_S1 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__0_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.197
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__3__0_ v |           |       |   0.107 |    0.006 | 
     | U1517                                            | AN v -> Y v         | NOR2BX1TR | 0.091 |   0.197 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | D v                 | DFFQX1TR  | 0.000 |   0.197 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG136_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG136_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__6_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.198
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__3__6_ v |           |       |   0.107 |    0.006 | 
     | U1511                                            | AN v -> Y v         | NOR2BX1TR | 0.091 |   0.198 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG136_S1 | D v                 | DFFQX1TR  | 0.000 |   0.198 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG142_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG142_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__1_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.198
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.106
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__3__1_ v |           |       |   0.106 |    0.004 | 
     | U1516                                            | AN v -> Y v         | NOR2BX1TR | 0.092 |   0.198 |    0.096 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG142_S1 | D v                 | DFFQX4TR  | 0.000 |   0.198 |    0.096 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG133_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG133_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__6_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.199
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__0__6_ v |           |       |   0.108 |    0.005 | 
     | U1503                                            | AN v -> Y v         | NOR2BX1TR | 0.092 |   0.199 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG133_S1 | D v                 | DFFQX1TR  | 0.000 |   0.199 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG135_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG135_S1/D (v) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__3__7_                                  (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.201
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.007
     = Beginpoint Arrival Time            0.107
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__3__7_ v |           |       |   0.107 |    0.003 | 
     | U1510                                            | AN v -> Y v         | NOR2BX1TR | 0.093 |   0.201 |    0.096 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG135_S1 | D v                 | DFFQX2TR  | 0.000 |   0.201 |    0.096 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin clk_r_REG59_S1/CK 
Endpoint:   clk_r_REG59_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_PE_state__0_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.202
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +-----------------------------------------------------------------------------------+ 
     |    Instance    |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                |                         |           |       |  Time   |   Time   | 
     |----------------+-------------------------+-----------+-------+---------+----------| 
     |                | pe_in_pk_PE_state__0_ v |           |       |   0.109 |    0.004 | 
     | U1701          | AN v -> Y v             | NOR2BX1TR | 0.093 |   0.202 |    0.096 | 
     | clk_r_REG59_S1 | D v                     | DFFQX1TR  | 0.000 |   0.202 |    0.096 | 
     +-----------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin clk_r_REG47_S1/CK 
Endpoint:   clk_r_REG47_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_PE_state__2_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.202
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +-----------------------------------------------------------------------------------+ 
     |    Instance    |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                |                         |           |       |  Time   |   Time   | 
     |----------------+-------------------------+-----------+-------+---------+----------| 
     |                | pe_in_pk_PE_state__2_ v |           |       |   0.109 |    0.003 | 
     | U1699          | AN v -> Y v             | NOR2BX1TR | 0.093 |   0.202 |    0.096 | 
     | clk_r_REG47_S1 | D v                     | DFFQX1TR  | 0.000 |   0.202 |    0.096 | 
     +-----------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin clk_r_REG53_S1/CK 
Endpoint:   clk_r_REG53_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_PE_state__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.203
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.109
     +-----------------------------------------------------------------------------------+ 
     |    Instance    |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                |                         |           |       |  Time   |   Time   | 
     |----------------+-------------------------+-----------+-------+---------+----------| 
     |                | pe_in_pk_PE_state__1_ v |           |       |   0.109 |    0.002 | 
     | U1700          | AN v -> Y v             | NOR2BX1TR | 0.094 |   0.203 |    0.096 | 
     | clk_r_REG53_S1 | D v                     | DFFQX1TR  | 0.000 |   0.203 |    0.096 | 
     +-----------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__0__1_                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.199
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.114
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__0__1_ ^ |           |       |   0.114 |   -0.003 | 
     | U1508                                            | AN ^ -> Y ^         | NOR2BX1TR | 0.085 |   0.199 |    0.082 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | D ^                 | DFFHQX2TR | 0.000 |   0.199 |    0.082 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_
S1/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/D (^) checked with 
leading edge of 'clk'
Beginpoint: pe_in_pk_A__2__3_                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.210
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.116
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                  |                     |           |       |  Time   |   Time   | 
     |--------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     |                                                  | pe_in_pk_A__2__3_ ^ |           |       |   0.116 |   -0.003 | 
     | U1522                                            | AN ^ -> Y ^         | NOR2BX1TR | 0.094 |   0.210 |    0.092 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | D ^                 | DFFHQX4TR | 0.000 |   0.210 |    0.092 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin clk_r_REG10_S4/CK 
Endpoint:   clk_r_REG10_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG8_S3/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.246
  Slack Time                    0.164
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG8_S3  | CK ^        |          |       |   0.005 |   -0.159 | 
     | clk_r_REG8_S3  | CK ^ -> Q ^ | DFFQX1TR | 0.242 |   0.246 |    0.082 | 
     | clk_r_REG10_S4 | D ^         | DFFQX1TR | 0.000 |   0.246 |    0.082 | 
     +----------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin clk_r_REG22_S4/CK 
Endpoint:   clk_r_REG22_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG20_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.247
  Slack Time                    0.165
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG20_S3 | CK ^        |          |       |   0.005 |   -0.160 | 
     | clk_r_REG20_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.242 |   0.247 |    0.082 | 
     | clk_r_REG22_S4 | D ^         | DFFQX1TR | 0.000 |   0.247 |    0.082 | 
     +----------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin clk_r_REG34_S4/CK 
Endpoint:   clk_r_REG34_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG32_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.249
  Slack Time                    0.167
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG32_S3 | CK ^        |          |       |   0.005 |   -0.162 | 
     | clk_r_REG32_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.244 |   0.249 |    0.082 | 
     | clk_r_REG34_S4 | D ^         | DFFQX1TR | 0.000 |   0.249 |    0.082 | 
     +----------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin clk_r_REG46_S4/CK 
Endpoint:   clk_r_REG46_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG44_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.250
  Slack Time                    0.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG44_S3 | CK ^        |          |       |   0.005 |   -0.165 | 
     | clk_r_REG44_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.245 |   0.250 |    0.081 | 
     | clk_r_REG46_S4 | D ^         | DFFQX1TR | 0.000 |   0.250 |    0.081 | 
     +----------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin clk_r_REG314_S2/CK 
Endpoint:   clk_r_REG314_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG313_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.261
  Slack Time                    0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG313_S1 | CK ^        |          |       |  -0.000 |   -0.172 | 
     | clk_r_REG313_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.261 |    0.090 | 
     | clk_r_REG314_S2 | D ^         | DFFQX1TR | 0.000 |   0.261 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin clk_r_REG16_S4/CK 
Endpoint:   clk_r_REG16_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG14_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.253
  Slack Time                    0.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG14_S3 | CK ^        |          |       |   0.005 |   -0.167 | 
     | clk_r_REG14_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.248 |   0.253 |    0.082 | 
     | clk_r_REG16_S4 | D ^         | DFFQX1TR | 0.000 |   0.253 |    0.082 | 
     +----------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin clk_r_REG2_S2/CK 
Endpoint:   clk_r_REG2_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG1_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.270
  Slack Time                    0.172
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +----------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |               |             |           |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG1_S1 | CK ^        |           |       |   0.001 |   -0.172 | 
     | clk_r_REG1_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.121 |   0.122 |   -0.050 | 
     | U1129         | B ^ -> Y v  | XNOR2X1TR | 0.051 |   0.173 |    0.000 | 
     | U593          | AN v -> Y v | NOR2BX1TR | 0.098 |   0.270 |    0.098 | 
     | clk_r_REG2_S2 | D v         | DFFQX1TR  | 0.000 |   0.270 |    0.098 | 
     +----------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin clk_r_REG28_S4/CK 
Endpoint:   clk_r_REG28_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG26_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.255
  Slack Time                    0.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG26_S3 | CK ^        |          |       |   0.005 |   -0.169 | 
     | clk_r_REG26_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.250 |   0.255 |    0.081 | 
     | clk_r_REG28_S4 | D ^         | DFFQX1TR | 0.000 |   0.255 |    0.081 | 
     +----------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin clk_r_REG40_S4/CK 
Endpoint:   clk_r_REG40_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG38_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.255
  Slack Time                    0.175
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG38_S3 | CK ^        |          |       |   0.005 |   -0.170 | 
     | clk_r_REG38_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.251 |   0.255 |    0.080 | 
     | clk_r_REG40_S4 | D ^         | DFFQX1TR | 0.000 |   0.255 |    0.080 | 
     +----------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin clk_r_REG289_S2/CK 
Endpoint:   clk_r_REG289_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG288_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.258
  Slack Time                    0.180
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG288_S1 | CK ^        |          |       |   0.004 |   -0.176 | 
     | clk_r_REG288_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.255 |   0.258 |    0.079 | 
     | clk_r_REG289_S2 | D ^         | DFFQX1TR | 0.000 |   0.258 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin clk_r_REG208_S2/CK 
Endpoint:   clk_r_REG208_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG207_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.267
  Slack Time                    0.180
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG207_S1 | CK ^        |          |       |   0.010 |   -0.170 | 
     | clk_r_REG207_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.267 |    0.086 | 
     | clk_r_REG208_S2 | D ^         | DFFQX1TR | 0.000 |   0.267 |    0.086 | 
     +-----------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin clk_r_REG466_S2/CK 
Endpoint:   clk_r_REG466_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG463_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.258
  Slack Time                    0.182
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG463_S1 | CK ^        |          |       |   0.001 |   -0.181 | 
     | clk_r_REG463_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.258 |    0.077 | 
     | clk_r_REG466_S2 | D ^         | DFFQX1TR | 0.000 |   0.258 |    0.077 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin clk_r_REG164_S2/CK 
Endpoint:   clk_r_REG164_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG163_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.267
  Slack Time                    0.182
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG163_S1 | CK ^        |          |       |   0.010 |   -0.172 | 
     | clk_r_REG163_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.267 |    0.086 | 
     | clk_r_REG164_S2 | D ^         | DFFQX1TR | 0.000 |   0.267 |    0.086 | 
     +-----------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin clk_r_REG384_S2/CK 
Endpoint:   clk_r_REG384_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG383_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.268
  Slack Time                    0.182
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG383_S1 | CK ^        |          |       |   0.010 |   -0.173 | 
     | clk_r_REG383_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.258 |   0.268 |    0.085 | 
     | clk_r_REG384_S2 | D ^         | DFFQX1TR | 0.000 |   0.268 |    0.085 | 
     +-----------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin clk_r_REG377_S2/CK 
Endpoint:   clk_r_REG377_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG376_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.260
  Slack Time                    0.182
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG376_S1 | CK ^        |          |       |   0.004 |   -0.179 | 
     | clk_r_REG376_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.256 |   0.260 |    0.078 | 
     | clk_r_REG377_S2 | D ^         | DFFQX1TR | 0.000 |   0.260 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 51: MET Hold Check with Pin clk_r_REG510_S2/CK 
Endpoint:   clk_r_REG510_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG507_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.259
  Slack Time                    0.183
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG507_S1 | CK ^        |          |       |  -0.001 |   -0.184 | 
     | clk_r_REG507_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.259 |    0.076 | 
     | clk_r_REG510_S2 | D ^         | DFFQX1TR | 0.000 |   0.259 |    0.076 | 
     +-----------------------------------------------------------------------+ 
Path 52: MET Hold Check with Pin clk_r_REG402_S2/CK 
Endpoint:   clk_r_REG402_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG401_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.259
  Slack Time                    0.183
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG401_S1 | CK ^        |          |       |   0.000 |   -0.183 | 
     | clk_r_REG401_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.259 |    0.076 | 
     | clk_r_REG402_S2 | D ^         | DFFQX1TR | 0.000 |   0.259 |    0.076 | 
     +-----------------------------------------------------------------------+ 
Path 53: MET Hold Check with Pin clk_r_REG182_S2/CK 
Endpoint:   clk_r_REG182_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG181_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.273
  Slack Time                    0.183
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG181_S1 | CK ^        |          |       |   0.014 |   -0.169 | 
     | clk_r_REG181_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.273 |    0.090 | 
     | clk_r_REG182_S2 | D ^         | DFFQX1TR | 0.000 |   0.273 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 54: MET Hold Check with Pin clk_r_REG378_S2/CK 
Endpoint:   clk_r_REG378_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG375_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.260
  Slack Time                    0.183
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG375_S1 | CK ^        |          |       |   0.001 |   -0.182 | 
     | clk_r_REG375_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.260 |    0.077 | 
     | clk_r_REG378_S2 | D ^         | DFFQX1TR | 0.000 |   0.260 |    0.077 | 
     +-----------------------------------------------------------------------+ 
Path 55: MET Hold Check with Pin clk_r_REG201_S2/CK 
Endpoint:   clk_r_REG201_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG200_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.263
  Slack Time                    0.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG200_S1 | CK ^        |          |       |   0.004 |   -0.180 | 
     | clk_r_REG200_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.263 |    0.079 | 
     | clk_r_REG201_S2 | D ^         | DFFQX1TR | 0.000 |   0.263 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 56: MET Hold Check with Pin clk_r_REG358_S2/CK 
Endpoint:   clk_r_REG358_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG357_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.260
  Slack Time                    0.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG357_S1 | CK ^        |          |       |  -0.001 |   -0.184 | 
     | clk_r_REG357_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.260 |    0.076 | 
     | clk_r_REG358_S2 | D ^         | DFFQX1TR | 0.000 |   0.260 |    0.076 | 
     +-----------------------------------------------------------------------+ 
Path 57: MET Hold Check with Pin clk_r_REG340_S2/CK 
Endpoint:   clk_r_REG340_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG339_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.269
  Slack Time                    0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG339_S1 | CK ^        |          |       |   0.004 |   -0.182 | 
     | clk_r_REG339_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.269 |    0.084 | 
     | clk_r_REG340_S2 | D ^         | DFFQX1TR | 0.000 |   0.269 |    0.084 | 
     +-----------------------------------------------------------------------+ 
Path 58: MET Hold Check with Pin clk_r_REG422_S2/CK 
Endpoint:   clk_r_REG422_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG419_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.262
  Slack Time                    0.186
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG419_S1 | CK ^        |          |       |   0.001 |   -0.185 | 
     | clk_r_REG419_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.262 |    0.076 | 
     | clk_r_REG422_S2 | D ^         | DFFQX1TR | 0.000 |   0.262 |    0.076 | 
     +-----------------------------------------------------------------------+ 
Path 59: MET Hold Check with Pin clk_r_REG5_S4/CK 
Endpoint:   clk_r_REG5_S4/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG3_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.287
  Slack Time                    0.187
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG3_S3 | CK ^        |          |       |   0.005 |   -0.182 | 
     | clk_r_REG3_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.249 |   0.253 |    0.066 | 
     | U1709         | B ^ -> Y v  | NOR2X1TR | 0.034 |   0.287 |    0.100 | 
     | clk_r_REG5_S4 | D v         | DFFQX1TR | 0.000 |   0.287 |    0.100 | 
     +---------------------------------------------------------------------+ 
Path 60: MET Hold Check with Pin clk_r_REG465_S2/CK 
Endpoint:   clk_r_REG465_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG464_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.267
  Slack Time                    0.187
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG464_S1 | CK ^        |          |       |   0.009 |   -0.178 | 
     | clk_r_REG464_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.267 |    0.079 | 
     | clk_r_REG465_S2 | D ^         | DFFQX1TR | 0.000 |   0.267 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 61: MET Hold Check with Pin clk_r_REG270_S2/CK 
Endpoint:   clk_r_REG270_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG269_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.275
  Slack Time                    0.187
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG269_S1 | CK ^        |          |       |   0.014 |   -0.173 | 
     | clk_r_REG269_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.275 |    0.088 | 
     | clk_r_REG270_S2 | D ^         | DFFQX1TR | 0.000 |   0.275 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 62: MET Hold Check with Pin clk_r_REG334_S2/CK 
Endpoint:   clk_r_REG334_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG331_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.264
  Slack Time                    0.187
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG331_S1 | CK ^        |          |       |   0.001 |   -0.186 | 
     | clk_r_REG331_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.264 |    0.076 | 
     | clk_r_REG334_S2 | D ^         | DFFQX1TR | 0.000 |   0.264 |    0.076 | 
     +-----------------------------------------------------------------------+ 
Path 63: MET Hold Check with Pin clk_r_REG202_S2/CK 
Endpoint:   clk_r_REG202_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG199_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.264
  Slack Time                    0.188
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG199_S1 | CK ^        |          |       |   0.001 |   -0.187 | 
     | clk_r_REG199_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.264 |    0.076 | 
     | clk_r_REG202_S2 | D ^         | DFFQX1TR | 0.000 |   0.264 |    0.076 | 
     +-----------------------------------------------------------------------+ 
Path 64: MET Hold Check with Pin clk_r_REG290_S2/CK 
Endpoint:   clk_r_REG290_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG287_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.263
  Slack Time                    0.188
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG287_S1 | CK ^        |          |       |   0.001 |   -0.187 | 
     | clk_r_REG287_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.263 |    0.075 | 
     | clk_r_REG290_S2 | D ^         | DFFQX1TR | 0.000 |   0.263 |    0.075 | 
     +-----------------------------------------------------------------------+ 
Path 65: MET Hold Check with Pin clk_r_REG472_S2/CK 
Endpoint:   clk_r_REG472_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG471_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.273
  Slack Time                    0.189
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG471_S1 | CK ^        |          |       |   0.010 |   -0.178 | 
     | clk_r_REG471_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.273 |    0.084 | 
     | clk_r_REG472_S2 | D ^         | DFFQX1TR | 0.000 |   0.273 |    0.084 | 
     +-----------------------------------------------------------------------+ 
Path 66: MET Hold Check with Pin clk_r_REG246_S2/CK 
Endpoint:   clk_r_REG246_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG243_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.264
  Slack Time                    0.189
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG243_S1 | CK ^        |          |       |   0.001 |   -0.187 | 
     | clk_r_REG243_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.264 |    0.075 | 
     | clk_r_REG246_S2 | D ^         | DFFQX1TR | 0.000 |   0.264 |    0.075 | 
     +-----------------------------------------------------------------------+ 
Path 67: MET Hold Check with Pin clk_r_REG252_S2/CK 
Endpoint:   clk_r_REG252_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG251_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.273
  Slack Time                    0.189
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG251_S1 | CK ^        |          |       |   0.010 |   -0.179 | 
     | clk_r_REG251_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.273 |    0.084 | 
     | clk_r_REG252_S2 | D ^         | DFFQX1TR | 0.000 |   0.273 |    0.084 | 
     +-----------------------------------------------------------------------+ 
Path 68: MET Hold Check with Pin clk_r_REG490_S2/CK 
Endpoint:   clk_r_REG490_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG489_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.279
  Slack Time                    0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG489_S1 | CK ^        |          |       |   0.014 |   -0.176 | 
     | clk_r_REG489_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.279 |    0.089 | 
     | clk_r_REG490_S2 | D ^         | DFFQX1TR | 0.000 |   0.279 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 69: MET Hold Check with Pin clk_r_REG428_S2/CK 
Endpoint:   clk_r_REG428_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG427_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.269
  Slack Time                    0.190
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG427_S1 | CK ^        |          |       |   0.009 |   -0.181 | 
     | clk_r_REG427_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.269 |    0.078 | 
     | clk_r_REG428_S2 | D ^         | DFFQX1TR | 0.000 |   0.269 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 70: MET Hold Check with Pin clk_r_REG446_S2/CK 
Endpoint:   clk_r_REG446_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG445_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.279
  Slack Time                    0.191
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG445_S1 | CK ^        |          |       |   0.014 |   -0.177 | 
     | clk_r_REG445_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.279 |    0.088 | 
     | clk_r_REG446_S2 | D ^         | DFFQX1TR | 0.000 |   0.279 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 71: MET Hold Check with Pin clk_r_REG296_S2/CK 
Endpoint:   clk_r_REG296_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG295_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.276
  Slack Time                    0.191
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG295_S1 | CK ^        |          |       |   0.010 |   -0.182 | 
     | clk_r_REG295_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.276 |    0.085 | 
     | clk_r_REG296_S2 | D ^         | DFFQX1TR | 0.000 |   0.276 |    0.085 | 
     +-----------------------------------------------------------------------+ 
Path 72: MET Hold Check with Pin clk_r_REG245_S2/CK 
Endpoint:   clk_r_REG245_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG244_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.272
  Slack Time                    0.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG244_S1 | CK ^        |          |       |   0.011 |   -0.183 | 
     | clk_r_REG244_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.272 |    0.079 | 
     | clk_r_REG245_S2 | D ^         | DFFQX1TR | 0.000 |   0.272 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 73: MET Hold Check with Pin clk_r_REG226_S2/CK 
Endpoint:   clk_r_REG226_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG225_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.269
  Slack Time                    0.196
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG225_S1 | CK ^        |          |       |   0.000 |   -0.195 | 
     | clk_r_REG225_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.269 |    0.073 | 
     | clk_r_REG226_S2 | D ^         | DFFQX1TR | 0.000 |   0.269 |    0.073 | 
     +-----------------------------------------------------------------------+ 
Path 74: MET Hold Check with Pin clk_r_REG421_S2/CK 
Endpoint:   clk_r_REG421_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG420_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.276
  Slack Time                    0.200
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG420_S1 | CK ^        |          |       |   0.009 |   -0.191 | 
     | clk_r_REG420_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.276 |    0.076 | 
     | clk_r_REG421_S2 | D ^         | DFFQX1TR | 0.000 |   0.276 |    0.076 | 
     +-----------------------------------------------------------------------+ 
Path 75: MET Hold Check with Pin clk_r_REG509_S2/CK 
Endpoint:   clk_r_REG509_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG508_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.281
  Slack Time                    0.204
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG508_S1 | CK ^        |          |       |   0.009 |   -0.195 | 
     | clk_r_REG508_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.281 |    0.076 | 
     | clk_r_REG509_S2 | D ^         | DFFQX1TR | 0.000 |   0.281 |    0.076 | 
     +-----------------------------------------------------------------------+ 
Path 76: MET Hold Check with Pin clk_r_REG333_S2/CK 
Endpoint:   clk_r_REG333_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG332_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.282
  Slack Time                    0.205
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG332_S1 | CK ^        |          |       |   0.009 |   -0.195 | 
     | clk_r_REG332_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.282 |    0.077 | 
     | clk_r_REG333_S2 | D ^         | DFFQX1TR | 0.000 |   0.282 |    0.077 | 
     +-----------------------------------------------------------------------+ 
Path 77: MET Hold Check with Pin clk_r_REG37_S2/CK 
Endpoint:   clk_r_REG37_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG36_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.333
  Slack Time                    0.251
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG36_S1 | CK ^        |          |       |   0.004 |   -0.247 | 
     | clk_r_REG36_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.243 |   0.247 |   -0.004 | 
     | U590           | A ^ -> Y ^  | AND2X1TR | 0.086 |   0.333 |    0.082 | 
     | clk_r_REG37_S2 | D ^         | DFFQX1TR | 0.000 |   0.333 |    0.082 | 
     +----------------------------------------------------------------------+ 
Path 78: MET Hold Check with Pin clk_r_REG64_S5/CK 
Endpoint:   clk_r_REG64_S5/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG63_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.339
  Slack Time                    0.261
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG63_S4 | CK ^        |           |       |   0.005 |   -0.256 | 
     | clk_r_REG63_S4 | CK ^ -> Q ^ | DFFQX1TR  | 0.241 |   0.246 |   -0.015 | 
     | U1710          | AN ^ -> Y ^ | NOR2BX1TR | 0.093 |   0.339 |    0.078 | 
     | clk_r_REG64_S5 | D ^         | DFFQX1TR  | 0.000 |   0.339 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 79: MET Hold Check with Pin clk_r_REG525_S2/CK 
Endpoint:   clk_r_REG525_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG524_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.360
  Slack Time                    0.266
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG524_S1 | CK ^        |           |       |   0.014 |   -0.252 | 
     | clk_r_REG524_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.256 |   0.270 |    0.005 | 
     | U1611           | AN ^ -> Y ^ | NOR2BX1TR | 0.090 |   0.360 |    0.094 | 
     | clk_r_REG525_S2 | D ^         | DFFHQX2TR | 0.000 |   0.360 |    0.094 | 
     +------------------------------------------------------------------------+ 
Path 80: MET Hold Check with Pin clk_r_REG229_S1/CK 
Endpoint:   clk_r_REG229_S1/D     (^) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__6_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.361
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.122
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__6_ ^ |           |       |   0.122 |   -0.149 | 
     | U279            | AN ^ -> Y ^             | NOR2BX1TR | 0.131 |   0.252 |   -0.018 | 
     | U1203           | A1 ^ -> Y ^             | AO22X1TR  | 0.109 |   0.361 |    0.091 | 
     | clk_r_REG229_S1 | D ^                     | DFFQX1TR  | 0.000 |   0.361 |    0.091 | 
     +------------------------------------------------------------------------------------+ 
Path 81: MET Hold Check with Pin clk_r_REG530_S1/CK 
Endpoint:   clk_r_REG530_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG550_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.353
  Slack Time                    0.271
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG550_S1 | CK ^        |           |       |   0.004 |   -0.267 | 
     | clk_r_REG550_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.255 |   0.259 |   -0.012 | 
     | U1693           | AN ^ -> Y ^ | NOR2BX1TR | 0.094 |   0.353 |    0.082 | 
     | clk_r_REG530_S1 | D ^         | DFFHQX2TR | 0.000 |   0.353 |    0.082 | 
     +------------------------------------------------------------------------+ 
Path 82: MET Hold Check with Pin clk_r_REG56_S2/CK 
Endpoint:   clk_r_REG56_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG55_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.351
  Slack Time                    0.271
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG55_S1 | CK ^        |          |       |   0.003 |   -0.268 | 
     | clk_r_REG55_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.250 |   0.253 |   -0.018 | 
     | U586           | A ^ -> Y ^  | AND2X1TR | 0.098 |   0.351 |    0.080 | 
     | clk_r_REG56_S2 | D ^         | DFFQX1TR | 0.000 |   0.351 |    0.080 | 
     +----------------------------------------------------------------------+ 
Path 83: MET Hold Check with Pin clk_r_REG62_S3/CK 
Endpoint:   clk_r_REG62_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG61_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.353
  Slack Time                    0.271
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG61_S2 | CK ^        |          |       |   0.003 |   -0.268 | 
     | clk_r_REG61_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.268 |   -0.004 | 
     | U600           | A ^ -> Y ^  | AND2X1TR | 0.086 |   0.353 |    0.082 | 
     | clk_r_REG62_S3 | D ^         | DFFQX1TR | 0.000 |   0.353 |    0.082 | 
     +----------------------------------------------------------------------+ 
Path 84: MET Hold Check with Pin clk_r_REG57_S3/CK 
Endpoint:   clk_r_REG57_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG56_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.355
  Slack Time                    0.272
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG56_S2 | CK ^        |          |       |   0.003 |   -0.268 | 
     | clk_r_REG56_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.267 |   -0.004 | 
     | U598           | A ^ -> Y ^  | AND2X1TR | 0.087 |   0.355 |    0.083 | 
     | clk_r_REG57_S3 | D ^         | DFFQX1TR | 0.000 |   0.355 |    0.083 | 
     +----------------------------------------------------------------------+ 
Path 85: MET Hold Check with Pin clk_r_REG58_S4/CK 
Endpoint:   clk_r_REG58_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG57_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.350
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG57_S3 | CK ^        |           |       |   0.005 |   -0.269 | 
     | clk_r_REG57_S3 | CK ^ -> Q ^ | DFFQX1TR  | 0.246 |   0.251 |   -0.023 | 
     | U1711          | AN ^ -> Y ^ | NOR2BX1TR | 0.099 |   0.350 |    0.076 | 
     | clk_r_REG58_S4 | D ^         | DFFQX1TR  | 0.000 |   0.350 |    0.076 | 
     +-----------------------------------------------------------------------+ 
Path 86: MET Hold Check with Pin clk_r_REG52_S4/CK 
Endpoint:   clk_r_REG52_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG51_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.348
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG51_S3 | CK ^        |           |       |   0.003 |   -0.271 | 
     | clk_r_REG51_S3 | CK ^ -> Q ^ | DFFQX1TR  | 0.242 |   0.245 |   -0.029 | 
     | U1712          | AN ^ -> Y ^ | NOR2BX1TR | 0.103 |   0.348 |    0.074 | 
     | clk_r_REG52_S4 | D ^         | DFFQX1TR  | 0.000 |   0.348 |    0.074 | 
     +-----------------------------------------------------------------------+ 
Path 87: MET Hold Check with Pin clk_r_REG50_S2/CK 
Endpoint:   clk_r_REG50_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG49_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.359
  Slack Time                    0.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG49_S1 | CK ^        |          |       |   0.003 |   -0.276 | 
     | clk_r_REG49_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.262 |   -0.016 | 
     | U587           | A ^ -> Y ^  | AND2X1TR | 0.096 |   0.359 |    0.080 | 
     | clk_r_REG50_S2 | D ^         | DFFQX1TR | 0.000 |   0.359 |    0.080 | 
     +----------------------------------------------------------------------+ 
Path 88: MET Hold Check with Pin clk_r_REG43_S2/CK 
Endpoint:   clk_r_REG43_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG42_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.357
  Slack Time                    0.279
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG42_S1 | CK ^        |           |       |   0.004 |   -0.274 | 
     | clk_r_REG42_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.252 |   0.256 |   -0.023 | 
     | U1485          | AN ^ -> Y ^ | NOR2BX1TR | 0.101 |   0.357 |    0.078 | 
     | clk_r_REG43_S2 | D ^         | DFFQX1TR  | 0.000 |   0.357 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 89: MET Hold Check with Pin clk_r_REG63_S4/CK 
Endpoint:   clk_r_REG63_S4/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG62_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.363
  Slack Time                    0.281
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG62_S3 | CK ^        |          |       |   0.003 |   -0.278 | 
     | clk_r_REG62_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.268 |   -0.013 | 
     | U599           | A ^ -> Y ^  | AND2X1TR | 0.095 |   0.363 |    0.082 | 
     | clk_r_REG63_S4 | D ^         | DFFQX1TR | 0.000 |   0.363 |    0.082 | 
     +----------------------------------------------------------------------+ 
Path 90: MET Hold Check with Pin clk_r_REG550_S1/CK 
Endpoint:   clk_r_REG550_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG550_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.365
  Slack Time                    0.284
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG550_S1 | CK ^        |          |       |   0.004 |   -0.280 | 
     | clk_r_REG550_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.255 |   0.259 |   -0.025 | 
     | U545            | B1 ^ -> Y ^ | AO22X1TR | 0.106 |   0.365 |    0.082 | 
     | clk_r_REG550_S1 | D ^         | DFFQX1TR | 0.000 |   0.365 |    0.082 | 
     +-----------------------------------------------------------------------+ 
Path 91: MET Hold Check with Pin clk_r_REG207_S1/CK 
Endpoint:   clk_r_REG207_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG207_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.374
  Slack Time                    0.285
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG207_S1 | CK ^        |          |       |   0.010 |   -0.276 | 
     | clk_r_REG207_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.267 |   -0.019 | 
     | U1233           | B1 ^ -> Y ^ | AO22X1TR | 0.107 |   0.374 |    0.088 | 
     | clk_r_REG207_S1 | D ^         | DFFQX1TR | 0.000 |   0.374 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 92: MET Hold Check with Pin clk_r_REG383_S1/CK 
Endpoint:   clk_r_REG383_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG383_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.374
  Slack Time                    0.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG383_S1 | CK ^        |          |       |   0.010 |   -0.276 | 
     | clk_r_REG383_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.258 |   0.268 |   -0.018 | 
     | U1357           | B1 ^ -> Y ^ | AO22X1TR | 0.106 |   0.374 |    0.088 | 
     | clk_r_REG383_S1 | D ^         | DFFQX1TR | 0.000 |   0.374 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 93: MET Hold Check with Pin clk_r_REG526_S2/CK 
Endpoint:   clk_r_REG526_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG523_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.375
  Slack Time                    0.287
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG523_S1 | CK ^        |           |       |   0.009 |   -0.277 | 
     | clk_r_REG523_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.276 |   -0.011 | 
     | U1570           | AN ^ -> Y ^ | NOR2BX1TR | 0.099 |   0.375 |    0.088 | 
     | clk_r_REG526_S2 | D ^         | DFFHQX2TR | 0.000 |   0.375 |    0.088 | 
     +------------------------------------------------------------------------+ 
Path 94: MET Hold Check with Pin clk_r_REG51_S3/CK 
Endpoint:   clk_r_REG51_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG50_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.369
  Slack Time                    0.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG50_S2 | CK ^        |          |       |   0.003 |   -0.285 | 
     | clk_r_REG50_S2 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.273 |   -0.015 | 
     | U597           | A ^ -> Y ^  | AND2X1TR | 0.096 |   0.369 |    0.081 | 
     | clk_r_REG51_S3 | D ^         | DFFQX1TR | 0.000 |   0.369 |    0.081 | 
     +----------------------------------------------------------------------+ 
Path 95: MET Hold Check with Pin clk_r_REG463_S1/CK 
Endpoint:   clk_r_REG463_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG463_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.367
  Slack Time                    0.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG463_S1 | CK ^        |          |       |   0.001 |   -0.287 | 
     | clk_r_REG463_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.258 |   -0.030 | 
     | U1372           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.367 |    0.079 | 
     | clk_r_REG463_S1 | D ^         | DFFQX1TR | 0.000 |   0.367 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 96: MET Hold Check with Pin clk_r_REG376_S1/CK 
Endpoint:   clk_r_REG376_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG376_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.370
  Slack Time                    0.288
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG376_S1 | CK ^        |          |       |   0.004 |   -0.285 | 
     | clk_r_REG376_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.256 |   0.260 |   -0.028 | 
     | U211            | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.370 |    0.081 | 
     | clk_r_REG376_S1 | D ^         | DFFQX1TR | 0.000 |   0.370 |    0.081 | 
     +-----------------------------------------------------------------------+ 
Path 97: MET Hold Check with Pin clk_r_REG529_S1/CK 
Endpoint:   clk_r_REG529_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG549_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.367
  Slack Time                    0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG549_S1 | CK ^        |           |       |  -0.000 |   -0.290 | 
     | clk_r_REG549_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.268 |   0.267 |   -0.022 | 
     | U1652           | AN ^ -> Y ^ | NOR2BX1TR | 0.100 |   0.367 |    0.078 | 
     | clk_r_REG529_S1 | D ^         | DFFHQX2TR | 0.000 |   0.367 |    0.078 | 
     +------------------------------------------------------------------------+ 
Path 98: MET Hold Check with Pin clk_r_REG524_S1/CK 
Endpoint:   clk_r_REG524_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG524_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.381
  Slack Time                    0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG524_S1 | CK ^        |          |       |   0.014 |   -0.276 | 
     | clk_r_REG524_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.256 |   0.270 |   -0.019 | 
     | U1433           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.381 |    0.092 | 
     | clk_r_REG524_S1 | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 99: MET Hold Check with Pin clk_r_REG288_S1/CK 
Endpoint:   clk_r_REG288_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG288_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.371
  Slack Time                    0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG288_S1 | CK ^        |          |       |   0.004 |   -0.286 | 
     | clk_r_REG288_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.255 |   0.258 |   -0.032 | 
     | U547            | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.371 |    0.081 | 
     | clk_r_REG288_S1 | D ^         | DFFQX1TR | 0.000 |   0.371 |    0.081 | 
     +-----------------------------------------------------------------------+ 
Path 100: MET Hold Check with Pin clk_r_REG464_S1/CK 
Endpoint:   clk_r_REG464_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG464_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.378
  Slack Time                    0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG464_S1 | CK ^        |          |       |   0.009 |   -0.281 | 
     | clk_r_REG464_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.267 |   -0.024 | 
     | U550            | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.378 |    0.087 | 
     | clk_r_REG464_S1 | D ^         | DFFQX1TR | 0.000 |   0.378 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 101: MET Hold Check with Pin clk_r_REG200_S1/CK 
Endpoint:   clk_r_REG200_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG200_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.372
  Slack Time                    0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG200_S1 | CK ^        |          |       |   0.004 |   -0.287 | 
     | clk_r_REG200_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.263 |   -0.028 | 
     | U576            | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.372 |    0.081 | 
     | clk_r_REG200_S1 | D ^         | DFFQX1TR | 0.000 |   0.372 |    0.081 | 
     +-----------------------------------------------------------------------+ 
Path 102: MET Hold Check with Pin clk_r_REG357_S1/CK 
Endpoint:   clk_r_REG357_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG357_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.369
  Slack Time                    0.291
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG357_S1 | CK ^        |          |       |  -0.001 |   -0.292 | 
     | clk_r_REG357_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.260 |   -0.032 | 
     | U1323           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.369 |    0.077 | 
     | clk_r_REG357_S1 | D ^         | DFFQX1TR | 0.000 |   0.369 |    0.077 | 
     +-----------------------------------------------------------------------+ 
Path 103: MET Hold Check with Pin clk_r_REG273_S1/CK 
Endpoint:   clk_r_REG273_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__5_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.398
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.113
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__5_ v |           |       |   0.113 |   -0.179 | 
     | U282            | AN v -> Y v             | NOR2BX2TR | 0.119 |   0.233 |   -0.060 | 
     | U1234           | A1 v -> Y v             | AO22X1TR  | 0.166 |   0.398 |    0.106 | 
     | clk_r_REG273_S1 | D v                     | DFFQX1TR  | 0.000 |   0.398 |    0.106 | 
     +------------------------------------------------------------------------------------+ 
Path 104: MET Hold Check with Pin clk_r_REG331_S1/CK 
Endpoint:   clk_r_REG331_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG331_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.372
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG331_S1 | CK ^        |          |       |   0.001 |   -0.291 | 
     | clk_r_REG331_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.264 |   -0.029 | 
     | U1279           | B1 ^ -> Y ^ | AO22X1TR | 0.108 |   0.372 |    0.079 | 
     | clk_r_REG331_S1 | D ^         | DFFQX1TR | 0.000 |   0.372 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 105: MET Hold Check with Pin clk_r_REG244_S1/CK 
Endpoint:   clk_r_REG244_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG244_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.382
  Slack Time                    0.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG244_S1 | CK ^        |          |       |   0.011 |   -0.283 | 
     | clk_r_REG244_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.272 |   -0.021 | 
     | U546            | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.382 |    0.089 | 
     | clk_r_REG244_S1 | D ^         | DFFQX1TR | 0.000 |   0.382 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 106: MET Hold Check with Pin clk_r_REG401_S1/CK 
Endpoint:   clk_r_REG401_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG401_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.371
  Slack Time                    0.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG401_S1 | CK ^        |          |       |   0.000 |   -0.293 | 
     | clk_r_REG401_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.259 |   -0.035 | 
     | U1354           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.371 |    0.078 | 
     | clk_r_REG401_S1 | D ^         | DFFQX1TR | 0.000 |   0.371 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 107: MET Hold Check with Pin clk_r_REG181_S1/CK 
Endpoint:   clk_r_REG181_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG181_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.386
  Slack Time                    0.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG181_S1 | CK ^        |          |       |   0.014 |   -0.280 | 
     | clk_r_REG181_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.273 |   -0.021 | 
     | U1197           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.386 |    0.092 | 
     | clk_r_REG181_S1 | D ^         | DFFQX1TR | 0.000 |   0.386 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 108: MET Hold Check with Pin clk_r_REG507_S1/CK 
Endpoint:   clk_r_REG507_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG507_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.371
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG507_S1 | CK ^        |          |       |  -0.001 |   -0.296 | 
     | clk_r_REG507_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.259 |   -0.036 | 
     | U1403           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.371 |    0.076 | 
     | clk_r_REG507_S1 | D ^         | DFFQX1TR | 0.000 |   0.371 |    0.076 | 
     +-----------------------------------------------------------------------+ 
Path 109: MET Hold Check with Pin clk_r_REG199_S1/CK 
Endpoint:   clk_r_REG199_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG199_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.373
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG199_S1 | CK ^        |          |       |   0.001 |   -0.294 | 
     | clk_r_REG199_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.264 |   -0.031 | 
     | U1173           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.373 |    0.079 | 
     | clk_r_REG199_S1 | D ^         | DFFQX1TR | 0.000 |   0.373 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 110: MET Hold Check with Pin clk_r_REG171_S1/CK 
Endpoint:   clk_r_REG171_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__7_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.400
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.113
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__7_ v |           |       |   0.113 |   -0.182 | 
     | U1148           | AN v -> Y v             | NOR2BX2TR | 0.121 |   0.235 |   -0.060 | 
     | U578            | A1 v -> Y v             | AO22X1TR  | 0.166 |   0.400 |    0.106 | 
     | clk_r_REG171_S1 | D v                     | DFFQX1TR  | 0.000 |   0.400 |    0.106 | 
     +------------------------------------------------------------------------------------+ 
Path 111: MET Hold Check with Pin clk_r_REG375_S1/CK 
Endpoint:   clk_r_REG375_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG375_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.374
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG375_S1 | CK ^        |          |       |   0.001 |   -0.294 | 
     | clk_r_REG375_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.259 |   0.260 |   -0.035 | 
     | U1310           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.374 |    0.079 | 
     | clk_r_REG375_S1 | D ^         | DFFQX1TR | 0.000 |   0.374 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 112: MET Hold Check with Pin clk_r_REG263_S1/CK 
Endpoint:   clk_r_REG263_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__5_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.400
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.113
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__5_ v |           |       |   0.113 |   -0.182 | 
     | U282            | AN v -> Y v             | NOR2BX2TR | 0.119 |   0.233 |   -0.062 | 
     | U1255           | A1 v -> Y v             | AO22X1TR  | 0.167 |   0.400 |    0.105 | 
     | clk_r_REG263_S1 | D v                     | DFFQX1TR  | 0.000 |   0.400 |    0.105 | 
     +------------------------------------------------------------------------------------+ 
Path 113: MET Hold Check with Pin clk_r_REG329_S1/CK 
Endpoint:   clk_r_REG329_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG329_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.385
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG329_S1 | CK ^        |          |       |   0.011 |   -0.284 | 
     | clk_r_REG329_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.276 |   -0.019 | 
     | U1277           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.385 |    0.089 | 
     | clk_r_REG329_S1 | D ^         | DFFQX1TR | 0.000 |   0.385 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 114: MET Hold Check with Pin clk_r_REG419_S1/CK 
Endpoint:   clk_r_REG419_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG419_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.374
  Slack Time                    0.295
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG419_S1 | CK ^        |          |       |   0.001 |   -0.295 | 
     | clk_r_REG419_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.262 |   -0.033 | 
     | U1341           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.374 |    0.079 | 
     | clk_r_REG419_S1 | D ^         | DFFQX1TR | 0.000 |   0.374 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 115: MET Hold Check with Pin clk_r_REG251_S1/CK 
Endpoint:   clk_r_REG251_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG251_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.384
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG251_S1 | CK ^        |          |       |   0.010 |   -0.286 | 
     | clk_r_REG251_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.273 |   -0.023 | 
     | U1264           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.384 |    0.088 | 
     | clk_r_REG251_S1 | D ^         | DFFQX1TR | 0.000 |   0.384 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 116: MET Hold Check with Pin clk_r_REG235_S1/CK 
Endpoint:   clk_r_REG235_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG235_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.385
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG235_S1 | CK ^        |          |       |   0.011 |   -0.285 | 
     | clk_r_REG235_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.275 |   -0.021 | 
     | U1209           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.385 |    0.089 | 
     | clk_r_REG235_S1 | D ^         | DFFQX1TR | 0.000 |   0.385 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 117: MET Hold Check with Pin clk_r_REG163_S1/CK 
Endpoint:   clk_r_REG163_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG163_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.383
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG163_S1 | CK ^        |          |       |   0.010 |   -0.286 | 
     | clk_r_REG163_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.257 |   0.267 |   -0.029 | 
     | U1202           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.383 |    0.087 | 
     | clk_r_REG163_S1 | D ^         | DFFQX1TR | 0.000 |   0.383 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 118: MET Hold Check with Pin clk_r_REG495_S1/CK 
Endpoint:   clk_r_REG495_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG495_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.385
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG495_S1 | CK ^        |          |       |   0.012 |   -0.284 | 
     | clk_r_REG495_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.258 |   0.270 |   -0.026 | 
     | U1391           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.385 |    0.089 | 
     | clk_r_REG495_S1 | D ^         | DFFQX1TR | 0.000 |   0.385 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 119: MET Hold Check with Pin clk_r_REG374_S1/CK 
Endpoint:   clk_r_REG374_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG374_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.387
  Slack Time                    0.296
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG374_S1 | CK ^        |          |       |   0.012 |   -0.285 | 
     | clk_r_REG374_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.017 | 
     | U1309           | B1 ^ -> Y ^ | AO22X1TR | 0.107 |   0.387 |    0.090 | 
     | clk_r_REG374_S1 | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 120: MET Hold Check with Pin clk_r_REG269_S1/CK 
Endpoint:   clk_r_REG269_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG269_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.389
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG269_S1 | CK ^        |          |       |   0.014 |   -0.283 | 
     | clk_r_REG269_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.275 |   -0.022 | 
     | U1261           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.389 |    0.092 | 
     | clk_r_REG269_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 121: MET Hold Check with Pin clk_r_REG459_S1/CK 
Endpoint:   clk_r_REG459_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG459_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.376
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG459_S1 | CK ^        |          |       |   0.001 |   -0.296 | 
     | clk_r_REG459_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.267 |   -0.030 | 
     | U1368           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.376 |    0.079 | 
     | clk_r_REG459_S1 | D ^         | DFFQX1TR | 0.000 |   0.376 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 122: MET Hold Check with Pin clk_r_REG546_S1/CK 
Endpoint:   clk_r_REG546_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG546_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.376
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG546_S1 | CK ^        |          |       |   0.001 |   -0.296 | 
     | clk_r_REG546_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.265 |   -0.033 | 
     | U1441           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.376 |    0.079 | 
     | clk_r_REG546_S1 | D ^         | DFFQX1TR | 0.000 |   0.376 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 123: MET Hold Check with Pin clk_r_REG243_S1/CK 
Endpoint:   clk_r_REG243_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG243_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.377
  Slack Time                    0.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG243_S1 | CK ^        |          |       |   0.001 |   -0.296 | 
     | clk_r_REG243_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.264 |   -0.033 | 
     | U1217           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.377 |    0.079 | 
     | clk_r_REG243_S1 | D ^         | DFFQX1TR | 0.000 |   0.377 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 124: MET Hold Check with Pin clk_r_REG274_S1/CK 
Endpoint:   clk_r_REG274_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__5_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.403
  Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.113
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__5_ v |           |       |   0.113 |   -0.184 | 
     | U282            | AN v -> Y v             | NOR2BX2TR | 0.119 |   0.233 |   -0.065 | 
     | U1235           | A1 v -> Y v             | AO22X1TR  | 0.170 |   0.403 |    0.105 | 
     | clk_r_REG274_S1 | D v                     | DFFQX1TR  | 0.000 |   0.403 |    0.105 | 
     +------------------------------------------------------------------------------------+ 
Path 125: MET Hold Check with Pin clk_r_REG536_S1/CK 
Endpoint:   clk_r_REG536_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG536_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.387
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG536_S1 | CK ^        |          |       |   0.011 |   -0.286 | 
     | clk_r_REG536_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.276 |   -0.022 | 
     | U1448           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.387 |    0.089 | 
     | clk_r_REG536_S1 | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 126: MET Hold Check with Pin clk_r_REG176_S1/CK 
Endpoint:   clk_r_REG176_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__7_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.106
  Arrival Time                  0.404
  Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.113
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__7_ v |           |       |   0.113 |   -0.185 | 
     | U1148           | AN v -> Y v             | NOR2BX2TR | 0.121 |   0.235 |   -0.063 | 
     | U1190           | A1 v -> Y v             | AO22X1TR  | 0.169 |   0.404 |    0.106 | 
     | clk_r_REG176_S1 | D v                     | DFFQX1TR  | 0.000 |   0.404 |    0.106 | 
     +------------------------------------------------------------------------------------+ 
Path 127: MET Hold Check with Pin clk_r_REG306_S1/CK 
Endpoint:   clk_r_REG306_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG306_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.389
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG306_S1 | CK ^        |          |       |   0.012 |   -0.286 | 
     | clk_r_REG306_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.280 |   -0.019 | 
     | U1285           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.389 |    0.091 | 
     | clk_r_REG306_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 128: MET Hold Check with Pin clk_r_REG301_S1/CK 
Endpoint:   clk_r_REG301_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG301_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.390
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG301_S1 | CK ^        |          |       |   0.014 |   -0.285 | 
     | clk_r_REG301_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.280 |   -0.018 | 
     | U1282           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.390 |    0.092 | 
     | clk_r_REG301_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 129: MET Hold Check with Pin clk_r_REG444_S1/CK 
Endpoint:   clk_r_REG444_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG444_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.377
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG444_S1 | CK ^        |          |       |   0.001 |   -0.298 | 
     | clk_r_REG444_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.265 |   -0.033 | 
     | U1384           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.377 |    0.078 | 
     | clk_r_REG444_S1 | D ^         | DFFQX1TR | 0.000 |   0.377 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 130: MET Hold Check with Pin clk_r_REG436_S1/CK 
Endpoint:   clk_r_REG436_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG436_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.389
  Slack Time                    0.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG436_S1 | CK ^        |          |       |   0.012 |   -0.286 | 
     | clk_r_REG436_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.278 |   -0.020 | 
     | U1377           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.389 |    0.091 | 
     | clk_r_REG436_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 131: MET Hold Check with Pin clk_r_REG313_S1/CK 
Endpoint:   clk_r_REG313_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG313_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.375
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG313_S1 | CK ^        |          |       |  -0.000 |   -0.299 | 
     | clk_r_REG313_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.261 |   -0.038 | 
     | U1292           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.375 |    0.077 | 
     | clk_r_REG313_S1 | D ^         | DFFQX1TR | 0.000 |   0.375 |    0.077 | 
     +-----------------------------------------------------------------------+ 
Path 132: MET Hold Check with Pin clk_r_REG219_S1/CK 
Endpoint:   clk_r_REG219_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG219_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.390
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG219_S1 | CK ^        |          |       |   0.013 |   -0.285 | 
     | clk_r_REG219_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.277 |   -0.021 | 
     | U1224           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.390 |    0.091 | 
     | clk_r_REG219_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 133: MET Hold Check with Pin clk_r_REG392_S1/CK 
Endpoint:   clk_r_REG392_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG392_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.388
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG392_S1 | CK ^        |          |       |   0.012 |   -0.286 | 
     | clk_r_REG392_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.275 |   -0.023 | 
     | U1346           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.388 |    0.090 | 
     | clk_r_REG392_S1 | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 134: MET Hold Check with Pin clk_r_REG338_S1/CK 
Endpoint:   clk_r_REG338_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG338_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.388
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG338_S1 | CK ^        |          |       |   0.011 |   -0.287 | 
     | clk_r_REG338_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.276 |   -0.023 | 
     | U1325           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.388 |    0.089 | 
     | clk_r_REG338_S1 | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 135: MET Hold Check with Pin clk_r_REG489_S1/CK 
Endpoint:   clk_r_REG489_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG489_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.391
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG489_S1 | CK ^        |          |       |   0.014 |   -0.285 | 
     | clk_r_REG489_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.279 |   -0.020 | 
     | U1416           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.391 |    0.092 | 
     | clk_r_REG489_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 136: MET Hold Check with Pin clk_r_REG535_S1/CK 
Endpoint:   clk_r_REG535_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG535_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.389
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG535_S1 | CK ^        |          |       |   0.011 |   -0.288 | 
     | clk_r_REG535_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.279 |   -0.020 | 
     | U1447           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.389 |    0.090 | 
     | clk_r_REG535_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 137: MET Hold Check with Pin clk_r_REG548_S1/CK 
Endpoint:   clk_r_REG548_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG548_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.388
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG548_S1 | CK ^        |          |       |   0.011 |   -0.288 | 
     | clk_r_REG548_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.275 |   -0.024 | 
     | U1443           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.388 |    0.089 | 
     | clk_r_REG548_S1 | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 138: MET Hold Check with Pin clk_r_REG196_S1/CK 
Endpoint:   clk_r_REG196_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG196_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.378
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG196_S1 | CK ^        |          |       |   0.001 |   -0.298 | 
     | clk_r_REG196_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.267 |   -0.032 | 
     | U1168           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.378 |    0.079 | 
     | clk_r_REG196_S1 | D ^         | DFFQX1TR | 0.000 |   0.378 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 139: MET Hold Check with Pin clk_r_REG265_S1/CK 
Endpoint:   clk_r_REG265_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG265_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.389
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG265_S1 | CK ^        |          |       |   0.012 |   -0.287 | 
     | clk_r_REG265_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.279 |   -0.020 | 
     | U1257           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.389 |    0.090 | 
     | clk_r_REG265_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 140: MET Hold Check with Pin clk_r_REG322_S1/CK 
Endpoint:   clk_r_REG322_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG322_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.388
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG322_S1 | CK ^        |          |       |   0.011 |   -0.288 | 
     | clk_r_REG322_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.275 |   -0.024 | 
     | U1270           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.388 |    0.089 | 
     | clk_r_REG322_S1 | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 141: MET Hold Check with Pin clk_r_REG295_S1/CK 
Endpoint:   clk_r_REG295_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG295_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.387
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG295_S1 | CK ^        |          |       |   0.010 |   -0.290 | 
     | clk_r_REG295_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.276 |   -0.023 | 
     | U1295           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.387 |    0.088 | 
     | clk_r_REG295_S1 | D ^         | DFFQX1TR | 0.000 |   0.387 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 142: MET Hold Check with Pin clk_r_REG528_S1/CK 
Endpoint:   clk_r_REG528_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG528_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.389
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG528_S1 | CK ^        |          |       |   0.012 |   -0.287 | 
     | clk_r_REG528_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.276 |   -0.023 | 
     | U1423           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.389 |    0.090 | 
     | clk_r_REG528_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 143: MET Hold Check with Pin clk_r_REG498_S1/CK 
Endpoint:   clk_r_REG498_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG498_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.388
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG498_S1 | CK ^        |          |       |   0.011 |   -0.288 | 
     | clk_r_REG498_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.277 |   -0.022 | 
     | U1394           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.388 |    0.089 | 
     | clk_r_REG498_S1 | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 144: MET Hold Check with Pin clk_r_REG449_S1/CK 
Endpoint:   clk_r_REG449_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG449_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.390
  Slack Time                    0.299
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG449_S1 | CK ^        |          |       |   0.012 |   -0.287 | 
     | clk_r_REG449_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.276 |   -0.024 | 
     | U1358           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.390 |    0.090 | 
     | clk_r_REG449_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 145: MET Hold Check with Pin clk_r_REG394_S1/CK 
Endpoint:   clk_r_REG394_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG394_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.390
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG394_S1 | CK ^        |          |       |   0.012 |   -0.288 | 
     | clk_r_REG394_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.283 |   -0.016 | 
     | U1347           | B1 ^ -> Y ^ | AO22X1TR | 0.107 |   0.390 |    0.091 | 
     | clk_r_REG394_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 146: MET Hold Check with Pin clk_r_REG228_S2/CK 
Endpoint:   clk_r_REG228_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG221_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.389
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG221_S1 | CK ^        |           |       |   0.012 |   -0.288 | 
     | clk_r_REG221_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.264 |   0.277 |   -0.023 | 
     | U1581           | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.323 |    0.023 | 
     | U1585           | A v -> Y ^  | NAND4X1TR | 0.066 |   0.389 |    0.089 | 
     | clk_r_REG228_S2 | D ^         | DFFQX1TR  | 0.000 |   0.389 |    0.089 | 
     +------------------------------------------------------------------------+ 
Path 147: MET Hold Check with Pin clk_r_REG517_S1/CK 
Endpoint:   clk_r_REG517_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG517_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.390
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG517_S1 | CK ^        |          |       |   0.012 |   -0.288 | 
     | clk_r_REG517_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.278 |   -0.022 | 
     | U217            | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.390 |    0.090 | 
     | clk_r_REG517_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 148: MET Hold Check with Pin clk_r_REG540_S1/CK 
Endpoint:   clk_r_REG540_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG540_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.391
  Slack Time                    0.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG540_S1 | CK ^        |          |       |   0.012 |   -0.288 | 
     | clk_r_REG540_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.020 | 
     | U1435           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.391 |    0.091 | 
     | clk_r_REG540_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 149: MET Hold Check with Pin clk_r_REG381_S1/CK 
Endpoint:   clk_r_REG381_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG381_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.392
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG381_S1 | CK ^        |          |       |   0.014 |   -0.287 | 
     | clk_r_REG381_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.278 |   -0.023 | 
     | U1355           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.392 |    0.092 | 
     | clk_r_REG381_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 150: MET Hold Check with Pin clk_r_REG260_S1/CK 
Endpoint:   clk_r_REG260_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__5_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.405
  Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.113
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__5_ v |           |       |   0.113 |   -0.187 | 
     | U282            | AN v -> Y v             | NOR2BX2TR | 0.119 |   0.233 |   -0.068 | 
     | U1253           | A1 v -> Y v             | AO22X1TR  | 0.173 |   0.405 |    0.105 | 
     | clk_r_REG260_S1 | D v                     | DFFQX1TR  | 0.000 |   0.405 |    0.105 | 
     +------------------------------------------------------------------------------------+ 
Path 151: MET Hold Check with Pin clk_r_REG221_S1/CK 
Endpoint:   clk_r_REG221_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG221_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.391
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG221_S1 | CK ^        |          |       |   0.012 |   -0.288 | 
     | clk_r_REG221_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.277 |   -0.024 | 
     | U1226           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.391 |    0.090 | 
     | clk_r_REG221_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 152: MET Hold Check with Pin clk_r_REG499_S1/CK 
Endpoint:   clk_r_REG499_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG499_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.390
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG499_S1 | CK ^        |          |       |   0.011 |   -0.289 | 
     | clk_r_REG499_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.277 |   -0.023 | 
     | U1395           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.390 |    0.089 | 
     | clk_r_REG499_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 153: MET Hold Check with Pin clk_r_REG187_S1/CK 
Endpoint:   clk_r_REG187_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG187_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.392
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG187_S1 | CK ^        |          |       |   0.012 |   -0.288 | 
     | clk_r_REG187_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.020 | 
     | U1152           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.392 |    0.091 | 
     | clk_r_REG187_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 154: MET Hold Check with Pin clk_r_REG231_S1/CK 
Endpoint:   clk_r_REG231_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG231_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.391
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG231_S1 | CK ^        |          |       |   0.012 |   -0.288 | 
     | clk_r_REG231_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.277 |   -0.024 | 
     | U1205           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.391 |    0.090 | 
     | clk_r_REG231_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 155: MET Hold Check with Pin clk_r_REG311_S1/CK 
Endpoint:   clk_r_REG311_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG311_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.391
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG311_S1 | CK ^        |          |       |   0.012 |   -0.288 | 
     | clk_r_REG311_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.280 |   -0.021 | 
     | U1290           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.391 |    0.091 | 
     | clk_r_REG311_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 156: MET Hold Check with Pin clk_r_REG537_S1/CK 
Endpoint:   clk_r_REG537_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG537_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.391
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG537_S1 | CK ^        |          |       |   0.012 |   -0.289 | 
     | clk_r_REG537_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.276 |   -0.025 | 
     | U1449           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.391 |    0.090 | 
     | clk_r_REG537_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 157: MET Hold Check with Pin clk_r_REG292_S1/CK 
Endpoint:   clk_r_REG292_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG292_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.380
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG292_S1 | CK ^        |          |       |   0.001 |   -0.300 | 
     | clk_r_REG292_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.271 |   -0.030 | 
     | U556            | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.380 |    0.079 | 
     | clk_r_REG292_S1 | D ^         | DFFQX1TR | 0.000 |   0.380 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 158: MET Hold Check with Pin clk_r_REG195_S1/CK 
Endpoint:   clk_r_REG195_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG195_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.380
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG195_S1 | CK ^        |          |       |   0.001 |   -0.300 | 
     | clk_r_REG195_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.269 |   -0.032 | 
     | U1167           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.380 |    0.079 | 
     | clk_r_REG195_S1 | D ^         | DFFQX1TR | 0.000 |   0.380 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 159: MET Hold Check with Pin clk_r_REG167_S1/CK 
Endpoint:   clk_r_REG167_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG167_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.390
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG167_S1 | CK ^        |          |       |   0.010 |   -0.291 | 
     | clk_r_REG167_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.277 |   -0.024 | 
     | U577            | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.390 |    0.088 | 
     | clk_r_REG167_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 160: MET Hold Check with Pin clk_r_REG527_S1/CK 
Endpoint:   clk_r_REG527_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG527_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.391
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG527_S1 | CK ^        |          |       |   0.012 |   -0.289 | 
     | clk_r_REG527_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.021 | 
     | U1422           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.391 |    0.090 | 
     | clk_r_REG527_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 161: MET Hold Check with Pin clk_r_REG487_S1/CK 
Endpoint:   clk_r_REG487_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG487_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.391
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG487_S1 | CK ^        |          |       |   0.012 |   -0.289 | 
     | clk_r_REG487_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.279 |   -0.022 | 
     | U1414           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.391 |    0.090 | 
     | clk_r_REG487_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 162: MET Hold Check with Pin clk_r_REG326_S1/CK 
Endpoint:   clk_r_REG326_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG326_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.391
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG326_S1 | CK ^        |          |       |   0.012 |   -0.289 | 
     | clk_r_REG326_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.278 |   -0.023 | 
     | U1274           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.391 |    0.090 | 
     | clk_r_REG326_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 163: MET Hold Check with Pin clk_r_REG309_S1/CK 
Endpoint:   clk_r_REG309_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG309_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.392
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG309_S1 | CK ^        |          |       |   0.012 |   -0.289 | 
     | clk_r_REG309_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.021 | 
     | U1288           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.392 |    0.090 | 
     | clk_r_REG309_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 164: MET Hold Check with Pin clk_r_REG433_S1/CK 
Endpoint:   clk_r_REG433_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG433_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.393
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG433_S1 | CK ^        |          |       |   0.013 |   -0.288 | 
     | clk_r_REG433_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.279 |   -0.022 | 
     | U1375           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.393 |    0.091 | 
     | clk_r_REG433_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 165: MET Hold Check with Pin clk_r_REG205_S1/CK 
Endpoint:   clk_r_REG205_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG205_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.389
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG205_S1 | CK ^        |          |       |   0.010 |   -0.291 | 
     | clk_r_REG205_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.276 |   -0.026 | 
     | U1231           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.389 |    0.088 | 
     | clk_r_REG205_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 166: MET Hold Check with Pin clk_r_REG504_S1/CK 
Endpoint:   clk_r_REG504_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG504_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.380
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG504_S1 | CK ^        |          |       |   0.001 |   -0.300 | 
     | clk_r_REG504_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.270 |   -0.032 | 
     | U1400           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.380 |    0.079 | 
     | clk_r_REG504_S1 | D ^         | DFFQX1TR | 0.000 |   0.380 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 167: MET Hold Check with Pin clk_r_REG312_S1/CK 
Endpoint:   clk_r_REG312_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG312_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.380
  Slack Time                    0.301
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG312_S1 | CK ^        |          |       |   0.001 |   -0.300 | 
     | clk_r_REG312_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.265 |   0.266 |   -0.035 | 
     | U1291           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.380 |    0.078 | 
     | clk_r_REG312_S1 | D ^         | DFFQX1TR | 0.000 |   0.380 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 168: MET Hold Check with Pin clk_r_REG534_S1/CK 
Endpoint:   clk_r_REG534_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG534_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.391
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG534_S1 | CK ^        |          |       |   0.011 |   -0.290 | 
     | clk_r_REG534_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.277 |   -0.024 | 
     | U1446           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.391 |    0.089 | 
     | clk_r_REG534_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 169: MET Hold Check with Pin clk_r_REG287_S1/CK 
Endpoint:   clk_r_REG287_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG287_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.380
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG287_S1 | CK ^        |          |       |   0.001 |   -0.301 | 
     | clk_r_REG287_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.262 |   0.263 |   -0.038 | 
     | U1248           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.380 |    0.078 | 
     | clk_r_REG287_S1 | D ^         | DFFQX1TR | 0.000 |   0.380 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 170: MET Hold Check with Pin clk_r_REG521_S1/CK 
Endpoint:   clk_r_REG521_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG521_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.392
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG521_S1 | CK ^        |          |       |   0.012 |   -0.289 | 
     | clk_r_REG521_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.279 |   -0.023 | 
     | U1430           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.392 |    0.091 | 
     | clk_r_REG521_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 171: MET Hold Check with Pin clk_r_REG373_S1/CK 
Endpoint:   clk_r_REG373_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG373_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.392
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG373_S1 | CK ^        |          |       |   0.012 |   -0.290 | 
     | clk_r_REG373_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.019 | 
     | U1308           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.392 |    0.090 | 
     | clk_r_REG373_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 172: MET Hold Check with Pin clk_r_REG348_S1/CK 
Endpoint:   clk_r_REG348_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG348_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.392
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG348_S1 | CK ^        |          |       |   0.012 |   -0.290 | 
     | clk_r_REG348_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.279 |   -0.022 | 
     | U1315           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.392 |    0.090 | 
     | clk_r_REG348_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 173: MET Hold Check with Pin clk_r_REG514_S1/CK 
Endpoint:   clk_r_REG514_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG514_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.393
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG514_S1 | CK ^        |          |       |   0.013 |   -0.289 | 
     | clk_r_REG514_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.283 |   -0.018 | 
     | U21             | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.393 |    0.092 | 
     | clk_r_REG514_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 174: MET Hold Check with Pin clk_r_REG230_S1/CK 
Endpoint:   clk_r_REG230_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG230_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.392
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG230_S1 | CK ^        |          |       |   0.012 |   -0.289 | 
     | clk_r_REG230_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.022 | 
     | U1204           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.392 |    0.090 | 
     | clk_r_REG230_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 175: MET Hold Check with Pin clk_r_REG261_S1/CK 
Endpoint:   clk_r_REG261_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG261_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.392
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG261_S1 | CK ^        |          |       |   0.012 |   -0.290 | 
     | clk_r_REG261_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.278 |   -0.023 | 
     | U214            | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.392 |    0.090 | 
     | clk_r_REG261_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 176: MET Hold Check with Pin clk_r_REG430_S1/CK 
Endpoint:   clk_r_REG430_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG430_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.391
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG430_S1 | CK ^        |          |       |   0.011 |   -0.291 | 
     | clk_r_REG430_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.277 |   -0.024 | 
     | U1373           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.391 |    0.089 | 
     | clk_r_REG430_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 177: MET Hold Check with Pin clk_r_REG197_S1/CK 
Endpoint:   clk_r_REG197_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG197_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.391
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG197_S1 | CK ^        |          |       |   0.011 |   -0.291 | 
     | clk_r_REG197_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.278 |   -0.024 | 
     | U1170           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.391 |    0.089 | 
     | clk_r_REG197_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 178: MET Hold Check with Pin clk_r_REG237_S1/CK 
Endpoint:   clk_r_REG237_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG237_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.392
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG237_S1 | CK ^        |          |       |   0.012 |   -0.290 | 
     | clk_r_REG237_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.278 |   -0.024 | 
     | U1211           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.392 |    0.090 | 
     | clk_r_REG237_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 179: MET Hold Check with Pin clk_r_REG386_S1/CK 
Endpoint:   clk_r_REG386_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG386_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.391
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG386_S1 | CK ^        |          |       |   0.011 |   -0.292 | 
     | clk_r_REG386_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.281 |   -0.021 | 
     | U1342           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.391 |    0.089 | 
     | clk_r_REG386_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 180: MET Hold Check with Pin clk_r_REG285_S1/CK 
Endpoint:   clk_r_REG285_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG285_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.392
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG285_S1 | CK ^        |          |       |   0.012 |   -0.290 | 
     | clk_r_REG285_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.276 |   -0.026 | 
     | U1246           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.392 |    0.089 | 
     | clk_r_REG285_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 181: MET Hold Check with Pin clk_r_REG185_S1/CK 
Endpoint:   clk_r_REG185_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__7_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.105
  Arrival Time                  0.407
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.113
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__7_ v |           |       |   0.113 |   -0.189 | 
     | U1148           | AN v -> Y v             | NOR2BX2TR | 0.121 |   0.235 |   -0.068 | 
     | U1149           | A1 v -> Y v             | AO22X1TR  | 0.172 |   0.407 |    0.105 | 
     | clk_r_REG185_S1 | D v                     | DFFQX1TR  | 0.000 |   0.407 |    0.105 | 
     +------------------------------------------------------------------------------------+ 
Path 182: MET Hold Check with Pin clk_r_REG310_S1/CK 
Endpoint:   clk_r_REG310_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG310_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.393
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG310_S1 | CK ^        |          |       |   0.012 |   -0.290 | 
     | clk_r_REG310_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.022 | 
     | U1289           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.393 |    0.090 | 
     | clk_r_REG310_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 183: MET Hold Check with Pin clk_r_REG488_S1/CK 
Endpoint:   clk_r_REG488_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG488_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.381
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG488_S1 | CK ^        |          |       |   0.001 |   -0.301 | 
     | clk_r_REG488_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.270 |   -0.032 | 
     | U1415           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.381 |    0.079 | 
     | clk_r_REG488_S1 | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 184: MET Hold Check with Pin clk_r_REG259_S1/CK 
Endpoint:   clk_r_REG259_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__5_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.407
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.113
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__5_ v |           |       |   0.113 |   -0.189 | 
     | U282            | AN v -> Y v             | NOR2BX2TR | 0.119 |   0.233 |   -0.070 | 
     | U553            | A1 v -> Y v             | AO22X1TR  | 0.174 |   0.407 |    0.104 | 
     | clk_r_REG259_S1 | D v                     | DFFQX1TR  | 0.000 |   0.407 |    0.104 | 
     +------------------------------------------------------------------------------------+ 
Path 185: MET Hold Check with Pin clk_r_REG190_S1/CK 
Endpoint:   clk_r_REG190_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG190_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.391
  Slack Time                    0.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG190_S1 | CK ^        |          |       |   0.011 |   -0.291 | 
     | clk_r_REG190_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.278 |   -0.024 | 
     | U1158           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.391 |    0.089 | 
     | clk_r_REG190_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 186: MET Hold Check with Pin clk_r_REG460_S1/CK 
Endpoint:   clk_r_REG460_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG460_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.381
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG460_S1 | CK ^        |          |       |   0.001 |   -0.302 | 
     | clk_r_REG460_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.270 |   -0.032 | 
     | U1369           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.381 |    0.079 | 
     | clk_r_REG460_S1 | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 187: MET Hold Check with Pin clk_r_REG427_S1/CK 
Endpoint:   clk_r_REG427_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG427_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.388
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG427_S1 | CK ^        |          |       |   0.009 |   -0.294 | 
     | clk_r_REG427_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.260 |   0.269 |   -0.034 | 
     | U1388           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.388 |    0.086 | 
     | clk_r_REG427_S1 | D ^         | DFFQX1TR | 0.000 |   0.388 |    0.086 | 
     +-----------------------------------------------------------------------+ 
Path 188: MET Hold Check with Pin clk_r_REG281_S1/CK 
Endpoint:   clk_r_REG281_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG281_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.393
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG281_S1 | CK ^        |          |       |   0.012 |   -0.290 | 
     | clk_r_REG281_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.019 | 
     | U1242           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.393 |    0.091 | 
     | clk_r_REG281_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 189: MET Hold Check with Pin clk_r_REG475_S1/CK 
Endpoint:   clk_r_REG475_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG475_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.391
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG475_S1 | CK ^        |          |       |   0.010 |   -0.292 | 
     | clk_r_REG475_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.278 |   -0.024 | 
     | U574            | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.391 |    0.088 | 
     | clk_r_REG475_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 190: MET Hold Check with Pin clk_r_REG363_S1/CK 
Endpoint:   clk_r_REG363_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG363_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.393
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG363_S1 | CK ^        |          |       |   0.012 |   -0.290 | 
     | clk_r_REG363_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.021 | 
     | U1298           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.393 |    0.090 | 
     | clk_r_REG363_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 191: MET Hold Check with Pin clk_r_REG468_S1/CK 
Endpoint:   clk_r_REG468_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG468_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.394
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG468_S1 | CK ^        |          |       |   0.013 |   -0.290 | 
     | clk_r_REG468_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.280 |   -0.022 | 
     | U564            | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.394 |    0.091 | 
     | clk_r_REG468_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 192: MET Hold Check with Pin clk_r_REG240_S1/CK 
Endpoint:   clk_r_REG240_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG240_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.381
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG240_S1 | CK ^        |          |       |   0.001 |   -0.301 | 
     | clk_r_REG240_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.261 |   0.262 |   -0.040 | 
     | U1214           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.381 |    0.078 | 
     | clk_r_REG240_S1 | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 193: MET Hold Check with Pin clk_r_REG506_S1/CK 
Endpoint:   clk_r_REG506_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG506_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.392
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG506_S1 | CK ^        |          |       |   0.011 |   -0.292 | 
     | clk_r_REG506_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.279 |   -0.024 | 
     | U1402           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.392 |    0.089 | 
     | clk_r_REG506_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 194: MET Hold Check with Pin clk_r_REG256_S1/CK 
Endpoint:   clk_r_REG256_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG256_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.391
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG256_S1 | CK ^        |          |       |   0.010 |   -0.292 | 
     | clk_r_REG256_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.276 |   -0.027 | 
     | U1250           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.391 |    0.088 | 
     | clk_r_REG256_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 195: MET Hold Check with Pin clk_r_REG266_S1/CK 
Endpoint:   clk_r_REG266_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__5_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.407
  Slack Time                    0.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.113
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__5_ v |           |       |   0.113 |   -0.190 | 
     | U282            | AN v -> Y v             | NOR2BX2TR | 0.119 |   0.233 |   -0.070 | 
     | U1258           | A1 v -> Y v             | AO22X1TR  | 0.174 |   0.407 |    0.104 | 
     | clk_r_REG266_S1 | D v                     | DFFQX1TR  | 0.000 |   0.407 |    0.104 | 
     +------------------------------------------------------------------------------------+ 
Path 196: MET Hold Check with Pin clk_r_REG299_S1/CK 
Endpoint:   clk_r_REG299_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG299_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.391
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG299_S1 | CK ^        |          |       |   0.010 |   -0.293 | 
     | clk_r_REG299_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.276 |   -0.027 | 
     | U215            | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.391 |    0.088 | 
     | clk_r_REG299_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 197: MET Hold Check with Pin clk_r_REG337_S1/CK 
Endpoint:   clk_r_REG337_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG337_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.395
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG337_S1 | CK ^        |          |       |   0.014 |   -0.289 | 
     | clk_r_REG337_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.283 |   -0.020 | 
     | U1324           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.395 |    0.092 | 
     | clk_r_REG337_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 198: MET Hold Check with Pin clk_r_REG284_S1/CK 
Endpoint:   clk_r_REG284_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG284_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.382
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG284_S1 | CK ^        |          |       |   0.001 |   -0.302 | 
     | clk_r_REG284_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.270 |   -0.033 | 
     | U1245           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.382 |    0.079 | 
     | clk_r_REG284_S1 | D ^         | DFFQX1TR | 0.000 |   0.382 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 199: MET Hold Check with Pin clk_r_REG211_S1/CK 
Endpoint:   clk_r_REG211_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG211_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.392
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG211_S1 | CK ^        |          |       |   0.010 |   -0.293 | 
     | clk_r_REG211_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.281 |   -0.023 | 
     | U212            | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.392 |    0.089 | 
     | clk_r_REG211_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 200: MET Hold Check with Pin clk_r_REG162_S1/CK 
Endpoint:   clk_r_REG162_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG162_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.392
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG162_S1 | CK ^        |          |       |   0.011 |   -0.293 | 
     | clk_r_REG162_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.280 |   -0.023 | 
     | U1201           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.392 |    0.089 | 
     | clk_r_REG162_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 201: MET Hold Check with Pin clk_r_REG407_S1/CK 
Endpoint:   clk_r_REG407_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG407_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.394
  Slack Time                    0.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG407_S1 | CK ^        |          |       |   0.012 |   -0.291 | 
     | clk_r_REG407_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.023 | 
     | U1329           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.394 |    0.090 | 
     | clk_r_REG407_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 202: MET Hold Check with Pin clk_r_REG445_S1/CK 
Endpoint:   clk_r_REG445_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG445_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.395
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG445_S1 | CK ^        |          |       |   0.014 |   -0.290 | 
     | clk_r_REG445_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.279 |   -0.024 | 
     | U1385           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.395 |    0.092 | 
     | clk_r_REG445_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 203: MET Hold Check with Pin clk_r_REG242_S1/CK 
Endpoint:   clk_r_REG242_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG242_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.393
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG242_S1 | CK ^        |          |       |   0.011 |   -0.293 | 
     | clk_r_REG242_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.279 |   -0.025 | 
     | U1216           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.393 |    0.089 | 
     | clk_r_REG242_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 204: MET Hold Check with Pin clk_r_REG264_S1/CK 
Endpoint:   clk_r_REG264_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__5_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.408
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.113
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__5_ v |           |       |   0.113 |   -0.190 | 
     | U282            | AN v -> Y v             | NOR2BX2TR | 0.119 |   0.233 |   -0.071 | 
     | U1256           | A1 v -> Y v             | AO22X1TR  | 0.175 |   0.408 |    0.104 | 
     | clk_r_REG264_S1 | D v                     | DFFQX1TR  | 0.000 |   0.408 |    0.104 | 
     +------------------------------------------------------------------------------------+ 
Path 205: MET Hold Check with Pin clk_r_REG411_S1/CK 
Endpoint:   clk_r_REG411_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG411_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.393
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG411_S1 | CK ^        |          |       |   0.012 |   -0.292 | 
     | clk_r_REG411_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.280 |   -0.024 | 
     | U1333           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.393 |    0.089 | 
     | clk_r_REG411_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 206: MET Hold Check with Pin clk_r_REG361_S1/CK 
Endpoint:   clk_r_REG361_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG361_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.395
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG361_S1 | CK ^        |          |       |   0.013 |   -0.291 | 
     | clk_r_REG361_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.284 |   -0.020 | 
     | U1296           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.395 |    0.091 | 
     | clk_r_REG361_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 207: MET Hold Check with Pin clk_r_REG549_S1/CK 
Endpoint:   clk_r_REG549_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG549_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time         -0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.381
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG549_S1 | CK ^        |          |       |  -0.000 |   -0.304 | 
     | clk_r_REG549_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.267 |   -0.037 | 
     | U1444           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.381 |    0.077 | 
     | clk_r_REG549_S1 | D ^         | DFFQX1TR | 0.000 |   0.381 |    0.077 | 
     +-----------------------------------------------------------------------+ 
Path 208: MET Hold Check with Pin clk_r_REG255_S1/CK 
Endpoint:   clk_r_REG255_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG255_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.393
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG255_S1 | CK ^        |          |       |   0.010 |   -0.293 | 
     | clk_r_REG255_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.283 |   -0.021 | 
     | U213            | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.393 |    0.089 | 
     | clk_r_REG255_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 209: MET Hold Check with Pin clk_r_REG400_S1/CK 
Endpoint:   clk_r_REG400_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG400_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.395
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG400_S1 | CK ^        |          |       |   0.012 |   -0.292 | 
     | clk_r_REG400_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.285 |   -0.019 | 
     | U1353           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.395 |    0.091 | 
     | clk_r_REG400_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 210: MET Hold Check with Pin clk_r_REG395_S1/CK 
Endpoint:   clk_r_REG395_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG395_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.394
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG395_S1 | CK ^        |          |       |   0.012 |   -0.292 | 
     | clk_r_REG395_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.022 | 
     | U1348           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.394 |    0.090 | 
     | clk_r_REG395_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 211: MET Hold Check with Pin clk_r_REG280_S1/CK 
Endpoint:   clk_r_REG280_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG280_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.393
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG280_S1 | CK ^        |          |       |   0.011 |   -0.293 | 
     | clk_r_REG280_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.277 |   -0.027 | 
     | U1241           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.393 |    0.089 | 
     | clk_r_REG280_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 212: MET Hold Check with Pin clk_r_REG424_S1/CK 
Endpoint:   clk_r_REG424_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG424_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.392
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG424_S1 | CK ^        |          |       |   0.010 |   -0.294 | 
     | clk_r_REG424_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.276 |   -0.028 | 
     | U562            | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.392 |    0.088 | 
     | clk_r_REG424_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 213: MET Hold Check with Pin clk_r_REG362_S1/CK 
Endpoint:   clk_r_REG362_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG362_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.395
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG362_S1 | CK ^        |          |       |   0.013 |   -0.292 | 
     | clk_r_REG362_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.281 |   -0.024 | 
     | U1297           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.395 |    0.090 | 
     | clk_r_REG362_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 214: MET Hold Check with Pin clk_r_REG501_S1/CK 
Endpoint:   clk_r_REG501_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG501_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.394
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG501_S1 | CK ^        |          |       |   0.012 |   -0.292 | 
     | clk_r_REG501_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.024 | 
     | U1397           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.394 |    0.090 | 
     | clk_r_REG501_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 215: MET Hold Check with Pin clk_r_REG198_S1/CK 
Endpoint:   clk_r_REG198_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG198_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.394
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG198_S1 | CK ^        |          |       |   0.011 |   -0.293 | 
     | clk_r_REG198_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.023 | 
     | U1172           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.394 |    0.089 | 
     | clk_r_REG198_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 216: MET Hold Check with Pin clk_r_REG275_S1/CK 
Endpoint:   clk_r_REG275_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG275_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.394
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG275_S1 | CK ^        |          |       |   0.012 |   -0.292 | 
     | clk_r_REG275_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.279 |   -0.026 | 
     | U1236           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.394 |    0.090 | 
     | clk_r_REG275_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 217: MET Hold Check with Pin clk_r_REG414_S1/CK 
Endpoint:   clk_r_REG414_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG414_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.395
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG414_S1 | CK ^        |          |       |   0.012 |   -0.292 | 
     | clk_r_REG414_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.024 | 
     | U1336           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.395 |    0.090 | 
     | clk_r_REG414_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 218: MET Hold Check with Pin clk_r_REG191_S1/CK 
Endpoint:   clk_r_REG191_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG191_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.393
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG191_S1 | CK ^        |          |       |   0.011 |   -0.293 | 
     | clk_r_REG191_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.278 |   -0.027 | 
     | U1160           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.393 |    0.089 | 
     | clk_r_REG191_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 219: MET Hold Check with Pin clk_r_REG236_S1/CK 
Endpoint:   clk_r_REG236_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG236_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.393
  Slack Time                    0.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG236_S1 | CK ^        |          |       |   0.011 |   -0.294 | 
     | clk_r_REG236_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.281 |   -0.024 | 
     | U1210           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.393 |    0.089 | 
     | clk_r_REG236_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 220: MET Hold Check with Pin clk_r_REG278_S1/CK 
Endpoint:   clk_r_REG278_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG278_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.393
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG278_S1 | CK ^        |          |       |   0.011 |   -0.293 | 
     | clk_r_REG278_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.277 |   -0.027 | 
     | U1239           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.393 |    0.089 | 
     | clk_r_REG278_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 221: MET Hold Check with Pin clk_r_REG409_S1/CK 
Endpoint:   clk_r_REG409_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG409_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.394
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG409_S1 | CK ^        |          |       |   0.012 |   -0.293 | 
     | clk_r_REG409_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.022 | 
     | U1331           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.394 |    0.090 | 
     | clk_r_REG409_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 222: MET Hold Check with Pin clk_r_REG0_S1/CK 
Endpoint:   clk_r_REG0_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG0_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.393
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG0_S1 | CK ^        |          |       |   0.011 |   -0.293 | 
     | clk_r_REG0_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.277 |   -0.028 | 
     | U1420         | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.393 |    0.089 | 
     | clk_r_REG0_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.089 | 
     +---------------------------------------------------------------------+ 
Path 223: MET Hold Check with Pin clk_r_REG471_S1/CK 
Endpoint:   clk_r_REG471_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG471_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.392
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG471_S1 | CK ^        |          |       |   0.010 |   -0.295 | 
     | clk_r_REG471_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.263 |   0.273 |   -0.032 | 
     | U1419           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.392 |    0.087 | 
     | clk_r_REG471_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 224: MET Hold Check with Pin clk_r_REG450_S1/CK 
Endpoint:   clk_r_REG450_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG450_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.395
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG450_S1 | CK ^        |          |       |   0.012 |   -0.292 | 
     | clk_r_REG450_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.022 | 
     | U1359           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.395 |    0.091 | 
     | clk_r_REG450_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 225: MET Hold Check with Pin clk_r_REG172_S1/CK 
Endpoint:   clk_r_REG172_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__7_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.409
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.113
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__7_ v |           |       |   0.113 |   -0.192 | 
     | U1148           | AN v -> Y v             | NOR2BX2TR | 0.121 |   0.235 |   -0.070 | 
     | U1185           | A1 v -> Y v             | AO22X1TR  | 0.174 |   0.409 |    0.104 | 
     | clk_r_REG172_S1 | D v                     | DFFQX1TR  | 0.000 |   0.409 |    0.104 | 
     +------------------------------------------------------------------------------------+ 
Path 226: MET Hold Check with Pin clk_r_REG399_S1/CK 
Endpoint:   clk_r_REG399_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG399_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.395
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG399_S1 | CK ^        |          |       |   0.012 |   -0.293 | 
     | clk_r_REG399_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.024 | 
     | U1352           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.395 |    0.090 | 
     | clk_r_REG399_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 227: MET Hold Check with Pin clk_r_REG343_S1/CK 
Endpoint:   clk_r_REG343_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG343_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.396
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG343_S1 | CK ^        |          |       |   0.013 |   -0.292 | 
     | clk_r_REG343_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.283 |   -0.022 | 
     | U568            | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.396 |    0.091 | 
     | clk_r_REG343_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 228: MET Hold Check with Pin clk_r_REG186_S1/CK 
Endpoint:   clk_r_REG186_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_wrb_data__7_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.104
  Arrival Time                  0.409
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time            0.113
     +------------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                 |                         |           |       |  Time   |   Time   | 
     |-----------------+-------------------------+-----------+-------+---------+----------| 
     |                 | pe_in_pk_wrb_data__7_ v |           |       |   0.113 |   -0.192 | 
     | U1148           | AN v -> Y v             | NOR2BX2TR | 0.121 |   0.235 |   -0.070 | 
     | U1150           | A1 v -> Y v             | AO22X1TR  | 0.174 |   0.409 |    0.104 | 
     | clk_r_REG186_S1 | D v                     | DFFQX1TR  | 0.000 |   0.409 |    0.104 | 
     +------------------------------------------------------------------------------------+ 
Path 229: MET Hold Check with Pin clk_r_REG283_S1/CK 
Endpoint:   clk_r_REG283_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG283_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.384
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG283_S1 | CK ^        |          |       |   0.001 |   -0.304 | 
     | clk_r_REG283_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.270 |   -0.035 | 
     | U1244           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.384 |    0.079 | 
     | clk_r_REG283_S1 | D ^         | DFFQX1TR | 0.000 |   0.384 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 230: MET Hold Check with Pin clk_r_REG168_S1/CK 
Endpoint:   clk_r_REG168_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG168_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.393
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG168_S1 | CK ^        |          |       |   0.010 |   -0.295 | 
     | clk_r_REG168_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.280 |   -0.025 | 
     | U1179           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.393 |    0.088 | 
     | clk_r_REG168_S1 | D ^         | DFFQX1TR | 0.000 |   0.393 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 231: MET Hold Check with Pin clk_r_REG210_S1/CK 
Endpoint:   clk_r_REG210_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG210_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.394
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG210_S1 | CK ^        |          |       |   0.011 |   -0.294 | 
     | clk_r_REG210_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.282 |   -0.023 | 
     | U1218           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.394 |    0.089 | 
     | clk_r_REG210_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 232: MET Hold Check with Pin clk_r_REG304_S1/CK 
Endpoint:   clk_r_REG304_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG304_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.395
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG304_S1 | CK ^        |          |       |   0.012 |   -0.293 | 
     | clk_r_REG304_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.279 |   -0.026 | 
     | U1284           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.395 |    0.090 | 
     | clk_r_REG304_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 233: MET Hold Check with Pin clk_r_REG476_S1/CK 
Endpoint:   clk_r_REG476_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG476_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.395
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG476_S1 | CK ^        |          |       |   0.012 |   -0.293 | 
     | clk_r_REG476_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.279 |   -0.026 | 
     | U1405           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.395 |    0.090 | 
     | clk_r_REG476_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 234: MET Hold Check with Pin clk_r_REG349_S1/CK 
Endpoint:   clk_r_REG349_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG349_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.394
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG349_S1 | CK ^        |          |       |   0.012 |   -0.293 | 
     | clk_r_REG349_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.264 |   0.276 |   -0.029 | 
     | U569            | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.394 |    0.089 | 
     | clk_r_REG349_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 235: MET Hold Check with Pin clk_r_REG344_S1/CK 
Endpoint:   clk_r_REG344_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG344_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.396
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG344_S1 | CK ^        |          |       |   0.013 |   -0.292 | 
     | clk_r_REG344_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.282 |   -0.023 | 
     | U1312           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.396 |    0.091 | 
     | clk_r_REG344_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 236: MET Hold Check with Pin clk_r_REG545_S1/CK 
Endpoint:   clk_r_REG545_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG545_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.397
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG545_S1 | CK ^        |          |       |   0.014 |   -0.292 | 
     | clk_r_REG545_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.283 |   -0.022 | 
     | U1440           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.397 |    0.092 | 
     | clk_r_REG545_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 237: MET Hold Check with Pin clk_r_REG193_S1/CK 
Endpoint:   clk_r_REG193_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG193_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.395
  Slack Time                    0.305
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG193_S1 | CK ^        |          |       |   0.012 |   -0.293 | 
     | clk_r_REG193_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.024 | 
     | U1163           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.395 |    0.090 | 
     | clk_r_REG193_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 238: MET Hold Check with Pin clk_r_REG393_S1/CK 
Endpoint:   clk_r_REG393_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG393_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.395
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG393_S1 | CK ^        |          |       |   0.012 |   -0.294 | 
     | clk_r_REG393_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.025 | 
     | U571            | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.395 |    0.089 | 
     | clk_r_REG393_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 239: MET Hold Check with Pin clk_r_REG194_S1/CK 
Endpoint:   clk_r_REG194_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG194_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.396
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG194_S1 | CK ^        |          |       |   0.012 |   -0.293 | 
     | clk_r_REG194_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.284 |   -0.022 | 
     | U1164           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.396 |    0.090 | 
     | clk_r_REG194_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 240: MET Hold Check with Pin clk_r_REG522_S1/CK 
Endpoint:   clk_r_REG522_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG522_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.396
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG522_S1 | CK ^        |          |       |   0.012 |   -0.293 | 
     | clk_r_REG522_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.023 | 
     | U1431           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.396 |    0.091 | 
     | clk_r_REG522_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 241: MET Hold Check with Pin clk_r_REG538_S1/CK 
Endpoint:   clk_r_REG538_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG538_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.396
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG538_S1 | CK ^        |          |       |   0.012 |   -0.293 | 
     | clk_r_REG538_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.023 | 
     | U1450           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.396 |    0.090 | 
     | clk_r_REG538_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 242: MET Hold Check with Pin clk_r_REG179_S1/CK 
Endpoint:   clk_r_REG179_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG179_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.396
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG179_S1 | CK ^        |          |       |   0.012 |   -0.293 | 
     | clk_r_REG179_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.283 |   -0.023 | 
     | U1194           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.396 |    0.090 | 
     | clk_r_REG179_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 243: MET Hold Check with Pin clk_r_REG542_S1/CK 
Endpoint:   clk_r_REG542_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG542_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.395
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG542_S1 | CK ^        |          |       |   0.012 |   -0.294 | 
     | clk_r_REG542_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.025 | 
     | U1437           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.395 |    0.090 | 
     | clk_r_REG542_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 244: MET Hold Check with Pin clk_r_REG233_S1/CK 
Endpoint:   clk_r_REG233_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG233_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.395
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG233_S1 | CK ^        |          |       |   0.011 |   -0.294 | 
     | clk_r_REG233_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.282 |   -0.024 | 
     | U1207           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.395 |    0.089 | 
     | clk_r_REG233_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 245: MET Hold Check with Pin clk_r_REG417_S1/CK 
Endpoint:   clk_r_REG417_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG417_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.397
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG417_S1 | CK ^        |          |       |   0.013 |   -0.293 | 
     | clk_r_REG417_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.286 |   -0.020 | 
     | U1339           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.397 |    0.091 | 
     | clk_r_REG417_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 246: MET Hold Check with Pin clk_r_REG486_S1/CK 
Endpoint:   clk_r_REG486_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG486_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.396
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG486_S1 | CK ^        |          |       |   0.012 |   -0.294 | 
     | clk_r_REG486_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.285 |   -0.021 | 
     | U1413           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.396 |    0.090 | 
     | clk_r_REG486_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 247: MET Hold Check with Pin clk_r_REG406_S1/CK 
Endpoint:   clk_r_REG406_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG406_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.397
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG406_S1 | CK ^        |          |       |   0.012 |   -0.294 | 
     | clk_r_REG406_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.283 |   -0.023 | 
     | U1328           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.397 |    0.090 | 
     | clk_r_REG406_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 248: MET Hold Check with Pin clk_r_REG432_S1/CK 
Endpoint:   clk_r_REG432_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG432_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.395
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG432_S1 | CK ^        |          |       |   0.011 |   -0.296 | 
     | clk_r_REG432_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.279 |   -0.027 | 
     | U1374           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.395 |    0.088 | 
     | clk_r_REG432_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 249: MET Hold Check with Pin clk_r_REG175_S1/CK 
Endpoint:   clk_r_REG175_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG175_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.397
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG175_S1 | CK ^        |          |       |   0.012 |   -0.294 | 
     | clk_r_REG175_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.284 |   -0.022 | 
     | U1188           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.397 |    0.090 | 
     | clk_r_REG175_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 250: MET Hold Check with Pin clk_r_REG418_S1/CK 
Endpoint:   clk_r_REG418_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG418_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.397
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG418_S1 | CK ^        |          |       |   0.012 |   -0.294 | 
     | clk_r_REG418_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.284 |   -0.022 | 
     | U1340           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.397 |    0.091 | 
     | clk_r_REG418_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 251: MET Hold Check with Pin clk_r_REG451_S1/CK 
Endpoint:   clk_r_REG451_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG451_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.396
  Slack Time                    0.306
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG451_S1 | CK ^        |          |       |   0.012 |   -0.294 | 
     | clk_r_REG451_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.026 | 
     | U1360           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.396 |    0.090 | 
     | clk_r_REG451_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 252: MET Hold Check with Pin clk_r_REG324_S1/CK 
Endpoint:   clk_r_REG324_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG324_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.395
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG324_S1 | CK ^        |          |       |   0.011 |   -0.295 | 
     | clk_r_REG324_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.279 |   -0.028 | 
     | U1272           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.395 |    0.089 | 
     | clk_r_REG324_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 253: MET Hold Check with Pin clk_r_REG308_S1/CK 
Endpoint:   clk_r_REG308_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG308_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.397
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG308_S1 | CK ^        |          |       |   0.012 |   -0.295 | 
     | clk_r_REG308_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.024 | 
     | U1287           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.397 |    0.090 | 
     | clk_r_REG308_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 254: MET Hold Check with Pin clk_r_REG112_S1/CK 
Endpoint:   clk_r_REG112_S1/D     (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__3_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.402
  Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.056
     = Beginpoint Arrival Time            0.156
     +-----------------------------------------------------------------------------------+ 
     |    Instance     |           Arc           |   Cell   | Delay | Arrival | Required | 
     |                 |                         |          |       |  Time   |   Time   | 
     |-----------------+-------------------------+----------+-------+---------+----------| 
     |                 | pe_in_pk_rdb_addr__3_ ^ |          |       |   0.156 |   -0.150 | 
     | U34             | B ^ -> Y v              | NOR2X1TR | 0.122 |   0.278 |   -0.028 | 
     | U1472           | A v -> Y v              | AND2X2TR | 0.124 |   0.402 |    0.096 | 
     | clk_r_REG112_S1 | D v                     | DFFQX4TR | 0.000 |   0.402 |    0.096 | 
     +-----------------------------------------------------------------------------------+ 
Path 255: MET Hold Check with Pin clk_r_REG241_S1/CK 
Endpoint:   clk_r_REG241_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG241_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.395
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG241_S1 | CK ^        |          |       |   0.011 |   -0.295 | 
     | clk_r_REG241_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.280 |   -0.026 | 
     | U1215           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.395 |    0.089 | 
     | clk_r_REG241_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 256: MET Hold Check with Pin clk_r_REG128_S1/CK 
Endpoint:   clk_r_REG128_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG128_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.399
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG128_S1 | CK ^        |          |       |   0.013 |   -0.294 | 
     | clk_r_REG128_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.287 |   -0.020 | 
     | U216            | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.399 |    0.092 | 
     | clk_r_REG128_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 257: MET Hold Check with Pin clk_r_REG431_S1/CK 
Endpoint:   clk_r_REG431_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG431_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.395
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG431_S1 | CK ^        |          |       |   0.010 |   -0.297 | 
     | clk_r_REG431_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.282 |   -0.025 | 
     | U572            | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.395 |    0.088 | 
     | clk_r_REG431_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 258: MET Hold Check with Pin clk_r_REG519_S1/CK 
Endpoint:   clk_r_REG519_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG519_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.398
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG519_S1 | CK ^        |          |       |   0.013 |   -0.294 | 
     | clk_r_REG519_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.282 |   -0.025 | 
     | U1428           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.398 |    0.091 | 
     | clk_r_REG519_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 259: MET Hold Check with Pin clk_r_REG15_S3/CK 
Endpoint:   clk_r_REG15_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG15_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.407
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG15_S3 | CK ^         |             |       |   0.005 |   -0.302 | 
     | clk_r_REG15_S3 | CK ^ -> Q v  | DFFQX1TR    | 0.296 |   0.301 |   -0.006 | 
     | U1466          | A1N v -> Y v | OAI2BB2XLTR | 0.106 |   0.407 |    0.100 | 
     | clk_r_REG15_S3 | D v          | DFFQX1TR    | 0.000 |   0.407 |    0.100 | 
     +--------------------------------------------------------------------------+ 
Path 260: MET Hold Check with Pin clk_r_REG455_S1/CK 
Endpoint:   clk_r_REG455_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG455_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.396
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG455_S1 | CK ^        |          |       |   0.011 |   -0.296 | 
     | clk_r_REG455_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.284 |   -0.023 | 
     | U1364           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.396 |    0.089 | 
     | clk_r_REG455_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 261: MET Hold Check with Pin clk_r_REG452_S1/CK 
Endpoint:   clk_r_REG452_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG452_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.397
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG452_S1 | CK ^        |          |       |   0.012 |   -0.295 | 
     | clk_r_REG452_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.284 |   -0.023 | 
     | U1361           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.397 |    0.090 | 
     | clk_r_REG452_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 262: MET Hold Check with Pin clk_r_REG405_S1/CK 
Endpoint:   clk_r_REG405_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG405_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.398
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG405_S1 | CK ^        |          |       |   0.012 |   -0.295 | 
     | clk_r_REG405_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.286 |   -0.021 | 
     | U1327           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.398 |    0.091 | 
     | clk_r_REG405_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 263: MET Hold Check with Pin clk_r_REG494_S1/CK 
Endpoint:   clk_r_REG494_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG494_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.397
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG494_S1 | CK ^        |          |       |   0.012 |   -0.295 | 
     | clk_r_REG494_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.026 | 
     | U1390           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.397 |    0.090 | 
     | clk_r_REG494_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 264: MET Hold Check with Pin clk_r_REG413_S1/CK 
Endpoint:   clk_r_REG413_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG413_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.398
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG413_S1 | CK ^        |          |       |   0.013 |   -0.295 | 
     | clk_r_REG413_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.284 |   -0.023 | 
     | U1335           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.398 |    0.091 | 
     | clk_r_REG413_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 265: MET Hold Check with Pin clk_r_REG161_S1/CK 
Endpoint:   clk_r_REG161_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG161_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.395
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG161_S1 | CK ^        |          |       |   0.010 |   -0.297 | 
     | clk_r_REG161_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.280 |   -0.027 | 
     | U1199           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.395 |    0.088 | 
     | clk_r_REG161_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 266: MET Hold Check with Pin clk_r_REG249_S1/CK 
Endpoint:   clk_r_REG249_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG249_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.395
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG249_S1 | CK ^        |          |       |   0.010 |   -0.297 | 
     | clk_r_REG249_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.279 |   -0.028 | 
     | U1262           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.395 |    0.088 | 
     | clk_r_REG249_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 267: MET Hold Check with Pin clk_r_REG543_S1/CK 
Endpoint:   clk_r_REG543_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG543_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.397
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG543_S1 | CK ^        |          |       |   0.012 |   -0.295 | 
     | clk_r_REG543_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.282 |   -0.025 | 
     | U1438           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.397 |    0.090 | 
     | clk_r_REG543_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 268: MET Hold Check with Pin clk_r_REG390_S1/CK 
Endpoint:   clk_r_REG390_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG390_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.400
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG390_S1 | CK ^        |          |       |   0.014 |   -0.293 | 
     | clk_r_REG390_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.288 |   -0.019 | 
     | U1345           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.400 |    0.092 | 
     | clk_r_REG390_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 269: MET Hold Check with Pin clk_r_REG267_S1/CK 
Endpoint:   clk_r_REG267_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG267_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.397
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG267_S1 | CK ^        |          |       |   0.012 |   -0.295 | 
     | clk_r_REG267_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.026 | 
     | U1259           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.397 |    0.090 | 
     | clk_r_REG267_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 270: MET Hold Check with Pin clk_r_REG462_S1/CK 
Endpoint:   clk_r_REG462_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG462_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.397
  Slack Time                    0.307
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG462_S1 | CK ^        |          |       |   0.012 |   -0.296 | 
     | clk_r_REG462_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.282 |   -0.025 | 
     | U1371           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.397 |    0.089 | 
     | clk_r_REG462_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 271: MET Hold Check with Pin clk_r_REG222_S1/CK 
Endpoint:   clk_r_REG222_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG222_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.398
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG222_S1 | CK ^        |          |       |   0.012 |   -0.295 | 
     | clk_r_REG222_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.025 | 
     | U1227           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.398 |    0.090 | 
     | clk_r_REG222_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 272: MET Hold Check with Pin clk_r_REG223_S1/CK 
Endpoint:   clk_r_REG223_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG223_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.398
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG223_S1 | CK ^        |          |       |   0.012 |   -0.295 | 
     | clk_r_REG223_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.024 | 
     | U1228           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.398 |    0.090 | 
     | clk_r_REG223_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 273: MET Hold Check with Pin clk_r_REG330_S1/CK 
Endpoint:   clk_r_REG330_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG330_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.397
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG330_S1 | CK ^        |          |       |   0.012 |   -0.296 | 
     | clk_r_REG330_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.283 |   -0.024 | 
     | U1278           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.397 |    0.090 | 
     | clk_r_REG330_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 274: MET Hold Check with Pin clk_r_REG294_S1/CK 
Endpoint:   clk_r_REG294_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG294_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.395
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG294_S1 | CK ^        |          |       |   0.009 |   -0.298 | 
     | clk_r_REG294_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.280 |   -0.028 | 
     | U1294           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.395 |    0.087 | 
     | clk_r_REG294_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 275: MET Hold Check with Pin clk_r_REG434_S1/CK 
Endpoint:   clk_r_REG434_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG434_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.398
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG434_S1 | CK ^        |          |       |   0.013 |   -0.295 | 
     | clk_r_REG434_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.026 | 
     | U1376           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.398 |    0.090 | 
     | clk_r_REG434_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 276: MET Hold Check with Pin clk_r_REG483_S1/CK 
Endpoint:   clk_r_REG483_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG483_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.398
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG483_S1 | CK ^        |          |       |   0.012 |   -0.296 | 
     | clk_r_REG483_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.026 | 
     | U1410           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.398 |    0.090 | 
     | clk_r_REG483_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 277: MET Hold Check with Pin clk_r_REG318_S1/CK 
Endpoint:   clk_r_REG318_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG318_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.399
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG318_S1 | CK ^        |          |       |   0.012 |   -0.296 | 
     | clk_r_REG318_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.285 |   -0.023 | 
     | U1266           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.399 |    0.091 | 
     | clk_r_REG318_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 278: MET Hold Check with Pin clk_r_REG533_S1/CK 
Endpoint:   clk_r_REG533_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG533_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.397
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG533_S1 | CK ^        |          |       |   0.011 |   -0.297 | 
     | clk_r_REG533_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.280 |   -0.028 | 
     | U1445           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.397 |    0.089 | 
     | clk_r_REG533_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 279: MET Hold Check with Pin clk_r_REG332_S1/CK 
Endpoint:   clk_r_REG332_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG332_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.395
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG332_S1 | CK ^        |          |       |   0.009 |   -0.299 | 
     | clk_r_REG332_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.282 |   -0.027 | 
     | U548            | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.395 |    0.087 | 
     | clk_r_REG332_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 280: MET Hold Check with Pin clk_r_REG268_S1/CK 
Endpoint:   clk_r_REG268_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG268_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.398
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG268_S1 | CK ^        |          |       |   0.012 |   -0.296 | 
     | clk_r_REG268_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.286 |   -0.022 | 
     | U1260           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.398 |    0.090 | 
     | clk_r_REG268_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 281: MET Hold Check with Pin clk_r_REG320_S1/CK 
Endpoint:   clk_r_REG320_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG320_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.398
  Slack Time                    0.308
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG320_S1 | CK ^        |          |       |   0.012 |   -0.296 | 
     | clk_r_REG320_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.027 | 
     | U1268           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.398 |    0.090 | 
     | clk_r_REG320_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 282: MET Hold Check with Pin clk_r_REG321_S1/CK 
Endpoint:   clk_r_REG321_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG321_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.398
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG321_S1 | CK ^        |          |       |   0.011 |   -0.297 | 
     | clk_r_REG321_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.288 |   -0.021 | 
     | U1269           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.398 |    0.090 | 
     | clk_r_REG321_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 283: MET Hold Check with Pin clk_r_REG454_S1/CK 
Endpoint:   clk_r_REG454_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG454_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.397
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG454_S1 | CK ^        |          |       |   0.011 |   -0.297 | 
     | clk_r_REG454_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.282 |   -0.027 | 
     | U1363           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.397 |    0.089 | 
     | clk_r_REG454_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 284: MET Hold Check with Pin clk_r_REG442_S1/CK 
Endpoint:   clk_r_REG442_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG442_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.021
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.400
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG442_S1 | CK ^        |          |       |   0.012 |   -0.297 | 
     | clk_r_REG442_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.291 |   -0.018 | 
     | U1382           | B1 ^ -> Y ^ | AO22X1TR | 0.109 |   0.400 |    0.091 | 
     | clk_r_REG442_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 285: MET Hold Check with Pin clk_r_REG484_S1/CK 
Endpoint:   clk_r_REG484_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG484_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.399
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG484_S1 | CK ^        |          |       |   0.012 |   -0.297 | 
     | clk_r_REG484_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.284 |   -0.024 | 
     | U1411           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.399 |    0.090 | 
     | clk_r_REG484_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 286: MET Hold Check with Pin clk_r_REG80_S1/CK 
Endpoint:   clk_r_REG80_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG80_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.397
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG80_S1 | CK ^        |          |       |   0.011 |   -0.298 | 
     | clk_r_REG80_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.281 |   -0.028 | 
     | U1421          | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.397 |    0.088 | 
     | clk_r_REG80_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.088 | 
     +----------------------------------------------------------------------+ 
Path 287: MET Hold Check with Pin clk_r_REG368_S1/CK 
Endpoint:   clk_r_REG368_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG368_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.398
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG368_S1 | CK ^        |          |       |   0.011 |   -0.297 | 
     | clk_r_REG368_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.027 | 
     | U1303           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.398 |    0.089 | 
     | clk_r_REG368_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 288: MET Hold Check with Pin clk_r_REG453_S1/CK 
Endpoint:   clk_r_REG453_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG453_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.397
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG453_S1 | CK ^        |          |       |   0.011 |   -0.298 | 
     | clk_r_REG453_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.280 |   -0.029 | 
     | U1362           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.397 |    0.088 | 
     | clk_r_REG453_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 289: MET Hold Check with Pin clk_r_REG497_S1/CK 
Endpoint:   clk_r_REG497_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG497_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.398
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG497_S1 | CK ^        |          |       |   0.011 |   -0.297 | 
     | clk_r_REG497_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.286 |   -0.023 | 
     | U1393           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.398 |    0.090 | 
     | clk_r_REG497_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 290: MET Hold Check with Pin clk_r_REG317_S1/CK 
Endpoint:   clk_r_REG317_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG317_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.399
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG317_S1 | CK ^        |          |       |   0.012 |   -0.296 | 
     | clk_r_REG317_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.286 |   -0.023 | 
     | U1265           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.399 |    0.091 | 
     | clk_r_REG317_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 291: MET Hold Check with Pin clk_r_REG178_S1/CK 
Endpoint:   clk_r_REG178_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG178_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.398
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG178_S1 | CK ^        |          |       |   0.011 |   -0.298 | 
     | clk_r_REG178_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.282 |   -0.027 | 
     | U1193           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.398 |    0.089 | 
     | clk_r_REG178_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 292: MET Hold Check with Pin clk_r_REG382_S1/CK 
Endpoint:   clk_r_REG382_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG382_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.397
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG382_S1 | CK ^        |          |       |   0.011 |   -0.298 | 
     | clk_r_REG382_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.284 |   -0.025 | 
     | U1356           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.397 |    0.088 | 
     | clk_r_REG382_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 293: MET Hold Check with Pin clk_r_REG165_S2/CK 
Endpoint:   clk_r_REG165_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG167_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.395
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG167_S1 | CK ^        |           |       |   0.010 |   -0.299 | 
     | clk_r_REG167_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.277 |   -0.032 | 
     | U1535           | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.325 |    0.016 | 
     | U1538           | B v -> Y ^  | NAND4X1TR | 0.071 |   0.395 |    0.086 | 
     | clk_r_REG165_S2 | D ^         | DFFQX1TR  | 0.000 |   0.395 |    0.086 | 
     +------------------------------------------------------------------------+ 
Path 294: MET Hold Check with Pin clk_r_REG523_S1/CK 
Endpoint:   clk_r_REG523_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG523_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.396
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG523_S1 | CK ^        |          |       |   0.009 |   -0.300 | 
     | clk_r_REG523_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.276 |   -0.033 | 
     | U1432           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.396 |    0.087 | 
     | clk_r_REG523_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 295: MET Hold Check with Pin clk_r_REG513_S1/CK 
Endpoint:   clk_r_REG513_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG513_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.397
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG513_S1 | CK ^        |          |       |   0.010 |   -0.299 | 
     | clk_r_REG513_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.281 |   -0.028 | 
     | U1424           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.397 |    0.088 | 
     | clk_r_REG513_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 296: MET Hold Check with Pin clk_r_REG515_S1/CK 
Endpoint:   clk_r_REG515_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG515_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.400
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG515_S1 | CK ^        |          |       |   0.012 |   -0.297 | 
     | clk_r_REG515_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.289 |   -0.021 | 
     | U1425           | B1 ^ -> Y ^ | AO22X1TR | 0.111 |   0.400 |    0.091 | 
     | clk_r_REG515_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 297: MET Hold Check with Pin clk_r_REG177_S1/CK 
Endpoint:   clk_r_REG177_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG177_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.399
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG177_S1 | CK ^        |          |       |   0.011 |   -0.298 | 
     | clk_r_REG177_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.285 |   -0.025 | 
     | U1191           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.399 |    0.089 | 
     | clk_r_REG177_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 298: MET Hold Check with Pin clk_r_REG174_S1/CK 
Endpoint:   clk_r_REG174_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG174_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.399
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG174_S1 | CK ^        |          |       |   0.012 |   -0.297 | 
     | clk_r_REG174_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.028 | 
     | U1187           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.399 |    0.089 | 
     | clk_r_REG174_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 299: MET Hold Check with Pin clk_r_REG293_S1/CK 
Endpoint:   clk_r_REG293_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG293_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.397
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG293_S1 | CK ^        |          |       |   0.010 |   -0.299 | 
     | clk_r_REG293_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.285 |   -0.025 | 
     | U1293           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.397 |    0.088 | 
     | clk_r_REG293_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 300: MET Hold Check with Pin clk_r_REG305_S1/CK 
Endpoint:   clk_r_REG305_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG305_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.399
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG305_S1 | CK ^        |          |       |   0.012 |   -0.298 | 
     | clk_r_REG305_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.285 |   -0.024 | 
     | U15             | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.399 |    0.090 | 
     | clk_r_REG305_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 301: MET Hold Check with Pin clk_r_REG370_S1/CK 
Endpoint:   clk_r_REG370_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG370_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.400
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG370_S1 | CK ^        |          |       |   0.012 |   -0.297 | 
     | clk_r_REG370_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.285 |   -0.025 | 
     | U1305           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.400 |    0.090 | 
     | clk_r_REG370_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 302: MET Hold Check with Pin clk_r_REG518_S1/CK 
Endpoint:   clk_r_REG518_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG518_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.399
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG518_S1 | CK ^        |          |       |   0.012 |   -0.297 | 
     | clk_r_REG518_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.027 | 
     | U1427           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.399 |    0.090 | 
     | clk_r_REG518_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 303: MET Hold Check with Pin clk_r_REG416_S1/CK 
Endpoint:   clk_r_REG416_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG416_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.389
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG416_S1 | CK ^        |          |       |   0.001 |   -0.309 | 
     | clk_r_REG416_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.277 |   -0.032 | 
     | U1338           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.389 |    0.079 | 
     | clk_r_REG416_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 304: MET Hold Check with Pin clk_r_REG276_S1/CK 
Endpoint:   clk_r_REG276_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG276_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.400
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG276_S1 | CK ^        |          |       |   0.012 |   -0.297 | 
     | clk_r_REG276_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.027 | 
     | U1237           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.400 |    0.090 | 
     | clk_r_REG276_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 305: MET Hold Check with Pin clk_r_REG391_S1/CK 
Endpoint:   clk_r_REG391_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG391_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.401
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG391_S1 | CK ^        |          |       |   0.012 |   -0.297 | 
     | clk_r_REG391_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.287 |   -0.023 | 
     | U559            | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.401 |    0.091 | 
     | clk_r_REG391_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 306: MET Hold Check with Pin clk_r_REG493_S1/CK 
Endpoint:   clk_r_REG493_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG493_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.400
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG493_S1 | CK ^        |          |       |   0.012 |   -0.298 | 
     | clk_r_REG493_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.288 |   -0.022 | 
     | U1389           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.400 |    0.091 | 
     | clk_r_REG493_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 307: MET Hold Check with Pin clk_r_REG238_S1/CK 
Endpoint:   clk_r_REG238_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG238_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.400
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG238_S1 | CK ^        |          |       |   0.012 |   -0.298 | 
     | clk_r_REG238_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.027 | 
     | U1212           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.400 |    0.090 | 
     | clk_r_REG238_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 308: MET Hold Check with Pin clk_r_REG440_S1/CK 
Endpoint:   clk_r_REG440_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG440_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.399
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG440_S1 | CK ^        |          |       |   0.012 |   -0.298 | 
     | clk_r_REG440_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.282 |   -0.028 | 
     | U1380           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.399 |    0.089 | 
     | clk_r_REG440_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 309: MET Hold Check with Pin clk_r_REG425_S1/CK 
Endpoint:   clk_r_REG425_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG425_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.398
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG425_S1 | CK ^        |          |       |   0.010 |   -0.300 | 
     | clk_r_REG425_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.282 |   -0.028 | 
     | U1386           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.398 |    0.088 | 
     | clk_r_REG425_S1 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 310: MET Hold Check with Pin clk_r_REG262_S1/CK 
Endpoint:   clk_r_REG262_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG262_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.399
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG262_S1 | CK ^        |          |       |   0.012 |   -0.298 | 
     | clk_r_REG262_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.030 | 
     | U1254           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.399 |    0.089 | 
     | clk_r_REG262_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 311: MET Hold Check with Pin clk_r_REG412_S1/CK 
Endpoint:   clk_r_REG412_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG412_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.400
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG412_S1 | CK ^        |          |       |   0.011 |   -0.299 | 
     | clk_r_REG412_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.287 |   -0.023 | 
     | U1334           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.400 |    0.090 | 
     | clk_r_REG412_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 312: MET Hold Check with Pin clk_r_REG387_S1/CK 
Endpoint:   clk_r_REG387_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG387_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.399
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG387_S1 | CK ^        |          |       |   0.010 |   -0.300 | 
     | clk_r_REG387_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.287 |   -0.023 | 
     | U570            | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.399 |    0.089 | 
     | clk_r_REG387_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 313: MET Hold Check with Pin clk_r_REG461_S1/CK 
Endpoint:   clk_r_REG461_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG461_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.399
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG461_S1 | CK ^        |          |       |   0.011 |   -0.299 | 
     | clk_r_REG461_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.282 |   -0.028 | 
     | U1370           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.399 |    0.089 | 
     | clk_r_REG461_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 314: MET Hold Check with Pin clk_r_REG500_S1/CK 
Endpoint:   clk_r_REG500_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG500_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.399
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG500_S1 | CK ^        |          |       |   0.011 |   -0.299 | 
     | clk_r_REG500_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.286 |   -0.024 | 
     | U1396           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.399 |    0.089 | 
     | clk_r_REG500_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 315: MET Hold Check with Pin clk_r_REG420_S1/CK 
Endpoint:   clk_r_REG420_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG420_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.397
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG420_S1 | CK ^        |          |       |   0.009 |   -0.301 | 
     | clk_r_REG420_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.267 |   0.276 |   -0.034 | 
     | U549            | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.397 |    0.086 | 
     | clk_r_REG420_S1 | D ^         | DFFQX1TR | 0.000 |   0.397 |    0.086 | 
     +-----------------------------------------------------------------------+ 
Path 316: MET Hold Check with Pin clk_r_REG206_S1/CK 
Endpoint:   clk_r_REG206_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG206_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.399
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG206_S1 | CK ^        |          |       |   0.011 |   -0.299 | 
     | clk_r_REG206_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.285 |   -0.025 | 
     | U1232           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.399 |    0.089 | 
     | clk_r_REG206_S1 | D ^         | DFFQX1TR | 0.000 |   0.399 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 317: MET Hold Check with Pin clk_r_REG380_S1/CK 
Endpoint:   clk_r_REG380_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG380_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.389
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG380_S1 | CK ^        |          |       |   0.001 |   -0.309 | 
     | clk_r_REG380_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.272 |   -0.038 | 
     | U560            | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.389 |    0.078 | 
     | clk_r_REG380_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 318: MET Hold Check with Pin clk_r_REG482_S1/CK 
Endpoint:   clk_r_REG482_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG482_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.400
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG482_S1 | CK ^        |          |       |   0.012 |   -0.298 | 
     | clk_r_REG482_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.287 |   -0.023 | 
     | U1409           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.400 |    0.090 | 
     | clk_r_REG482_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 319: MET Hold Check with Pin clk_r_REG415_S1/CK 
Endpoint:   clk_r_REG415_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG415_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.390
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG415_S1 | CK ^        |          |       |   0.001 |   -0.309 | 
     | clk_r_REG415_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.277 |   -0.034 | 
     | U1337           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.390 |    0.079 | 
     | clk_r_REG415_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 320: MET Hold Check with Pin clk_r_REG435_S1/CK 
Endpoint:   clk_r_REG435_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG435_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.400
  Slack Time                    0.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG435_S1 | CK ^        |          |       |   0.012 |   -0.298 | 
     | clk_r_REG435_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.281 |   -0.029 | 
     | U561            | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.400 |    0.090 | 
     | clk_r_REG435_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 321: MET Hold Check with Pin clk_r_REG170_S1/CK 
Endpoint:   clk_r_REG170_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG170_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.401
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG170_S1 | CK ^        |          |       |   0.013 |   -0.298 | 
     | clk_r_REG170_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.285 |   -0.026 | 
     | U1183           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.401 |    0.090 | 
     | clk_r_REG170_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 322: MET Hold Check with Pin clk_r_REG327_S1/CK 
Endpoint:   clk_r_REG327_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG327_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.389
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG327_S1 | CK ^        |          |       |   0.001 |   -0.309 | 
     | clk_r_REG327_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.273 |   -0.038 | 
     | U1275           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.389 |    0.078 | 
     | clk_r_REG327_S1 | D ^         | DFFQX1TR | 0.000 |   0.389 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 323: MET Hold Check with Pin clk_r_REG319_S1/CK 
Endpoint:   clk_r_REG319_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG319_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.401
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG319_S1 | CK ^        |          |       |   0.012 |   -0.298 | 
     | clk_r_REG319_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.286 |   -0.025 | 
     | U1267           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.401 |    0.090 | 
     | clk_r_REG319_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 324: MET Hold Check with Pin clk_r_REG350_S1/CK 
Endpoint:   clk_r_REG350_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG350_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.401
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG350_S1 | CK ^        |          |       |   0.012 |   -0.298 | 
     | clk_r_REG350_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.288 |   -0.023 | 
     | U1316           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.401 |    0.090 | 
     | clk_r_REG350_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 325: MET Hold Check with Pin clk_r_REG367_S1/CK 
Endpoint:   clk_r_REG367_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG367_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.400
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG367_S1 | CK ^        |          |       |   0.012 |   -0.299 | 
     | clk_r_REG367_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.029 | 
     | U1302           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.400 |    0.089 | 
     | clk_r_REG367_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 326: MET Hold Check with Pin clk_r_REG224_S1/CK 
Endpoint:   clk_r_REG224_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG224_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.401
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG224_S1 | CK ^        |          |       |   0.012 |   -0.298 | 
     | clk_r_REG224_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.028 | 
     | U1229           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.401 |    0.090 | 
     | clk_r_REG224_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 327: MET Hold Check with Pin clk_r_REG328_S1/CK 
Endpoint:   clk_r_REG328_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG328_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.391
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG328_S1 | CK ^        |          |       |   0.001 |   -0.310 | 
     | clk_r_REG328_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.281 |   -0.030 | 
     | U1276           | B1 ^ -> Y ^ | AO22X1TR | 0.110 |   0.391 |    0.080 | 
     | clk_r_REG328_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.080 | 
     +-----------------------------------------------------------------------+ 
Path 328: MET Hold Check with Pin clk_r_REG339_S1/CK 
Endpoint:   clk_r_REG339_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG339_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.391
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG339_S1 | CK ^        |          |       |   0.004 |   -0.308 | 
     | clk_r_REG339_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.269 |   -0.042 | 
     | U1326           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.391 |    0.080 | 
     | clk_r_REG339_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.080 | 
     +-----------------------------------------------------------------------+ 
Path 329: MET Hold Check with Pin clk_r_REG532_S1/CK 
Endpoint:   clk_r_REG532_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG532_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.401
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG532_S1 | CK ^        |          |       |   0.012 |   -0.299 | 
     | clk_r_REG532_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.283 |   -0.028 | 
     | U218            | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.401 |    0.090 | 
     | clk_r_REG532_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 330: MET Hold Check with Pin clk_r_REG346_S1/CK 
Endpoint:   clk_r_REG346_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG346_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.402
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG346_S1 | CK ^        |          |       |   0.013 |   -0.299 | 
     | clk_r_REG346_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.285 |   -0.027 | 
     | U1314           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.402 |    0.090 | 
     | clk_r_REG346_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 331: MET Hold Check with Pin clk_r_REG189_S1/CK 
Endpoint:   clk_r_REG189_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG189_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.400
  Slack Time                    0.311
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG189_S1 | CK ^        |          |       |   0.011 |   -0.300 | 
     | clk_r_REG189_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.285 |   -0.026 | 
     | U1156           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.400 |    0.088 | 
     | clk_r_REG189_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 332: MET Hold Check with Pin clk_r_REG397_S1/CK 
Endpoint:   clk_r_REG397_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG397_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.401
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG397_S1 | CK ^        |          |       |   0.012 |   -0.300 | 
     | clk_r_REG397_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.288 |   -0.024 | 
     | U1350           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.401 |    0.090 | 
     | clk_r_REG397_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 333: MET Hold Check with Pin clk_r_REG388_S1/CK 
Endpoint:   clk_r_REG388_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG388_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.400
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG388_S1 | CK ^        |          |       |   0.010 |   -0.301 | 
     | clk_r_REG388_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.284 |   -0.028 | 
     | U1343           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.400 |    0.088 | 
     | clk_r_REG388_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 334: MET Hold Check with Pin clk_r_REG426_S1/CK 
Endpoint:   clk_r_REG426_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG426_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.400
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG426_S1 | CK ^        |          |       |   0.011 |   -0.300 | 
     | clk_r_REG426_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.285 |   -0.027 | 
     | U1387           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.400 |    0.089 | 
     | clk_r_REG426_S1 | D ^         | DFFQX1TR | 0.000 |   0.400 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 335: MET Hold Check with Pin clk_r_REG544_S1/CK 
Endpoint:   clk_r_REG544_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG544_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.404
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG544_S1 | CK ^        |          |       |   0.014 |   -0.298 | 
     | clk_r_REG544_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.292 |   -0.020 | 
     | U1439           | B1 ^ -> Y ^ | AO22X1TR | 0.112 |   0.404 |    0.093 | 
     | clk_r_REG544_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.093 | 
     +-----------------------------------------------------------------------+ 
Path 336: MET Hold Check with Pin clk_r_REG516_S1/CK 
Endpoint:   clk_r_REG516_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG516_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.402
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG516_S1 | CK ^        |          |       |   0.013 |   -0.299 | 
     | clk_r_REG516_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.280 |   -0.031 | 
     | U1426           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.402 |    0.090 | 
     | clk_r_REG516_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 337: MET Hold Check with Pin clk_r_REG366_S1/CK 
Endpoint:   clk_r_REG366_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG366_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.402
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG366_S1 | CK ^        |          |       |   0.012 |   -0.300 | 
     | clk_r_REG366_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.285 |   -0.027 | 
     | U1301           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.402 |    0.089 | 
     | clk_r_REG366_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 338: MET Hold Check with Pin clk_r_REG505_S1/CK 
Endpoint:   clk_r_REG505_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG505_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.401
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG505_S1 | CK ^        |          |       |   0.011 |   -0.301 | 
     | clk_r_REG505_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.284 |   -0.029 | 
     | U1401           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.401 |    0.088 | 
     | clk_r_REG505_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 339: MET Hold Check with Pin clk_r_REG496_S1/CK 
Endpoint:   clk_r_REG496_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG496_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.402
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG496_S1 | CK ^        |          |       |   0.012 |   -0.300 | 
     | clk_r_REG496_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.285 |   -0.027 | 
     | U1392           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.402 |    0.090 | 
     | clk_r_REG496_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 340: MET Hold Check with Pin clk_r_REG303_S1/CK 
Endpoint:   clk_r_REG303_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG303_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.403
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG303_S1 | CK ^        |          |       |   0.012 |   -0.300 | 
     | clk_r_REG303_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.289 |   -0.024 | 
     | U555            | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.403 |    0.091 | 
     | clk_r_REG303_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 341: MET Hold Check with Pin clk_r_REG479_S1/CK 
Endpoint:   clk_r_REG479_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG479_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.403
  Slack Time                    0.312
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG479_S1 | CK ^        |          |       |   0.012 |   -0.300 | 
     | clk_r_REG479_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.288 |   -0.024 | 
     | U563            | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.403 |    0.091 | 
     | clk_r_REG479_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 342: MET Hold Check with Pin clk_r_REG4_S3/CK 
Endpoint:   clk_r_REG4_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG4_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.412
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |               |              |             |       |  Time   |   Time   | 
     |---------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG4_S3 | CK ^         |             |       |   0.005 |   -0.308 | 
     | clk_r_REG4_S3 | CK ^ -> Q v  | DFFQX1TR    | 0.300 |   0.304 |   -0.008 | 
     | U601          | A1N v -> Y v | OAI2BB2XLTR | 0.108 |   0.412 |    0.099 | 
     | clk_r_REG4_S3 | D v          | DFFQX1TR    | 0.000 |   0.412 |    0.099 | 
     +-------------------------------------------------------------------------+ 
Path 343: MET Hold Check with Pin clk_r_REG365_S1/CK 
Endpoint:   clk_r_REG365_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG365_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.401
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG365_S1 | CK ^        |          |       |   0.012 |   -0.301 | 
     | clk_r_REG365_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.269 |   0.280 |   -0.032 | 
     | U1300           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.401 |    0.089 | 
     | clk_r_REG365_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 344: MET Hold Check with Pin clk_r_REG258_S1/CK 
Endpoint:   clk_r_REG258_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG258_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.404
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG258_S1 | CK ^        |          |       |   0.014 |   -0.299 | 
     | clk_r_REG258_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.287 |   -0.025 | 
     | U1252           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.404 |    0.092 | 
     | clk_r_REG258_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 345: MET Hold Check with Pin clk_r_REG216_S1/CK 
Endpoint:   clk_r_REG216_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG216_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.403
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG216_S1 | CK ^        |          |       |   0.012 |   -0.301 | 
     | clk_r_REG216_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.288 |   -0.025 | 
     | U1222           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.403 |    0.090 | 
     | clk_r_REG216_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 346: MET Hold Check with Pin clk_r_REG212_S1/CK 
Endpoint:   clk_r_REG212_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG212_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.401
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG212_S1 | CK ^        |          |       |   0.010 |   -0.303 | 
     | clk_r_REG212_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.284 |   -0.029 | 
     | U1219           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.401 |    0.088 | 
     | clk_r_REG212_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 347: MET Hold Check with Pin clk_r_REG547_S1/CK 
Endpoint:   clk_r_REG547_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG547_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.391
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG547_S1 | CK ^        |          |       |   0.001 |   -0.312 | 
     | clk_r_REG547_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.271 |   -0.042 | 
     | U1442           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.391 |    0.078 | 
     | clk_r_REG547_S1 | D ^         | DFFQX1TR | 0.000 |   0.391 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 348: MET Hold Check with Pin clk_r_REG204_S1/CK 
Endpoint:   clk_r_REG204_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG204_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.392
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG204_S1 | CK ^        |          |       |   0.001 |   -0.312 | 
     | clk_r_REG204_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.278 |   -0.035 | 
     | U20             | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.392 |    0.079 | 
     | clk_r_REG204_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 349: MET Hold Check with Pin clk_r_REG248_S1/CK 
Endpoint:   clk_r_REG248_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG248_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.401
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG248_S1 | CK ^        |          |       |   0.010 |   -0.303 | 
     | clk_r_REG248_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.286 |   -0.027 | 
     | U554            | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.401 |    0.088 | 
     | clk_r_REG248_S1 | D ^         | DFFQX1TR | 0.000 |   0.401 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 350: MET Hold Check with Pin clk_r_REG355_S1/CK 
Endpoint:   clk_r_REG355_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG355_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.403
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG355_S1 | CK ^        |          |       |   0.012 |   -0.301 | 
     | clk_r_REG355_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.287 |   -0.026 | 
     | U1321           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.403 |    0.090 | 
     | clk_r_REG355_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 351: MET Hold Check with Pin clk_r_REG347_S1/CK 
Endpoint:   clk_r_REG347_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG347_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.404
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG347_S1 | CK ^        |          |       |   0.012 |   -0.301 | 
     | clk_r_REG347_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.287 |   -0.026 | 
     | U557            | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.404 |    0.090 | 
     | clk_r_REG347_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 352: MET Hold Check with Pin clk_r_REG302_S1/CK 
Endpoint:   clk_r_REG302_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG302_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.405
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG302_S1 | CK ^        |          |       |   0.014 |   -0.299 | 
     | clk_r_REG302_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.289 |   -0.024 | 
     | U1283           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.405 |    0.092 | 
     | clk_r_REG302_S1 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 353: MET Hold Check with Pin clk_r_REG225_S1/CK 
Endpoint:   clk_r_REG225_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG225_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.390
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG225_S1 | CK ^        |          |       |   0.000 |   -0.313 | 
     | clk_r_REG225_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.268 |   0.269 |   -0.045 | 
     | U1230           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.390 |    0.077 | 
     | clk_r_REG225_S1 | D ^         | DFFQX1TR | 0.000 |   0.390 |    0.077 | 
     +-----------------------------------------------------------------------+ 
Path 354: MET Hold Check with Pin clk_r_REG356_S1/CK 
Endpoint:   clk_r_REG356_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG356_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.392
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG356_S1 | CK ^        |          |       |   0.001 |   -0.312 | 
     | clk_r_REG356_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.278 |   -0.035 | 
     | U1322           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.392 |    0.079 | 
     | clk_r_REG356_S1 | D ^         | DFFQX1TR | 0.000 |   0.392 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 355: MET Hold Check with Pin clk_r_REG441_S1/CK 
Endpoint:   clk_r_REG441_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG441_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.402
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG441_S1 | CK ^        |          |       |   0.012 |   -0.302 | 
     | clk_r_REG441_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.284 |   -0.029 | 
     | U1381           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.402 |    0.089 | 
     | clk_r_REG441_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 356: MET Hold Check with Pin clk_r_REG45_S3/CK 
Endpoint:   clk_r_REG45_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG45_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.396
  Slack Time                    0.313
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG45_S3 | CK ^        |          |       |   0.005 |   -0.309 | 
     | clk_r_REG45_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.280 |   -0.033 | 
     | U1136          | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.396 |    0.082 | 
     | clk_r_REG45_S3 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.082 | 
     +----------------------------------------------------------------------+ 
Path 357: MET Hold Check with Pin clk_r_REG541_S1/CK 
Endpoint:   clk_r_REG541_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG541_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.403
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG541_S1 | CK ^        |          |       |   0.012 |   -0.302 | 
     | clk_r_REG541_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.286 |   -0.027 | 
     | U1436           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.403 |    0.090 | 
     | clk_r_REG541_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 358: MET Hold Check with Pin clk_r_REG408_S1/CK 
Endpoint:   clk_r_REG408_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG408_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.403
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG408_S1 | CK ^        |          |       |   0.012 |   -0.301 | 
     | clk_r_REG408_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.270 |   0.282 |   -0.032 | 
     | U1330           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.403 |    0.089 | 
     | clk_r_REG408_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 359: MET Hold Check with Pin clk_r_REG234_S1/CK 
Endpoint:   clk_r_REG234_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG234_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.402
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG234_S1 | CK ^        |          |       |   0.011 |   -0.303 | 
     | clk_r_REG234_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.283 |   -0.031 | 
     | U1208           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.402 |    0.088 | 
     | clk_r_REG234_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 360: MET Hold Check with Pin clk_r_REG443_S1/CK 
Endpoint:   clk_r_REG443_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG443_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.403
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG443_S1 | CK ^        |          |       |   0.012 |   -0.302 | 
     | clk_r_REG443_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.031 | 
     | U1383           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.403 |    0.089 | 
     | clk_r_REG443_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 361: MET Hold Check with Pin clk_r_REG396_S1/CK 
Endpoint:   clk_r_REG396_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG396_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.404
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG396_S1 | CK ^        |          |       |   0.012 |   -0.302 | 
     | clk_r_REG396_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.288 |   -0.026 | 
     | U1349           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.404 |    0.090 | 
     | clk_r_REG396_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 362: MET Hold Check with Pin clk_r_REG398_S1/CK 
Endpoint:   clk_r_REG398_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG398_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.403
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG398_S1 | CK ^        |          |       |   0.012 |   -0.302 | 
     | clk_r_REG398_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.284 |   -0.030 | 
     | U1351           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.403 |    0.089 | 
     | clk_r_REG398_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 363: MET Early External Delay Assertion 
Endpoint:   pk_out_PE_state__0_ (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG64_S5/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.314
  Slack Time                    0.314
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +--------------------------------------------------------------------------------+ 
     |    Instance    |          Arc          |   Cell   | Delay | Arrival | Required | 
     |                |                       |          |       |  Time   |   Time   | 
     |----------------+-----------------------+----------+-------+---------+----------| 
     | clk_r_REG64_S5 | CK ^                  |          |       |   0.003 |   -0.311 | 
     | clk_r_REG64_S5 | CK ^ -> Q ^           | DFFQX1TR | 0.311 |   0.314 |   -0.000 | 
     |                | pk_out_PE_state__0_ ^ |          | 0.000 |   0.314 |    0.000 | 
     +--------------------------------------------------------------------------------+ 
Path 364: MET Hold Check with Pin clk_r_REG342_S1/CK 
Endpoint:   clk_r_REG342_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG342_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.403
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG342_S1 | CK ^        |          |       |   0.011 |   -0.304 | 
     | clk_r_REG342_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.286 |   -0.028 | 
     | U1311           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.403 |    0.089 | 
     | clk_r_REG342_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 365: MET Early External Delay Assertion 
Endpoint:   pk_out_PE_state__2_ (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG52_S4/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.315
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +--------------------------------------------------------------------------------+ 
     |    Instance    |          Arc          |   Cell   | Delay | Arrival | Required | 
     |                |                       |          |       |  Time   |   Time   | 
     |----------------+-----------------------+----------+-------+---------+----------| 
     | clk_r_REG52_S4 | CK ^                  |          |       |   0.003 |   -0.311 | 
     | clk_r_REG52_S4 | CK ^ -> Q ^           | DFFQX1TR | 0.311 |   0.314 |   -0.000 | 
     |                | pk_out_PE_state__2_ ^ |          | 0.000 |   0.315 |    0.000 | 
     +--------------------------------------------------------------------------------+ 
Path 366: MET Hold Check with Pin clk_r_REG458_S1/CK 
Endpoint:   clk_r_REG458_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG458_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.404
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG458_S1 | CK ^        |          |       |   0.012 |   -0.303 | 
     | clk_r_REG458_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.287 |   -0.027 | 
     | U1367           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.404 |    0.090 | 
     | clk_r_REG458_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 367: MET Hold Check with Pin clk_r_REG389_S1/CK 
Endpoint:   clk_r_REG389_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG389_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.406
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG389_S1 | CK ^        |          |       |   0.014 |   -0.301 | 
     | clk_r_REG389_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.285 |   -0.030 | 
     | U1344           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.406 |    0.091 | 
     | clk_r_REG389_S1 | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 368: MET Hold Check with Pin clk_r_REG480_S1/CK 
Endpoint:   clk_r_REG480_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG480_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.405
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG480_S1 | CK ^        |          |       |   0.012 |   -0.303 | 
     | clk_r_REG480_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.287 |   -0.028 | 
     | U1408           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.405 |    0.090 | 
     | clk_r_REG480_S1 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 369: MET Hold Check with Pin clk_r_REG169_S1/CK 
Endpoint:   clk_r_REG169_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG169_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.405
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG169_S1 | CK ^        |          |       |   0.013 |   -0.302 | 
     | clk_r_REG169_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.290 |   -0.024 | 
     | U1181           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.405 |    0.091 | 
     | clk_r_REG169_S1 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 370: MET Hold Check with Pin clk_r_REG353_S1/CK 
Endpoint:   clk_r_REG353_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG353_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.405
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG353_S1 | CK ^        |          |       |   0.012 |   -0.303 | 
     | clk_r_REG353_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.289 |   -0.026 | 
     | U1319           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.405 |    0.090 | 
     | clk_r_REG353_S1 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 371: MET Hold Check with Pin clk_r_REG469_S1/CK 
Endpoint:   clk_r_REG469_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG469_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.403
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG469_S1 | CK ^        |          |       |   0.010 |   -0.305 | 
     | clk_r_REG469_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.284 |   -0.030 | 
     | U1417           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.403 |    0.088 | 
     | clk_r_REG469_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 372: MET Hold Check with Pin clk_r_REG502_S1/CK 
Endpoint:   clk_r_REG502_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG502_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.405
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG502_S1 | CK ^        |          |       |   0.012 |   -0.303 | 
     | clk_r_REG502_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.290 |   -0.025 | 
     | U1398           | B1 ^ -> Y ^ | AO22X1TR | 0.115 |   0.405 |    0.090 | 
     | clk_r_REG502_S1 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 373: MET Early External Delay Assertion 
Endpoint:   pk_out_PE_state__1_ (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG58_S4/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.315
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +--------------------------------------------------------------------------------+ 
     |    Instance    |          Arc          |   Cell   | Delay | Arrival | Required | 
     |                |                       |          |       |  Time   |   Time   | 
     |----------------+-----------------------+----------+-------+---------+----------| 
     | clk_r_REG58_S4 | CK ^                  |          |       |   0.003 |   -0.312 | 
     | clk_r_REG58_S4 | CK ^ -> Q v           | DFFQX1TR | 0.312 |   0.315 |   -0.000 | 
     |                | pk_out_PE_state__1_ v |          | 0.000 |   0.315 |    0.000 | 
     +--------------------------------------------------------------------------------+ 
Path 374: MET Hold Check with Pin clk_r_REG438_S1/CK 
Endpoint:   clk_r_REG438_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG438_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.406
  Slack Time                    0.315
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG438_S1 | CK ^        |          |       |   0.012 |   -0.303 | 
     | clk_r_REG438_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.292 |   -0.023 | 
     | U1378           | B1 ^ -> Y ^ | AO22X1TR | 0.113 |   0.406 |    0.091 | 
     | clk_r_REG438_S1 | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 375: MET Hold Check with Pin clk_r_REG508_S1/CK 
Endpoint:   clk_r_REG508_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG508_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.402
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG508_S1 | CK ^        |          |       |   0.009 |   -0.306 | 
     | clk_r_REG508_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.281 |   -0.035 | 
     | U551            | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.402 |    0.086 | 
     | clk_r_REG508_S1 | D ^         | DFFQX1TR | 0.000 |   0.402 |    0.086 | 
     +-----------------------------------------------------------------------+ 
Path 376: MET Hold Check with Pin clk_r_REG298_S1/CK 
Endpoint:   clk_r_REG298_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG298_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.403
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG298_S1 | CK ^        |          |       |   0.009 |   -0.306 | 
     | clk_r_REG298_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.285 |   -0.031 | 
     | U1280           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.403 |    0.087 | 
     | clk_r_REG298_S1 | D ^         | DFFQX1TR | 0.000 |   0.403 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 377: MET Hold Check with Pin clk_r_REG503_S1/CK 
Endpoint:   clk_r_REG503_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG503_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.394
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG503_S1 | CK ^        |          |       |   0.001 |   -0.315 | 
     | clk_r_REG503_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.276 |   -0.039 | 
     | U1399           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.394 |    0.078 | 
     | clk_r_REG503_S1 | D ^         | DFFQX1TR | 0.000 |   0.394 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 378: MET Hold Check with Pin clk_r_REG173_S1/CK 
Endpoint:   clk_r_REG173_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG173_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.405
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG173_S1 | CK ^        |          |       |   0.012 |   -0.304 | 
     | clk_r_REG173_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.286 |   -0.030 | 
     | U1186           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.405 |    0.089 | 
     | clk_r_REG173_S1 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 379: MET Hold Check with Pin clk_r_REG371_S1/CK 
Endpoint:   clk_r_REG371_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG371_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.395
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG371_S1 | CK ^        |          |       |   0.001 |   -0.315 | 
     | clk_r_REG371_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.282 |   -0.035 | 
     | U1306           | B1 ^ -> Y ^ | AO22X1TR | 0.114 |   0.395 |    0.079 | 
     | clk_r_REG371_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 380: MET Hold Check with Pin clk_r_REG39_S3/CK 
Endpoint:   clk_r_REG39_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG39_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.398
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG39_S3 | CK ^        |          |       |   0.005 |   -0.312 | 
     | clk_r_REG39_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.282 |   -0.034 | 
     | U1139          | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.398 |    0.082 | 
     | clk_r_REG39_S3 | D ^         | DFFQX1TR | 0.000 |   0.398 |    0.082 | 
     +----------------------------------------------------------------------+ 
Path 381: MET Hold Check with Pin clk_r_REG307_S1/CK 
Endpoint:   clk_r_REG307_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG307_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.406
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG307_S1 | CK ^        |          |       |   0.012 |   -0.304 | 
     | clk_r_REG307_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.287 |   -0.029 | 
     | U1286           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.406 |    0.089 | 
     | clk_r_REG307_S1 | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 382: MET Hold Check with Pin clk_r_REG410_S1/CK 
Endpoint:   clk_r_REG410_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG410_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.406
  Slack Time                    0.316
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG410_S1 | CK ^        |          |       |   0.012 |   -0.305 | 
     | clk_r_REG410_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.288 |   -0.028 | 
     | U1332           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.406 |    0.089 | 
     | clk_r_REG410_S1 | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 383: MET Hold Check with Pin clk_r_REG282_S1/CK 
Endpoint:   clk_r_REG282_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG282_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.407
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG282_S1 | CK ^        |          |       |   0.012 |   -0.304 | 
     | clk_r_REG282_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.290 |   -0.026 | 
     | U1243           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.407 |    0.090 | 
     | clk_r_REG282_S1 | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 384: MET Hold Check with Pin clk_r_REG539_S1/CK 
Endpoint:   clk_r_REG539_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG539_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.407
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG539_S1 | CK ^        |          |       |   0.012 |   -0.304 | 
     | clk_r_REG539_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.289 |   -0.028 | 
     | U1434           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.407 |    0.091 | 
     | clk_r_REG539_S1 | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 385: MET Hold Check with Pin clk_r_REG279_S1/CK 
Endpoint:   clk_r_REG279_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG279_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.405
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG279_S1 | CK ^        |          |       |   0.011 |   -0.305 | 
     | clk_r_REG279_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.034 | 
     | U1240           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.405 |    0.088 | 
     | clk_r_REG279_S1 | D ^         | DFFQX1TR | 0.000 |   0.405 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 386: MET Hold Check with Pin clk_r_REG250_S1/CK 
Endpoint:   clk_r_REG250_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG250_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.404
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG250_S1 | CK ^        |          |       |   0.009 |   -0.307 | 
     | clk_r_REG250_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.285 |   -0.032 | 
     | U1263           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.404 |    0.087 | 
     | clk_r_REG250_S1 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 387: MET Hold Check with Pin clk_r_REG60_S1/CK 
Endpoint:   clk_r_REG60_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG59_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.411
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG59_S1 | CK ^        |           |       |   0.002 |   -0.315 | 
     | clk_r_REG59_S1 | CK ^ -> Q v | DFFQX1TR  | 0.296 |   0.298 |   -0.019 | 
     | U1704          | AN v -> Y v | NOR2BX1TR | 0.113 |   0.411 |    0.094 | 
     | clk_r_REG60_S1 | D v         | DFFQX1TR  | 0.000 |   0.411 |    0.094 | 
     +-----------------------------------------------------------------------+ 
Path 388: MET Hold Check with Pin clk_r_REG239_S1/CK 
Endpoint:   clk_r_REG239_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG239_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.396
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG239_S1 | CK ^        |          |       |   0.001 |   -0.316 | 
     | clk_r_REG239_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.277 |   -0.041 | 
     | U1213           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.396 |    0.079 | 
     | clk_r_REG239_S1 | D ^         | DFFQX1TR | 0.000 |   0.396 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 389: MET Hold Check with Pin clk_r_REG217_S1/CK 
Endpoint:   clk_r_REG217_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG217_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.407
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG217_S1 | CK ^        |          |       |   0.012 |   -0.305 | 
     | clk_r_REG217_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.291 |   -0.026 | 
     | U16             | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.407 |    0.090 | 
     | clk_r_REG217_S1 | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 390: MET Hold Check with Pin clk_r_REG372_S1/CK 
Endpoint:   clk_r_REG372_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG372_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.395
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG372_S1 | CK ^        |          |       |   0.001 |   -0.316 | 
     | clk_r_REG372_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.275 |   -0.042 | 
     | U1307           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.395 |    0.078 | 
     | clk_r_REG372_S1 | D ^         | DFFQX1TR | 0.000 |   0.395 |    0.078 | 
     +-----------------------------------------------------------------------+ 
Path 391: MET Hold Check with Pin clk_r_REG485_S1/CK 
Endpoint:   clk_r_REG485_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG485_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.407
  Slack Time                    0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG485_S1 | CK ^        |          |       |   0.012 |   -0.305 | 
     | clk_r_REG485_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.289 |   -0.028 | 
     | U1412           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.407 |    0.090 | 
     | clk_r_REG485_S1 | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 392: MET Hold Check with Pin clk_r_REG474_S1/CK 
Endpoint:   clk_r_REG474_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG474_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.407
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG474_S1 | CK ^        |          |       |   0.012 |   -0.305 | 
     | clk_r_REG474_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.286 |   -0.032 | 
     | U1404           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.407 |    0.090 | 
     | clk_r_REG474_S1 | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 393: MET Hold Check with Pin clk_r_REG336_S1/CK 
Endpoint:   clk_r_REG336_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG336_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.410
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG336_S1 | CK ^        |          |       |   0.014 |   -0.304 | 
     | clk_r_REG336_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.293 |   -0.024 | 
     | U558            | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.410 |    0.092 | 
     | clk_r_REG336_S1 | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 394: MET Hold Check with Pin clk_r_REG437_S1/CK 
Endpoint:   clk_r_REG437_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG437_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.407
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG437_S1 | CK ^        |          |       |   0.012 |   -0.306 | 
     | clk_r_REG437_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.291 |   -0.027 | 
     | U573            | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.407 |    0.089 | 
     | clk_r_REG437_S1 | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 395: MET Hold Check with Pin clk_r_REG257_S1/CK 
Endpoint:   clk_r_REG257_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG257_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.408
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG257_S1 | CK ^        |          |       |   0.013 |   -0.305 | 
     | clk_r_REG257_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.291 |   -0.027 | 
     | U1251           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.408 |    0.091 | 
     | clk_r_REG257_S1 | D ^         | DFFQX1TR | 0.000 |   0.408 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 396: MET Hold Check with Pin clk_r_REG188_S1/CK 
Endpoint:   clk_r_REG188_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG188_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.407
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG188_S1 | CK ^        |          |       |   0.012 |   -0.306 | 
     | clk_r_REG188_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.272 |   0.284 |   -0.034 | 
     | U1154           | B1 ^ -> Y ^ | AO22X1TR | 0.123 |   0.407 |    0.089 | 
     | clk_r_REG188_S1 | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 397: MET Hold Check with Pin clk_r_REG457_S1/CK 
Endpoint:   clk_r_REG457_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG457_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.408
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG457_S1 | CK ^        |          |       |   0.013 |   -0.305 | 
     | clk_r_REG457_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.291 |   -0.027 | 
     | U1366           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.408 |    0.090 | 
     | clk_r_REG457_S1 | D ^         | DFFQX1TR | 0.000 |   0.408 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 398: MET Hold Check with Pin clk_r_REG456_S1/CK 
Endpoint:   clk_r_REG456_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG456_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.407
  Slack Time                    0.318
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG456_S1 | CK ^        |          |       |   0.011 |   -0.307 | 
     | clk_r_REG456_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.289 |   -0.029 | 
     | U1365           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.407 |    0.089 | 
     | clk_r_REG456_S1 | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 399: MET Hold Check with Pin clk_r_REG335_S2/CK 
Endpoint:   clk_r_REG335_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG324_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.405
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG324_S1 | CK ^        |           |       |   0.011 |   -0.307 | 
     | clk_r_REG324_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.268 |   0.279 |   -0.040 | 
     | U1674           | A1 ^ -> Y v | AOI22X1TR | 0.049 |   0.328 |    0.009 | 
     | U1677           | B v -> Y ^  | NAND4X1TR | 0.077 |   0.405 |    0.086 | 
     | clk_r_REG335_S2 | D ^         | DFFQX1TR  | 0.000 |   0.405 |    0.086 | 
     +------------------------------------------------------------------------+ 
Path 400: MET Hold Check with Pin clk_r_REG300_S1/CK 
Endpoint:   clk_r_REG300_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG300_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.406
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG300_S1 | CK ^        |          |       |   0.010 |   -0.309 | 
     | clk_r_REG300_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.283 |   -0.036 | 
     | U1281           | B1 ^ -> Y ^ | AO22X1TR | 0.123 |   0.406 |    0.087 | 
     | clk_r_REG300_S1 | D ^         | DFFQX1TR | 0.000 |   0.406 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 401: MET Hold Check with Pin clk_r_REG214_S1/CK 
Endpoint:   clk_r_REG214_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG214_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.411
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG214_S1 | CK ^        |          |       |   0.014 |   -0.305 | 
     | clk_r_REG214_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.290 |   -0.029 | 
     | U1221           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.411 |    0.091 | 
     | clk_r_REG214_S1 | D ^         | DFFQX1TR | 0.000 |   0.411 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 402: MET Hold Check with Pin clk_r_REG470_S1/CK 
Endpoint:   clk_r_REG470_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG470_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.407
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG470_S1 | CK ^        |          |       |   0.011 |   -0.309 | 
     | clk_r_REG470_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.286 |   -0.033 | 
     | U1418           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.407 |    0.087 | 
     | clk_r_REG470_S1 | D ^         | DFFQX1TR | 0.000 |   0.407 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 403: MET Hold Check with Pin clk_r_REG364_S1/CK 
Endpoint:   clk_r_REG364_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG364_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.409
  Slack Time                    0.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG364_S1 | CK ^        |          |       |   0.012 |   -0.307 | 
     | clk_r_REG364_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.278 |   0.290 |   -0.029 | 
     | U1299           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.409 |    0.090 | 
     | clk_r_REG364_S1 | D ^         | DFFQX1TR | 0.000 |   0.409 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 404: MET Hold Check with Pin clk_r_REG354_S1/CK 
Endpoint:   clk_r_REG354_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG354_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.410
  Slack Time                    0.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG354_S1 | CK ^        |          |       |   0.012 |   -0.308 | 
     | clk_r_REG354_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.281 |   0.293 |   -0.026 | 
     | U1320           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.410 |    0.090 | 
     | clk_r_REG354_S1 | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 405: MET Hold Check with Pin clk_r_REG220_S1/CK 
Endpoint:   clk_r_REG220_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG220_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.411
  Slack Time                    0.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG220_S1 | CK ^        |          |       |   0.014 |   -0.306 | 
     | clk_r_REG220_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.289 |   -0.031 | 
     | U1225           | B1 ^ -> Y ^ | AO22X1TR | 0.123 |   0.411 |    0.091 | 
     | clk_r_REG220_S1 | D ^         | DFFQX1TR | 0.000 |   0.411 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 406: MET Hold Check with Pin clk_r_REG481_S1/CK 
Endpoint:   clk_r_REG481_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG481_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.410
  Slack Time                    0.320
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG481_S1 | CK ^        |          |       |   0.012 |   -0.308 | 
     | clk_r_REG481_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.277 |   0.289 |   -0.031 | 
     | U575            | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.410 |    0.089 | 
     | clk_r_REG481_S1 | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 407: MET Hold Check with Pin clk_r_REG97_S1/CK 
Endpoint:   clk_r_REG97_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__3_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.396
  Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.056
     = Beginpoint Arrival Time            0.156
     +-----------------------------------------------------------------------------------+ 
     |    Instance    |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                |                         |           |       |  Time   |   Time   | 
     |----------------+-------------------------+-----------+-------+---------+----------| 
     |                | pe_in_pk_rdb_addr__3_ ^ |           |       |   0.156 |   -0.164 | 
     | U34            | B ^ -> Y v              | NOR2X1TR  | 0.122 |   0.278 |   -0.042 | 
     | U588           | A v -> Y v              | AND2X2TR  | 0.118 |   0.396 |    0.075 | 
     | clk_r_REG97_S1 | D v                     | DFFHQX2TR | 0.000 |   0.396 |    0.075 | 
     +-----------------------------------------------------------------------------------+ 
Path 408: MET Hold Check with Pin clk_r_REG286_S1/CK 
Endpoint:   clk_r_REG286_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG286_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.410
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG286_S1 | CK ^        |          |       |   0.012 |   -0.308 | 
     | clk_r_REG286_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.288 |   -0.033 | 
     | U1247           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.410 |    0.089 | 
     | clk_r_REG286_S1 | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 409: MET Hold Check with Pin clk_r_REG277_S1/CK 
Endpoint:   clk_r_REG277_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG277_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.410
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG277_S1 | CK ^        |          |       |   0.012 |   -0.308 | 
     | clk_r_REG277_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.288 |   -0.033 | 
     | U1238           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.410 |    0.089 | 
     | clk_r_REG277_S1 | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 410: MET Hold Check with Pin clk_r_REG351_S1/CK 
Endpoint:   clk_r_REG351_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG351_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.408
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG351_S1 | CK ^        |          |       |   0.012 |   -0.309 | 
     | clk_r_REG351_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.271 |   0.283 |   -0.038 | 
     | U1317           | B1 ^ -> Y ^ | AO22X1TR | 0.125 |   0.408 |    0.088 | 
     | clk_r_REG351_S1 | D ^         | DFFQX1TR | 0.000 |   0.408 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 411: MET Hold Check with Pin clk_r_REG325_S1/CK 
Endpoint:   clk_r_REG325_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG325_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.410
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG325_S1 | CK ^        |          |       |   0.012 |   -0.308 | 
     | clk_r_REG325_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.276 |   0.288 |   -0.033 | 
     | U1273           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.410 |    0.089 | 
     | clk_r_REG325_S1 | D ^         | DFFQX1TR | 0.000 |   0.410 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 412: MET Hold Check with Pin clk_r_REG323_S1/CK 
Endpoint:   clk_r_REG323_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG323_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.409
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG323_S1 | CK ^        |          |       |   0.011 |   -0.310 | 
     | clk_r_REG323_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.273 |   0.285 |   -0.036 | 
     | U1271           | B1 ^ -> Y ^ | AO22X1TR | 0.124 |   0.409 |    0.088 | 
     | clk_r_REG323_S1 | D ^         | DFFQX1TR | 0.000 |   0.409 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 413: MET Hold Check with Pin clk_r_REG369_S1/CK 
Endpoint:   clk_r_REG369_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG369_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.412
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG369_S1 | CK ^        |          |       |   0.013 |   -0.309 | 
     | clk_r_REG369_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.282 |   0.294 |   -0.027 | 
     | U1304           | B1 ^ -> Y ^ | AO22X1TR | 0.117 |   0.412 |    0.090 | 
     | clk_r_REG369_S1 | D ^         | DFFQX1TR | 0.000 |   0.412 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 414: MET Hold Check with Pin clk_r_REG345_S1/CK 
Endpoint:   clk_r_REG345_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG345_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.411
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG345_S1 | CK ^        |          |       |   0.014 |   -0.308 | 
     | clk_r_REG345_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.289 |   -0.032 | 
     | U1313           | B1 ^ -> Y ^ | AO22X1TR | 0.122 |   0.411 |    0.090 | 
     | clk_r_REG345_S1 | D ^         | DFFQX1TR | 0.000 |   0.411 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 415: MET Hold Check with Pin clk_r_REG477_S1/CK 
Endpoint:   clk_r_REG477_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG477_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.411
  Slack Time                    0.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG477_S1 | CK ^        |          |       |   0.012 |   -0.309 | 
     | clk_r_REG477_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.275 |   0.288 |   -0.034 | 
     | U1406           | B1 ^ -> Y ^ | AO22X1TR | 0.123 |   0.411 |    0.090 | 
     | clk_r_REG477_S1 | D ^         | DFFQX1TR | 0.000 |   0.411 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 416: MET Hold Check with Pin clk_r_REG531_S1/CK 
Endpoint:   clk_r_REG531_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.067
  Arrival Time                  0.388
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.119 |   -0.202 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |   -0.132 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v | INVX4TR    | 0.069 |   0.258 |   -0.063 | 
     | PLACEDFE_OFC225_reset | A v -> Y ^ | CLKINVX2TR | 0.129 |   0.387 |    0.066 | 
     | clk_r_REG531_S1       | D ^        | DFFQX1TR   | 0.000 |   0.388 |    0.067 | 
     +------------------------------------------------------------------------------+ 
Path 417: MET Hold Check with Pin clk_r_REG254_S1/CK 
Endpoint:   clk_r_REG254_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG254_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.408
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG254_S1 | CK ^        |          |       |   0.009 |   -0.312 | 
     | clk_r_REG254_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.274 |   0.283 |   -0.039 | 
     | U1249           | B1 ^ -> Y ^ | AO22X1TR | 0.125 |   0.408 |    0.086 | 
     | clk_r_REG254_S1 | D ^         | DFFQX1TR | 0.000 |   0.408 |    0.086 | 
     +-----------------------------------------------------------------------+ 
Path 418: MET Hold Check with Pin clk_r_REG315_S2/CK 
Endpoint:   clk_r_REG315_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG312_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.397
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG312_S1 | CK ^        |           |       |   0.001 |   -0.321 | 
     | clk_r_REG312_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.265 |   0.266 |   -0.056 | 
     | U1632           | B1 ^ -> Y v | AOI22X1TR | 0.057 |   0.323 |    0.001 | 
     | U1636           | A v -> Y ^  | NAND4X1TR | 0.074 |   0.397 |    0.075 | 
     | clk_r_REG315_S2 | D ^         | DFFQX1TR  | 0.000 |   0.397 |    0.075 | 
     +------------------------------------------------------------------------+ 
Path 419: MET Hold Check with Pin clk_r_REG218_S1/CK 
Endpoint:   clk_r_REG218_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG218_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.412
  Slack Time                    0.322
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG218_S1 | CK ^        |          |       |   0.012 |   -0.310 | 
     | clk_r_REG218_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.281 |   0.293 |   -0.029 | 
     | U1223           | B1 ^ -> Y ^ | AO22X1TR | 0.119 |   0.412 |    0.090 | 
     | clk_r_REG218_S1 | D ^         | DFFQX1TR | 0.000 |   0.412 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 420: MET Hold Check with Pin clk_r_REG247_S2/CK 
Endpoint:   clk_r_REG247_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG236_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.085
  Arrival Time                  0.408
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG236_S1 | CK ^        |           |       |   0.011 |   -0.312 | 
     | clk_r_REG236_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.281 |   -0.042 | 
     | U1664           | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.328 |    0.005 | 
     | U1667           | B v -> Y ^  | NAND4X1TR | 0.080 |   0.408 |    0.085 | 
     | clk_r_REG247_S2 | D ^         | DFFQX1TR  | 0.000 |   0.408 |    0.085 | 
     +------------------------------------------------------------------------+ 
Path 421: MET Hold Check with Pin clk_r_REG48_S1/CK 
Endpoint:   clk_r_REG48_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG47_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.415
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG47_S1 | CK ^        |           |       |   0.001 |   -0.321 | 
     | clk_r_REG47_S1 | CK ^ -> Q v | DFFQX1TR  | 0.294 |   0.296 |   -0.027 | 
     | U1702          | AN v -> Y v | NOR2BX1TR | 0.119 |   0.415 |    0.092 | 
     | clk_r_REG48_S1 | D v         | DFFQX1TR  | 0.000 |   0.415 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 422: MET Hold Check with Pin clk_r_REG21_S3/CK 
Endpoint:   clk_r_REG21_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG21_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.404
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG21_S3 | CK ^        |          |       |   0.004 |   -0.318 | 
     | clk_r_REG21_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.282 |   0.286 |   -0.037 | 
     | U1144          | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.404 |    0.082 | 
     | clk_r_REG21_S3 | D ^         | DFFQX1TR | 0.000 |   0.404 |    0.082 | 
     +----------------------------------------------------------------------+ 
Path 423: MET Hold Check with Pin clk_r_REG253_S2/CK 
Endpoint:   clk_r_REG253_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG255_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.409
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG255_S1 | CK ^        |           |       |   0.010 |   -0.312 | 
     | clk_r_REG255_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.283 |   -0.040 | 
     | U1545           | A1 ^ -> Y v | AOI22X1TR | 0.054 |   0.337 |    0.014 | 
     | U1548           | B v -> Y ^  | NAND4X1TR | 0.073 |   0.409 |    0.086 | 
     | clk_r_REG253_S2 | D ^         | DFFQX1TR  | 0.000 |   0.409 |    0.086 | 
     +------------------------------------------------------------------------+ 
Path 424: MET Hold Check with Pin clk_r_REG439_S1/CK 
Endpoint:   clk_r_REG439_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG439_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.412
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG439_S1 | CK ^        |          |       |   0.012 |   -0.311 | 
     | clk_r_REG439_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.282 |   0.294 |   -0.029 | 
     | U1379           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.412 |    0.089 | 
     | clk_r_REG439_S1 | D ^         | DFFQX1TR | 0.000 |   0.412 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 425: MET Hold Check with Pin clk_r_REG192_S1/CK 
Endpoint:   clk_r_REG192_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG192_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.411
  Slack Time                    0.323
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG192_S1 | CK ^        |          |       |   0.011 |   -0.312 | 
     | clk_r_REG192_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.279 |   0.290 |   -0.033 | 
     | U1162           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.411 |    0.088 | 
     | clk_r_REG192_S1 | D ^         | DFFQX1TR | 0.000 |   0.411 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 426: MET Hold Check with Pin clk_r_REG166_S1/CK 
Endpoint:   clk_r_REG166_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG166_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.411
  Slack Time                    0.324
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.009
     = Beginpoint Arrival Time       0.009
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG166_S1 | CK ^        |          |       |   0.009 |   -0.314 | 
     | clk_r_REG166_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.281 |   0.291 |   -0.033 | 
     | U1176           | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.411 |    0.087 | 
     | clk_r_REG166_S1 | D ^         | DFFQX1TR | 0.000 |   0.411 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 427: MET Hold Check with Pin clk_r_REG478_S1/CK 
Endpoint:   clk_r_REG478_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG478_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.091
  Arrival Time                  0.416
  Slack Time                    0.325
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG478_S1 | CK ^        |          |       |   0.014 |   -0.311 | 
     | clk_r_REG478_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.287 |   0.300 |   -0.024 | 
     | U1407           | B1 ^ -> Y ^ | AO22X1TR | 0.116 |   0.416 |    0.091 | 
     | clk_r_REG478_S1 | D ^         | DFFQX1TR | 0.000 |   0.416 |    0.091 | 
     +-----------------------------------------------------------------------+ 
Path 428: MET Hold Check with Pin clk_r_REG184_S2/CK 
Endpoint:   clk_r_REG184_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG177_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.406
  Slack Time                    0.326
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG177_S1 | CK ^        |           |       |   0.011 |   -0.314 | 
     | clk_r_REG177_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.285 |   -0.041 | 
     | U1576           | A1 ^ -> Y v | AOI22X1TR | 0.050 |   0.335 |    0.009 | 
     | U1580           | A v -> Y ^  | NAND4X1TR | 0.071 |   0.406 |    0.080 | 
     | clk_r_REG184_S2 | D ^         | DFFQX1TR  | 0.000 |   0.406 |    0.081 | 
     +------------------------------------------------------------------------+ 
Path 429: MET Hold Check with Pin clk_r_REG352_S1/CK 
Endpoint:   clk_r_REG352_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG352_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.415
  Slack Time                    0.326
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG352_S1 | CK ^        |          |       |   0.012 |   -0.314 | 
     | clk_r_REG352_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.282 |   0.294 |   -0.031 | 
     | U1318           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.415 |    0.090 | 
     | clk_r_REG352_S1 | D ^         | DFFQX1TR | 0.000 |   0.415 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 430: MET Hold Check with Pin clk_r_REG213_S1/CK 
Endpoint:   clk_r_REG213_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG213_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.418
  Slack Time                    0.327
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG213_S1 | CK ^        |          |       |   0.014 |   -0.313 | 
     | clk_r_REG213_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.287 |   0.301 |   -0.026 | 
     | U1220           | B1 ^ -> Y ^ | AO22X1TR | 0.118 |   0.418 |    0.092 | 
     | clk_r_REG213_S1 | D ^         | DFFQX1TR | 0.000 |   0.418 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 431: MET Hold Check with Pin clk_r_REG33_S3/CK 
Endpoint:   clk_r_REG33_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG33_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.427
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG33_S3 | CK ^         |             |       |   0.004 |   -0.323 | 
     | clk_r_REG33_S3 | CK ^ -> Q v  | DFFQX1TR    | 0.309 |   0.314 |   -0.014 | 
     | U1454          | A1N v -> Y v | OAI2BB2XLTR | 0.113 |   0.427 |    0.099 | 
     | clk_r_REG33_S3 | D v          | DFFQX1TR    | 0.000 |   0.427 |    0.099 | 
     +--------------------------------------------------------------------------+ 
Path 432: MET Hold Check with Pin clk_r_REG520_S1/CK 
Endpoint:   clk_r_REG520_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG520_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.419
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.014
     = Beginpoint Arrival Time       0.014
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG520_S1 | CK ^        |          |       |   0.014 |   -0.314 | 
     | clk_r_REG520_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.284 |   0.298 |   -0.030 | 
     | U1429           | B1 ^ -> Y ^ | AO22X1TR | 0.121 |   0.419 |    0.092 | 
     | clk_r_REG520_S1 | D ^         | DFFQX1TR | 0.000 |   0.419 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 433: MET Hold Check with Pin clk_r_REG54_S1/CK 
Endpoint:   clk_r_REG54_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG53_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.092
  Arrival Time                  0.420
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG53_S1 | CK ^        |           |       |   0.002 |   -0.327 | 
     | clk_r_REG53_S1 | CK ^ -> Q v | DFFQX1TR  | 0.299 |   0.300 |   -0.028 | 
     | U1703          | AN v -> Y v | NOR2BX1TR | 0.120 |   0.420 |    0.092 | 
     | clk_r_REG54_S1 | D v         | DFFQX1TR  | 0.000 |   0.420 |    0.092 | 
     +-----------------------------------------------------------------------+ 
Path 434: MET Hold Check with Pin clk_r_REG232_S1/CK 
Endpoint:   clk_r_REG232_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG232_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.013
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.089
  Arrival Time                  0.418
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG232_S1 | CK ^        |          |       |   0.012 |   -0.316 | 
     | clk_r_REG232_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.280 |   0.293 |   -0.036 | 
     | U1206           | B1 ^ -> Y ^ | AO22X1TR | 0.125 |   0.418 |    0.089 | 
     | clk_r_REG232_S1 | D ^         | DFFQX1TR | 0.000 |   0.418 |    0.089 | 
     +-----------------------------------------------------------------------+ 
Path 435: MET Hold Check with Pin clk_r_REG429_S2/CK 
Endpoint:   clk_r_REG429_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG431_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.411
  Slack Time                    0.328
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG431_S1 | CK ^        |           |       |   0.010 |   -0.318 | 
     | clk_r_REG431_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.282 |   -0.046 | 
     | U1565           | A1 ^ -> Y v | AOI22X1TR | 0.049 |   0.330 |    0.002 | 
     | U1568           | B v -> Y ^  | NAND4X1TR | 0.080 |   0.411 |    0.082 | 
     | clk_r_REG429_S2 | D ^         | DFFQX1TR  | 0.000 |   0.411 |    0.083 | 
     +------------------------------------------------------------------------+ 
Path 436: MET Hold Check with Pin clk_r_REG215_S1/CK 
Endpoint:   clk_r_REG215_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG215_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.419
  Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG215_S1 | CK ^        |          |       |   0.012 |   -0.317 | 
     | clk_r_REG215_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.284 |   0.296 |   -0.033 | 
     | U18             | B1 ^ -> Y ^ | AO22X1TR | 0.123 |   0.419 |    0.090 | 
     | clk_r_REG215_S1 | D ^         | DFFQX1TR | 0.000 |   0.419 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 437: MET Hold Check with Pin clk_r_REG272_S2/CK 
Endpoint:   clk_r_REG272_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG265_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.409
  Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG265_S1 | CK ^        |           |       |   0.012 |   -0.318 | 
     | clk_r_REG265_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.279 |   -0.051 | 
     | U1586           | A1 ^ -> Y v | AOI22X1TR | 0.046 |   0.325 |   -0.004 | 
     | U1590           | A v -> Y ^  | NAND4X1TR | 0.083 |   0.408 |    0.079 | 
     | clk_r_REG272_S2 | D ^         | DFFQX1TR  | 0.000 |   0.409 |    0.079 | 
     +------------------------------------------------------------------------+ 
Path 438: MET Hold Check with Pin clk_r_REG9_S3/CK 
Endpoint:   clk_r_REG9_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG9_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.412
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +---------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |               |             |          |       |  Time   |   Time   | 
     |---------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG9_S3 | CK ^        |          |       |   0.005 |   -0.326 | 
     | clk_r_REG9_S3 | CK ^ -> Q ^ | DFFQX1TR | 0.287 |   0.292 |   -0.038 | 
     | U337          | B1 ^ -> Y ^ | AO22X1TR | 0.120 |   0.412 |    0.082 | 
     | clk_r_REG9_S3 | D ^         | DFFQX1TR | 0.000 |   0.412 |    0.082 | 
     +---------------------------------------------------------------------+ 
Path 439: MET Hold Check with Pin clk_r_REG359_S2/CK 
Endpoint:   clk_r_REG359_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG355_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.026
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.407
  Slack Time                    0.332
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG355_S1 | CK ^        |           |       |   0.012 |   -0.319 | 
     | clk_r_REG355_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.275 |   0.287 |   -0.044 | 
     | U1637           | A1 ^ -> Y v | AOI22X1TR | 0.048 |   0.335 |    0.004 | 
     | U1641           | A v -> Y ^  | NAND4X1TR | 0.072 |   0.407 |    0.075 | 
     | clk_r_REG359_S2 | D ^         | DFFQX1TR  | 0.000 |   0.407 |    0.075 | 
     +------------------------------------------------------------------------+ 
Path 440: MET Hold Check with Pin clk_r_REG160_S1/CK 
Endpoint:   clk_r_REG160_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG160_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.420
  Slack Time                    0.332
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG160_S1 | CK ^        |          |       |   0.010 |   -0.322 | 
     | clk_r_REG160_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.287 |   0.297 |   -0.035 | 
     | U579            | B1 ^ -> Y ^ | AO22X1TR | 0.123 |   0.420 |    0.088 | 
     | clk_r_REG160_S1 | D ^         | DFFQX1TR | 0.000 |   0.420 |    0.088 | 
     +-----------------------------------------------------------------------+ 
Path 441: MET Hold Check with Pin clk_r_REG180_S1/CK 
Endpoint:   clk_r_REG180_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG180_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.012
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.422
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                 |             |          |       |  Time   |   Time   | 
     |-----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG180_S1 | CK ^        |          |       |   0.012 |   -0.320 | 
     | clk_r_REG180_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.286 |   0.298 |   -0.034 | 
     | U1195           | B1 ^ -> Y ^ | AO22X1TR | 0.124 |   0.422 |    0.090 | 
     | clk_r_REG180_S1 | D ^         | DFFQX1TR | 0.000 |   0.422 |    0.090 | 
     +-----------------------------------------------------------------------+ 
Path 442: MET Hold Check with Pin clk_r_REG447_S2/CK 
Endpoint:   clk_r_REG447_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG444_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.405
  Slack Time                    0.333
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG444_S1 | CK ^        |           |       |   0.001 |   -0.332 | 
     | clk_r_REG444_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.265 |   0.265 |   -0.067 | 
     | U1647           | B1 ^ -> Y v | AOI22X1TR | 0.059 |   0.325 |   -0.008 | 
     | U1651           | A v -> Y ^  | NAND4X1TR | 0.080 |   0.405 |    0.072 | 
     | clk_r_REG447_S2 | D ^         | DFFQX1TR  | 0.000 |   0.405 |    0.072 | 
     +------------------------------------------------------------------------+ 
Path 443: MET Hold Check with Pin clk_r_REG27_S3/CK 
Endpoint:   clk_r_REG27_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG27_S3/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.432
  Slack Time                    0.334
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +--------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                |              |             |       |  Time   |   Time   | 
     |----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG27_S3 | CK ^         |             |       |   0.004 |   -0.329 | 
     | clk_r_REG27_S3 | CK ^ -> Q v  | DFFQX1TR    | 0.309 |   0.313 |   -0.020 | 
     | U1461          | A1N v -> Y v | OAI2BB2XLTR | 0.118 |   0.432 |    0.098 | 
     | clk_r_REG27_S3 | D v          | DFFQX1TR    | 0.000 |   0.432 |    0.098 | 
     +--------------------------------------------------------------------------+ 
Path 444: MET Hold Check with Pin clk_r_REG403_S2/CK 
Endpoint:   clk_r_REG403_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG399_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.408
  Slack Time                    0.335
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG399_S1 | CK ^        |           |       |   0.012 |   -0.323 | 
     | clk_r_REG399_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.281 |   -0.054 | 
     | U1642           | A1 ^ -> Y v | AOI22X1TR | 0.050 |   0.331 |   -0.004 | 
     | U1646           | A v -> Y ^  | NAND4X1TR | 0.077 |   0.407 |    0.073 | 
     | clk_r_REG403_S2 | D ^         | DFFQX1TR  | 0.000 |   0.408 |    0.073 | 
     +------------------------------------------------------------------------+ 
Path 445: MET Hold Check with Pin clk_r_REG183_S2/CK 
Endpoint:   clk_r_REG183_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG179_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.409
  Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG179_S1 | CK ^        |           |       |   0.012 |   -0.324 | 
     | clk_r_REG179_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.283 |   -0.054 | 
     | U1617           | A1 ^ -> Y v | AOI22X1TR | 0.048 |   0.330 |   -0.006 | 
     | U1621           | A v -> Y ^  | NAND4X1TR | 0.078 |   0.409 |    0.072 | 
     | clk_r_REG183_S2 | D ^         | DFFQX1TR  | 0.000 |   0.409 |    0.072 | 
     +------------------------------------------------------------------------+ 
Path 446: MET Hold Check with Pin clk_r_REG297_S2/CK 
Endpoint:   clk_r_REG297_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG292_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.411
  Slack Time                    0.337
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG292_S1 | CK ^        |           |       |   0.001 |   -0.336 | 
     | clk_r_REG292_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.271 |   -0.066 | 
     | U1552           | A1 ^ -> Y v | AOI22X1TR | 0.051 |   0.322 |   -0.015 | 
     | U1553           | D v -> Y ^  | NAND4X1TR | 0.090 |   0.411 |    0.074 | 
     | clk_r_REG297_S2 | D ^         | DFFQX1TR  | 0.000 |   0.411 |    0.075 | 
     +------------------------------------------------------------------------+ 
Path 447: MET Hold Check with Pin clk_r_REG385_S2/CK 
Endpoint:   clk_r_REG385_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG380_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.074
  Arrival Time                  0.414
  Slack Time                    0.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG380_S1 | CK ^        |           |       |   0.001 |   -0.340 | 
     | clk_r_REG380_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.271 |   0.272 |   -0.069 | 
     | U1562           | A1 ^ -> Y v | AOI22X1TR | 0.050 |   0.321 |   -0.019 | 
     | U1563           | D v -> Y ^  | NAND4X1TR | 0.093 |   0.414 |    0.074 | 
     | clk_r_REG385_S2 | D ^         | DFFQX1TR  | 0.000 |   0.414 |    0.074 | 
     +------------------------------------------------------------------------+ 
Path 448: MET Hold Check with Pin clk_r_REG271_S2/CK 
Endpoint:   clk_r_REG271_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG267_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.415
  Slack Time                    0.343
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG267_S1 | CK ^        |           |       |   0.012 |   -0.330 | 
     | clk_r_REG267_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.281 |   -0.062 | 
     | U1627           | A1 ^ -> Y v | AOI22X1TR | 0.049 |   0.331 |   -0.012 | 
     | U1631           | A v -> Y ^  | NAND4X1TR | 0.084 |   0.415 |    0.072 | 
     | clk_r_REG271_S2 | D ^         | DFFQX1TR  | 0.000 |   0.415 |    0.072 | 
     +------------------------------------------------------------------------+ 
Path 449: MET Hold Check with Pin clk_r_REG65_S2/CK 
Endpoint:   clk_r_REG65_S2/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__3_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.067
  Arrival Time                  0.411
  Slack Time                    0.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.056
     = Beginpoint Arrival Time            0.156
     +-----------------------------------------------------------------------------------+ 
     |    Instance    |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                |                         |           |       |  Time   |   Time   | 
     |----------------+-------------------------+-----------+-------+---------+----------| 
     |                | pe_in_pk_rdb_addr__3_ ^ |           |       |   0.156 |   -0.187 | 
     | U34            | B ^ -> Y v              | NOR2X1TR  | 0.122 |   0.278 |   -0.065 | 
     | U757           | A v -> Y v              | AND2X2TR  | 0.133 |   0.411 |    0.067 | 
     | clk_r_REG65_S2 | D v                     | DFFHQX2TR | 0.000 |   0.411 |    0.067 | 
     +-----------------------------------------------------------------------------------+ 
Path 450: MET Hold Check with Pin clk_r_REG511_S2/CK 
Endpoint:   clk_r_REG511_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG499_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.427
  Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG499_S1 | CK ^        |           |       |   0.011 |   -0.333 | 
     | clk_r_REG499_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.266 |   0.277 |   -0.066 | 
     | U1695           | B1 ^ -> Y v | AOI22X1TR | 0.057 |   0.334 |   -0.010 | 
     | U1698           | B v -> Y ^  | NAND4X1TR | 0.093 |   0.427 |    0.083 | 
     | clk_r_REG511_S2 | D ^         | DFFQX1TR  | 0.000 |   0.427 |    0.084 | 
     +------------------------------------------------------------------------+ 
Path 451: MET Hold Check with Pin clk_r_REG467_S2/CK 
Endpoint:   clk_r_REG467_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG453_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.428
  Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG453_S1 | CK ^        |           |       |   0.011 |   -0.333 | 
     | clk_r_REG453_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.269 |   0.280 |   -0.064 | 
     | U1690           | A1 ^ -> Y v | AOI22X1TR | 0.049 |   0.328 |   -0.015 | 
     | U1692           | C v -> Y ^  | NAND4X1TR | 0.099 |   0.428 |    0.084 | 
     | clk_r_REG467_S2 | D ^         | DFFQX1TR  | 0.000 |   0.428 |    0.084 | 
     +------------------------------------------------------------------------+ 
Path 452: MET Hold Check with Pin clk_r_REG316_S2/CK 
Endpoint:   clk_r_REG316_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG309_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.420
  Slack Time                    0.344
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG309_S1 | CK ^        |           |       |   0.012 |   -0.332 | 
     | clk_r_REG309_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.268 |   0.280 |   -0.064 | 
     | U1591           | A1 ^ -> Y v | AOI22X1TR | 0.044 |   0.324 |   -0.020 | 
     | U1595           | A v -> Y ^  | NAND4X1TR | 0.095 |   0.419 |    0.075 | 
     | clk_r_REG316_S2 | D ^         | DFFQX1TR  | 0.000 |   0.420 |    0.076 | 
     +------------------------------------------------------------------------+ 
Path 453: MET Hold Check with Pin clk_r_REG83_S1/CK 
Endpoint:   clk_r_REG83_S1/D      (v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__3_ (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.066
  Arrival Time                  0.412
  Slack Time                    0.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.056
     = Beginpoint Arrival Time            0.156
     +-----------------------------------------------------------------------------------+ 
     |    Instance    |           Arc           |   Cell    | Delay | Arrival | Required | 
     |                |                         |           |       |  Time   |   Time   | 
     |----------------+-------------------------+-----------+-------+---------+----------| 
     |                | pe_in_pk_rdb_addr__3_ ^ |           |       |   0.156 |   -0.189 | 
     | U34            | B ^ -> Y v              | NOR2X1TR  | 0.122 |   0.278 |   -0.067 | 
     | U765           | A v -> Y v              | AND2X2TR  | 0.133 |   0.411 |    0.066 | 
     | clk_r_REG83_S1 | D v                     | DFFHQX2TR | 0.000 |   0.412 |    0.066 | 
     +-----------------------------------------------------------------------------------+ 
Path 454: MET Hold Check with Pin clk_r_REG473_S2/CK 
Endpoint:   clk_r_REG473_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG475_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.080
  Arrival Time                  0.425
  Slack Time                    0.345
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG475_S1 | CK ^        |           |       |   0.010 |   -0.335 | 
     | clk_r_REG475_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.268 |   0.278 |   -0.067 | 
     | U1572           | A1 ^ -> Y v | AOI22X1TR | 0.044 |   0.322 |   -0.023 | 
     | U1575           | B v -> Y ^  | NAND4X1TR | 0.103 |   0.425 |    0.080 | 
     | clk_r_REG473_S2 | D ^         | DFFQX1TR  | 0.000 |   0.425 |    0.080 | 
     +------------------------------------------------------------------------+ 
Path 455: MET Hold Check with Pin clk_r_REG491_S2/CK 
Endpoint:   clk_r_REG491_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG487_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.071
  Arrival Time                  0.417
  Slack Time                    0.346
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG487_S1 | CK ^        |           |       |   0.012 |   -0.334 | 
     | clk_r_REG487_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.279 |   -0.067 | 
     | U1653           | A1 ^ -> Y v | AOI22X1TR | 0.049 |   0.328 |   -0.017 | 
     | U1657           | A v -> Y ^  | NAND4X1TR | 0.088 |   0.417 |    0.071 | 
     | clk_r_REG491_S2 | D ^         | DFFQX1TR  | 0.000 |   0.417 |    0.071 | 
     +------------------------------------------------------------------------+ 
Path 456: MET Hold Check with Pin clk_r_REG203_S2/CK 
Endpoint:   clk_r_REG203_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG189_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.431
  Slack Time                    0.347
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG189_S1 | CK ^        |           |       |   0.011 |   -0.336 | 
     | clk_r_REG189_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.274 |   0.285 |   -0.062 | 
     | U1660           | A1 ^ -> Y v | AOI22X1TR | 0.049 |   0.334 |   -0.013 | 
     | U1662           | C v -> Y ^  | NAND4X1TR | 0.097 |   0.431 |    0.084 | 
     | clk_r_REG203_S2 | D ^         | DFFQX1TR  | 0.000 |   0.431 |    0.084 | 
     +------------------------------------------------------------------------+ 
Path 457: MET Hold Check with Pin clk_r_REG227_S2/CK 
Endpoint:   clk_r_REG227_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG223_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.071
  Arrival Time                  0.418
  Slack Time                    0.347
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG223_S1 | CK ^        |           |       |   0.012 |   -0.335 | 
     | clk_r_REG223_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.271 |   0.283 |   -0.064 | 
     | U1622           | A1 ^ -> Y v | AOI22X1TR | 0.046 |   0.330 |   -0.018 | 
     | U1626           | A v -> Y ^  | NAND4X1TR | 0.088 |   0.418 |    0.070 | 
     | clk_r_REG227_S2 | D ^         | DFFQX1TR  | 0.000 |   0.418 |    0.071 | 
     +------------------------------------------------------------------------+ 
Path 458: MET Hold Check with Pin clk_r_REG492_S2/CK 
Endpoint:   clk_r_REG492_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG484_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.433
  Slack Time                    0.351
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG484_S1 | CK ^        |           |       |   0.012 |   -0.339 | 
     | clk_r_REG484_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.272 |   0.284 |   -0.067 | 
     | U1613           | A1 ^ -> Y v | AOI22X1TR | 0.047 |   0.331 |   -0.020 | 
     | U1616           | B v -> Y ^  | NAND4X1TR | 0.101 |   0.432 |    0.081 | 
     | clk_r_REG492_S2 | D ^         | DFFQX1TR  | 0.000 |   0.433 |    0.081 | 
     +------------------------------------------------------------------------+ 
Path 459: MET Hold Check with Pin clk_r_REG209_S2/CK 
Endpoint:   clk_r_REG209_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG211_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.072
  Arrival Time                  0.424
  Slack Time                    0.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG211_S1 | CK ^        |           |       |   0.010 |   -0.342 | 
     | clk_r_REG211_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.281 |   -0.071 | 
     | U1540           | A1 ^ -> Y v | AOI22X1TR | 0.050 |   0.330 |   -0.022 | 
     | U1543           | B v -> Y ^  | NAND4X1TR | 0.094 |   0.424 |    0.072 | 
     | clk_r_REG209_S2 | D ^         | DFFQX1TR  | 0.000 |   0.424 |    0.072 | 
     +------------------------------------------------------------------------+ 
Path 460: MET Hold Check with Pin clk_r_REG448_S2/CK 
Endpoint:   clk_r_REG448_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG441_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.447
  Slack Time                    0.370
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG441_S1 | CK ^        |           |       |   0.012 |   -0.358 | 
     | clk_r_REG441_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.273 |   0.284 |   -0.085 | 
     | U1606           | A1 ^ -> Y v | AOI22X1TR | 0.049 |   0.333 |   -0.036 | 
     | U1610           | A v -> Y ^  | NAND4X1TR | 0.113 |   0.446 |    0.077 | 
     | clk_r_REG448_S2 | D ^         | DFFQX1TR  | 0.001 |   0.447 |    0.077 | 
     +------------------------------------------------------------------------+ 
Path 461: MET Hold Check with Pin clk_r_REG360_S2/CK 
Endpoint:   clk_r_REG360_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG353_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.449
  Slack Time                    0.372
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG353_S1 | CK ^        |           |       |   0.012 |   -0.360 | 
     | clk_r_REG353_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.277 |   0.289 |   -0.083 | 
     | U1596           | A1 ^ -> Y v | AOI22X1TR | 0.053 |   0.342 |   -0.030 | 
     | U1600           | A v -> Y ^  | NAND4X1TR | 0.107 |   0.449 |    0.076 | 
     | clk_r_REG360_S2 | D ^         | DFFQX1TR  | 0.000 |   0.449 |    0.077 | 
     +------------------------------------------------------------------------+ 
Path 462: MET Hold Check with Pin clk_r_REG341_S2/CK 
Endpoint:   clk_r_REG341_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG343_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.448
  Slack Time                    0.375
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.013
     = Beginpoint Arrival Time       0.013
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG343_S1 | CK ^        |           |       |   0.013 |   -0.362 | 
     | clk_r_REG343_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.283 |   -0.092 | 
     | U1555           | A1 ^ -> Y v | AOI22X1TR | 0.045 |   0.327 |   -0.047 | 
     | U1558           | B v -> Y ^  | NAND4X1TR | 0.120 |   0.448 |    0.073 | 
     | clk_r_REG341_S2 | D ^         | DFFQX1TR  | 0.000 |   0.448 |    0.073 | 
     +------------------------------------------------------------------------+ 
Path 463: MET Hold Check with Pin clk_r_REG423_S2/CK 
Endpoint:   clk_r_REG423_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG409_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.077
  Arrival Time                  0.453
  Slack Time                    0.376
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG409_S1 | CK ^        |           |       |   0.012 |   -0.364 | 
     | clk_r_REG409_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.271 |   0.283 |   -0.093 | 
     | U1685           | A1 ^ -> Y v | AOI22X1TR | 0.046 |   0.329 |   -0.047 | 
     | U1687           | C v -> Y ^  | NAND4X1TR | 0.124 |   0.452 |    0.077 | 
     | clk_r_REG423_S2 | D ^         | DFFQX1TR  | 0.000 |   0.453 |    0.077 | 
     +------------------------------------------------------------------------+ 
Path 464: MET Hold Check with Pin clk_r_REG404_S2/CK 
Endpoint:   clk_r_REG404_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG397_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.014
+ Hold                         -0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.455
  Slack Time                    0.376
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.012
     = Beginpoint Arrival Time       0.012
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG397_S1 | CK ^        |           |       |   0.012 |   -0.365 | 
     | clk_r_REG397_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.276 |   0.288 |   -0.088 | 
     | U1601           | A1 ^ -> Y v | AOI22X1TR | 0.053 |   0.340 |   -0.036 | 
     | U1605           | A v -> Y ^  | NAND4X1TR | 0.114 |   0.454 |    0.078 | 
     | clk_r_REG404_S2 | D ^         | DFFQX1TR  | 0.000 |   0.455 |    0.078 | 
     +------------------------------------------------------------------------+ 
Path 465: MET Hold Check with Pin clk_r_REG31_S2/CK 
Endpoint:   clk_r_REG31_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG41_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.490
  Slack Time                    0.390
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                |             |          |       |  Time   |   Time   | 
     |----------------+-------------+----------+-------+---------+----------| 
     | clk_r_REG41_S1 | CK ^        |          |       |   0.004 |   -0.386 | 
     | clk_r_REG41_S1 | CK ^ -> Q ^ | DFFQX1TR | 0.266 |   0.270 |   -0.121 | 
     | U287           | A ^ -> Y v  | INVX1TR  | 0.045 |   0.315 |   -0.076 | 
     | U1487          | B v -> Y v  | XOR2X1TR | 0.086 |   0.401 |    0.010 | 
     | U591           | A v -> Y v  | AND2X1TR | 0.089 |   0.490 |    0.100 | 
     | clk_r_REG31_S2 | D v         | DFFQX1TR | 0.000 |   0.490 |    0.100 | 
     +----------------------------------------------------------------------+ 
Path 466: MET Hold Check with Pin clk_r_REG291_S2/CK 
Endpoint:   clk_r_REG291_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG280_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.076
  Arrival Time                  0.468
  Slack Time                    0.393
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG280_S1 | CK ^        |           |       |   0.011 |   -0.381 | 
     | clk_r_REG280_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.266 |   0.277 |   -0.116 | 
     | U1669           | A1 ^ -> Y v | AOI22X1TR | 0.051 |   0.328 |   -0.065 | 
     | U1672           | B v -> Y ^  | NAND4X1TR | 0.140 |   0.468 |    0.075 | 
     | clk_r_REG291_S2 | D ^         | DFFQX1TR  | 0.000 |   0.468 |    0.076 | 
     +------------------------------------------------------------------------+ 
Path 467: MET Hold Check with Pin clk_r_REG25_S2/CK 
Endpoint:   clk_r_REG25_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG24_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.494
  Slack Time                    0.395
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG24_S1 | CK ^        |           |       |   0.004 |   -0.391 | 
     | clk_r_REG24_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.265 |   0.269 |   -0.126 | 
     | U1489          | B ^ -> Y v  | NAND2X1TR | 0.043 |   0.312 |   -0.083 | 
     | U1490          | B v -> Y v  | XNOR2X1TR | 0.088 |   0.400 |    0.005 | 
     | U243           | A v -> Y v  | AND2X1TR  | 0.094 |   0.494 |    0.099 | 
     | clk_r_REG25_S2 | D v         | DFFQX1TR  | 0.000 |   0.494 |    0.099 | 
     +-----------------------------------------------------------------------+ 
Path 468: MET Hold Check with Pin clk_r_REG61_S2/CK 
Endpoint:   clk_r_REG61_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG60_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.483
  Slack Time                    0.396
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG60_S1 | CK ^        |           |       |   0.001 |   -0.395 | 
     | clk_r_REG60_S1 | CK ^ -> Q v | DFFQX1TR  | 0.326 |   0.327 |   -0.069 | 
     | U1707          | AN v -> Y v | NOR2BX1TR | 0.155 |   0.482 |    0.087 | 
     | clk_r_REG61_S2 | D v         | DFFQX1TR  | 0.000 |   0.483 |    0.087 | 
     +-----------------------------------------------------------------------+ 
Path 469: MET Hold Check with Pin clk_r_REG49_S1/CK 
Endpoint:   clk_r_REG49_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG48_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.079
  Arrival Time                  0.476
  Slack Time                    0.397
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG48_S1 | CK ^        |           |       |   0.000 |   -0.397 | 
     | clk_r_REG48_S1 | CK ^ -> Q v | DFFQX1TR  | 0.305 |   0.305 |   -0.092 | 
     | U1705          | AN v -> Y v | NOR2BX1TR | 0.170 |   0.475 |    0.078 | 
     | clk_r_REG49_S1 | D v         | DFFQX1TR  | 0.001 |   0.476 |    0.079 | 
     +-----------------------------------------------------------------------+ 
Path 470: MET Hold Check with Pin clk_r_REG55_S1/CK 
Endpoint:   clk_r_REG55_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG54_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.084
  Arrival Time                  0.481
  Slack Time                    0.397
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG54_S1 | CK ^        |           |       |   0.000 |   -0.397 | 
     | clk_r_REG54_S1 | CK ^ -> Q v | DFFQX1TR  | 0.319 |   0.319 |   -0.078 | 
     | U1706          | AN v -> Y v | NOR2BX1TR | 0.162 |   0.481 |    0.083 | 
     | clk_r_REG55_S1 | D v         | DFFQX1TR  | 0.000 |   0.481 |    0.084 | 
     +-----------------------------------------------------------------------+ 
Path 471: MET Early External Delay Assertion 
Endpoint:   pk_out_data__5_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG16_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.400
  Slack Time                    0.400
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG16_S4 | CK ^              |          |       |   0.005 |   -0.395 | 
     | clk_r_REG16_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.242 |   0.247 |   -0.153 | 
     | U254           | B ^ -> Y ^        | AND2X1TR | 0.153 |   0.400 |   -0.000 | 
     |                | pk_out_data__5_ ^ |          | 0.000 |   0.400 |    0.000 | 
     +----------------------------------------------------------------------------+ 
Path 472: MET Hold Check with Pin clk_r_REG3_S3/CK 
Endpoint:   clk_r_REG3_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG2_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.501
  Slack Time                    0.401
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |               |             |           |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG2_S2 | CK ^        |           |       |   0.004 |   -0.397 | 
     | clk_r_REG2_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.262 |   0.267 |   -0.135 | 
     | U1091         | A ^ -> Y v  | NAND2X1TR | 0.036 |   0.303 |   -0.098 | 
     | U1092         | B v -> Y ^  | NAND2X1TR | 0.058 |   0.361 |   -0.041 | 
     | U368          | B ^ -> Y v  | XNOR2X1TR | 0.054 |   0.414 |    0.013 | 
     | U367          | A v -> Y v  | AND2X2TR  | 0.086 |   0.501 |    0.099 | 
     | clk_r_REG3_S3 | D v         | DFFQX1TR  | 0.000 |   0.501 |    0.099 | 
     +----------------------------------------------------------------------+ 
Path 473: MET Hold Check with Pin clk_r_REG379_S2/CK 
Endpoint:   clk_r_REG379_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG368_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.011
+ Hold                         -0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.476
  Slack Time                    0.401
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG368_S1 | CK ^        |           |       |   0.011 |   -0.390 | 
     | clk_r_REG368_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.282 |   -0.120 | 
     | U1679           | A1 ^ -> Y v | AOI22X1TR | 0.052 |   0.334 |   -0.067 | 
     | U1682           | B v -> Y ^  | NAND4X1TR | 0.141 |   0.475 |    0.074 | 
     | clk_r_REG379_S2 | D ^         | DFFQX1TR  | 0.001 |   0.476 |    0.075 | 
     +------------------------------------------------------------------------+ 
Path 474: MET Hold Check with Pin clk_r_REG101_S2/CK 
Endpoint:   clk_r_REG101_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.009
+ Hold                         -0.023
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.086
  Arrival Time                  0.489
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.119 |   -0.283 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |   -0.213 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v | INVX4TR    | 0.069 |   0.258 |   -0.144 | 
     | PLACEDFE_OFC225_reset | A v -> Y ^ | CLKINVX2TR | 0.129 |   0.387 |   -0.015 | 
     | U234                  | B ^ -> Y ^ | AND2X2TR   | 0.102 |   0.489 |    0.086 | 
     | clk_r_REG101_S2       | D ^        | DFFQX1TR   | 0.000 |   0.489 |    0.086 | 
     +------------------------------------------------------------------------------+ 
Path 475: MET Early External Delay Assertion 
Endpoint:   pk_out_data__6_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG10_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.405
  Slack Time                    0.405
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG10_S4 | CK ^              |          |       |   0.005 |   -0.400 | 
     | clk_r_REG10_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.247 |   0.252 |   -0.153 | 
     | U253           | B ^ -> Y ^        | AND2X1TR | 0.153 |   0.405 |   -0.000 | 
     |                | pk_out_data__6_ ^ |          | 0.000 |   0.405 |    0.000 | 
     +----------------------------------------------------------------------------+ 
Path 476: MET Early External Delay Assertion 
Endpoint:   pk_out_data__3_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG28_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.407
  Slack Time                    0.407
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG28_S4 | CK ^              |          |       |   0.005 |   -0.402 | 
     | clk_r_REG28_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.244 |   0.249 |   -0.158 | 
     | U251           | B ^ -> Y ^        | AND2X1TR | 0.158 |   0.407 |   -0.000 | 
     |                | pk_out_data__3_ ^ |          | 0.000 |   0.407 |    0.000 | 
     +----------------------------------------------------------------------------+ 
Path 477: MET Early External Delay Assertion 
Endpoint:   pk_out_data__4_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG22_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.413
  Slack Time                    0.413
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG22_S4 | CK ^              |          |       |   0.005 |   -0.408 | 
     | clk_r_REG22_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.245 |   0.250 |   -0.163 | 
     | U252           | B ^ -> Y ^        | AND2X1TR | 0.163 |   0.413 |   -0.000 | 
     |                | pk_out_data__4_ ^ |          | 0.000 |   0.413 |    0.000 | 
     +----------------------------------------------------------------------------+ 
Path 478: MET Hold Check with Pin clk_r_REG13_S2/CK 
Endpoint:   clk_r_REG13_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG12_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.516
  Slack Time                    0.417
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG12_S1 | CK ^        |           |       |   0.003 |   -0.414 | 
     | clk_r_REG12_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.270 |   0.273 |   -0.144 | 
     | U1495          | B ^ -> Y v  | NAND2X1TR | 0.048 |   0.321 |   -0.096 | 
     | U1496          | B v -> Y v  | XNOR2X1TR | 0.096 |   0.418 |    0.000 | 
     | U1497          | AN v -> Y v | NOR2BX1TR | 0.098 |   0.516 |    0.099 | 
     | clk_r_REG13_S2 | D v         | DFFQX1TR  | 0.000 |   0.516 |    0.099 | 
     +-----------------------------------------------------------------------+ 
Path 479: MET Hold Check with Pin clk_r_REG7_S2/CK 
Endpoint:   clk_r_REG7_S2/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG11_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.516
  Slack Time                    0.418
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG11_S1 | CK ^        |           |       |   0.003 |   -0.415 | 
     | clk_r_REG11_S1 | CK ^ -> Q v | DFFQX1TR  | 0.298 |   0.301 |   -0.117 | 
     | U1499          | A v -> Y ^  | NAND2X1TR | 0.060 |   0.361 |   -0.057 | 
     | U1500          | B ^ -> Y v  | XNOR2X1TR | 0.056 |   0.417 |   -0.001 | 
     | U1501          | AN v -> Y v | NOR2BX1TR | 0.099 |   0.516 |    0.098 | 
     | clk_r_REG7_S2  | D v         | DFFQX1TR  | 0.000 |   0.516 |    0.098 | 
     +-----------------------------------------------------------------------+ 
Path 480: MET Early External Delay Assertion 
Endpoint:   pk_out_data__2_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG34_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.423
  Slack Time                    0.423
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG34_S4 | CK ^              |          |       |   0.005 |   -0.418 | 
     | clk_r_REG34_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.247 |   0.251 |   -0.171 | 
     | U250           | B ^ -> Y ^        | AND2X1TR | 0.171 |   0.422 |   -0.000 | 
     |                | pk_out_data__2_ ^ |          | 0.000 |   0.423 |    0.000 | 
     +----------------------------------------------------------------------------+ 
Path 481: MET Hold Check with Pin clk_r_REG42_S1/CK 
Endpoint:   clk_r_REG42_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG88_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.523
  Slack Time                    0.423
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG88_S2 | CK ^        |           |       |   0.003 |   -0.420 | 
     | clk_r_REG88_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.247 |   0.250 |   -0.173 | 
     | U1008          | AN ^ -> Y ^ | NOR2BX1TR | 0.120 |   0.370 |   -0.054 | 
     | U96            | A ^ -> Y v  | NAND2X1TR | 0.057 |   0.426 |    0.003 | 
     | U1475          | B v -> Y ^  | NAND2X1TR | 0.062 |   0.488 |    0.065 | 
     | U1476          | A ^ -> Y v  | XNOR2X1TR | 0.035 |   0.523 |    0.099 | 
     | clk_r_REG42_S1 | D v         | DFFQX1TR  | 0.000 |   0.523 |    0.099 | 
     +-----------------------------------------------------------------------+ 
Path 482: MET Hold Check with Pin clk_r_REG38_S3/CK 
Endpoint:   clk_r_REG38_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG39_S3/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.524
  Slack Time                    0.425
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +------------------------------------------------------------------------+ 
     |    Instance    |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                |             |            |       |  Time   |   Time   | 
     |----------------+-------------+------------+-------+---------+----------| 
     | clk_r_REG39_S3 | CK ^        |            |       |   0.005 |   -0.420 | 
     | clk_r_REG39_S3 | CK ^ -> Q ^ | DFFQX1TR   | 0.277 |   0.282 |   -0.143 | 
     | U1137          | A ^ -> S v  | AFHCINX2TR | 0.159 |   0.441 |    0.016 | 
     | U1138          | A v -> Y v  | AND2X2TR   | 0.084 |   0.524 |    0.100 | 
     | clk_r_REG38_S3 | D v         | DFFQX1TR   | 0.000 |   0.524 |    0.100 | 
     +------------------------------------------------------------------------+ 
Path 483: MET Hold Check with Pin clk_r_REG8_S3/CK 
Endpoint:   clk_r_REG8_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG7_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.524
  Slack Time                    0.425
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +----------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |               |             |           |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG7_S2 | CK ^        |           |       |   0.004 |   -0.421 | 
     | clk_r_REG7_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.271 |   -0.154 | 
     | U842          | A ^ -> Y v  | NAND2X1TR | 0.054 |   0.325 |   -0.100 | 
     | U843          | B v -> Y ^  | NAND2X1TR | 0.059 |   0.384 |   -0.041 | 
     | U844          | B ^ -> Y v  | XOR2X1TR  | 0.052 |   0.436 |    0.011 | 
     | U267          | A v -> Y v  | AND2X2TR  | 0.088 |   0.524 |    0.099 | 
     | clk_r_REG8_S3 | D v         | DFFQX1TR  | 0.000 |   0.524 |    0.099 | 
     +----------------------------------------------------------------------+ 
Path 484: MET Hold Check with Pin clk_r_REG20_S3/CK 
Endpoint:   clk_r_REG20_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG19_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.531
  Slack Time                    0.432
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG19_S2 | CK ^        |           |       |   0.004 |   -0.428 | 
     | clk_r_REG19_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.267 |   0.271 |   -0.161 | 
     | U836           | A ^ -> Y v  | NAND2X1TR | 0.055 |   0.326 |   -0.106 | 
     | U1140          | B v -> Y ^  | NAND2X1TR | 0.062 |   0.389 |   -0.044 | 
     | U1141          | B ^ -> Y v  | XOR2X1TR  | 0.052 |   0.441 |    0.008 | 
     | U1142          | A v -> Y v  | AND2X2TR  | 0.091 |   0.531 |    0.099 | 
     | clk_r_REG20_S3 | D v         | DFFQX1TR  | 0.000 |   0.531 |    0.099 | 
     +-----------------------------------------------------------------------+ 
Path 485: MET Hold Check with Pin clk_r_REG26_S3/CK 
Endpoint:   clk_r_REG26_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG31_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.537
  Slack Time                    0.438
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG31_S2 | CK ^        |           |       |   0.004 |   -0.434 | 
     | clk_r_REG31_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.271 |   0.275 |   -0.163 | 
     | U831           | A ^ -> Y v  | NAND2X1TR | 0.063 |   0.339 |   -0.099 | 
     | U1456          | B0 v -> Y ^ | OAI21X1TR | 0.068 |   0.406 |   -0.032 | 
     | U1458          | A ^ -> Y v  | XNOR2X1TR | 0.041 |   0.447 |    0.009 | 
     | U1459          | A v -> Y v  | AND2X2TR  | 0.090 |   0.537 |    0.099 | 
     | clk_r_REG26_S3 | D v         | DFFQX1TR  | 0.000 |   0.537 |    0.099 | 
     +-----------------------------------------------------------------------+ 
Path 486: MET Hold Check with Pin clk_r_REG19_S2/CK 
Endpoint:   clk_r_REG19_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG18_S1/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.538
  Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG18_S1 | CK ^        |           |       |   0.003 |   -0.436 | 
     | clk_r_REG18_S1 | CK ^ -> Q v | DFFQX1TR  | 0.302 |   0.305 |   -0.134 | 
     | U1491          | B v -> Y ^  | NAND2X1TR | 0.069 |   0.375 |   -0.065 | 
     | U1492          | B ^ -> Y v  | XOR2X1TR  | 0.062 |   0.436 |   -0.003 | 
     | U1493          | AN v -> Y v | NOR2BX1TR | 0.101 |   0.538 |    0.099 | 
     | clk_r_REG19_S2 | D v         | DFFQX1TR  | 0.000 |   0.538 |    0.099 | 
     +-----------------------------------------------------------------------+ 
Path 487: MET Early External Delay Assertion 
Endpoint:   pk_out_data__1_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG40_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.441
  Slack Time                    0.441
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG40_S4 | CK ^              |          |       |   0.005 |   -0.436 | 
     | clk_r_REG40_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.247 |   0.252 |   -0.188 | 
     | U249           | B ^ -> Y ^        | AND2X1TR | 0.188 |   0.440 |   -0.000 | 
     |                | pk_out_data__1_ ^ |          | 0.000 |   0.441 |    0.000 | 
     +----------------------------------------------------------------------------+ 
Path 488: MET Early External Delay Assertion 
Endpoint:   pk_out_data__0_  (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG46_S4/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.000
  Arrival Time                  0.441
  Slack Time                    0.441
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +----------------------------------------------------------------------------+ 
     |    Instance    |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                |                   |          |       |  Time   |   Time   | 
     |----------------+-------------------+----------+-------+---------+----------| 
     | clk_r_REG46_S4 | CK ^              |          |       |   0.005 |   -0.436 | 
     | clk_r_REG46_S4 | CK ^ -> Q ^       | DFFQX1TR | 0.247 |   0.251 |   -0.189 | 
     | U248           | B ^ -> Y ^        | AND2X1TR | 0.189 |   0.441 |   -0.000 | 
     |                | pk_out_data__0_ ^ |          | 0.000 |   0.441 |    0.000 | 
     +----------------------------------------------------------------------------+ 
Path 489: MET Hold Check with Pin clk_r_REG14_S3/CK 
Endpoint:   clk_r_REG14_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.522
  Slack Time                    0.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.119 |   -0.322 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |   -0.252 | 
     | PLACEDFE_OFC217_reset | A ^ -> Y ^ | CLKBUFX3TR | 0.218 |   0.408 |   -0.034 | 
     | U1464                 | B ^ -> Y ^ | AND2X2TR   | 0.115 |   0.522 |    0.081 | 
     | clk_r_REG14_S3        | D ^        | DFFQX1TR   | 0.000 |   0.522 |    0.081 | 
     +------------------------------------------------------------------------------+ 
Path 490: MET Hold Check with Pin clk_r_REG32_S3/CK 
Endpoint:   clk_r_REG32_S3/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG31_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.548
  Slack Time                    0.449
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG31_S2 | CK ^        |           |       |   0.004 |   -0.444 | 
     | clk_r_REG31_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.271 |   0.275 |   -0.173 | 
     | U831           | A ^ -> Y v  | NAND2X1TR | 0.063 |   0.339 |   -0.110 | 
     | U1451          | B v -> Y ^  | NAND2X1TR | 0.064 |   0.402 |   -0.046 | 
     | U1452          | B ^ -> Y v  | XNOR2X1TR | 0.054 |   0.456 |    0.008 | 
     | U271           | A v -> Y v  | AND2X2TR  | 0.091 |   0.548 |    0.099 | 
     | clk_r_REG32_S3 | D v         | DFFQX1TR  | 0.000 |   0.548 |    0.099 | 
     +-----------------------------------------------------------------------+ 
Path 491: MET Hold Check with Pin clk_r_REG82_S1/CK 
Endpoint:   clk_r_REG82_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.071
  Arrival Time                  0.528
  Slack Time                    0.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.119 |   -0.337 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |   -0.267 | 
     | PLACEDFE_OFC220_reset | A ^ -> Y v | INVX4TR    | 0.069 |   0.258 |   -0.199 | 
     | PLACEDFE_OFC225_reset | A v -> Y ^ | CLKINVX2TR | 0.129 |   0.387 |   -0.069 | 
     | PLACEDFE_OFC228_reset | A ^ -> Y v | INVX2TR    | 0.139 |   0.526 |    0.069 | 
     | clk_r_REG82_S1        | D v        | DFFQX1TR   | 0.002 |   0.528 |    0.071 | 
     +------------------------------------------------------------------------------+ 
Path 492: MET Hold Check with Pin clk_r_REG81_S1/CK 
Endpoint:   clk_r_REG81_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.068
  Arrival Time                  0.526
  Slack Time                    0.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |   -0.314 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |   -0.265 | 
     | PLACEDFE_OFC219_reset | A v -> Y ^ | CLKINVX2TR | 0.169 |   0.362 |   -0.096 | 
     | PLACEDFE_OFC224_reset | A ^ -> Y v | CLKINVX2TR | 0.164 |   0.526 |    0.068 | 
     | clk_r_REG81_S1        | D v        | DFFQX1TR   | 0.000 |   0.526 |    0.068 | 
     +------------------------------------------------------------------------------+ 
Path 493: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG98_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG98_S2/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.558
  Slack Time                    0.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^        |            |       |   0.002 |   -0.458 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^ -> Q v | DFFHQX4TR  | 0.162 |   0.164 |   -0.296 | 
     | U64                                              | A v -> Y ^  | CLKINVX2TR | 0.066 |   0.230 |   -0.230 | 
     | U888                                             | A1 ^ -> Y v | OAI22X1TR  | 0.073 |   0.303 |   -0.157 | 
     | U889                                             | B v -> Y ^  | NAND2X1TR  | 0.093 |   0.396 |   -0.064 | 
     | U890                                             | A ^ -> Y v  | INVX2TR    | 0.031 |   0.427 |   -0.033 | 
     | U891                                             | B0 v -> Y ^ | AOI21X2TR  | 0.080 |   0.508 |    0.047 | 
     | U910                                             | A1 ^ -> Y v | OAI21X1TR  | 0.050 |   0.558 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG98_S2  | D v         | DFFQX1TR   | 0.000 |   0.558 |    0.098 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 494: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG102_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG102_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.566
  Slack Time                    0.467
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^        |           |       |   0.002 |   -0.464 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.183 |   0.185 |   -0.281 | 
     | U895                                             | A ^ -> Y v  | XNOR2X1TR | 0.096 |   0.281 |   -0.186 | 
     | U901                                             | A1 v -> Y ^ | OAI22X4TR | 0.106 |   0.386 |   -0.080 | 
     | U1103                                            | B ^ -> CO ^ | ADDFHX2TR | 0.148 |   0.535 |    0.068 | 
     | U1104                                            | B ^ -> Y v  | NOR2X1TR  | 0.031 |   0.566 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG102_S2 | D v         | DFFQX1TR  | 0.000 |   0.566 |    0.099 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 495: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG103_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG103_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.566
  Slack Time                    0.467
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^        |           |       |   0.002 |   -0.465 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.183 |   0.185 |   -0.282 | 
     | U895                                             | A ^ -> Y v  | XNOR2X1TR | 0.096 |   0.281 |   -0.187 | 
     | U901                                             | A1 v -> Y ^ | OAI22X4TR | 0.106 |   0.386 |   -0.081 | 
     | U1103                                            | B ^ -> CO ^ | ADDFHX2TR | 0.148 |   0.535 |    0.068 | 
     | U1109                                            | B ^ -> Y v  | NAND2X1TR | 0.031 |   0.566 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG103_S2 | D v         | DFFQX1TR  | 0.000 |   0.566 |    0.099 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 496: MET Hold Check with Pin clk_r_REG44_S3/CK 
Endpoint:   clk_r_REG44_S3/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG43_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.005
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.561
  Slack Time                    0.486
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG43_S2 | CK ^        |           |       |   0.004 |   -0.482 | 
     | clk_r_REG43_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.275 |   0.279 |   -0.207 | 
     | U485           | A ^ -> Y ^  | OR2X1TR   | 0.082 |   0.361 |   -0.126 | 
     | U484           | A ^ -> Y ^  | AND2X1TR  | 0.080 |   0.440 |   -0.046 | 
     | U1130          | AN ^ -> Y ^ | NOR2BX1TR | 0.121 |   0.561 |    0.075 | 
     | clk_r_REG44_S3 | D ^         | DFFQX1TR  | 0.000 |   0.561 |    0.075 | 
     +-----------------------------------------------------------------------+ 
Path 497: MET Hold Check with Pin clk_r_REG99_S2/CK 
Endpoint:   clk_r_REG99_S2/D                                   (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.600
  Slack Time                    0.502
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^         |           |       |   0.002 |   -0.500 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^ -> Q ^  | DFFHQX4TR | 0.183 |   0.185 |   -0.317 | 
     | U885                                             | A ^ -> Y v   | XNOR2X1TR | 0.074 |   0.259 |   -0.243 | 
     | U896                                             | A1 v -> Y ^  | OAI22X2TR | 0.091 |   0.350 |   -0.152 | 
     | U903                                             | CI ^ -> CO ^ | ADDFHX2TR | 0.115 |   0.465 |   -0.037 | 
     | U904                                             | B ^ -> Y v   | NAND2X1TR | 0.051 |   0.515 |    0.014 | 
     | U905                                             | A v -> Y ^   | NAND2X2TR | 0.041 |   0.556 |    0.054 | 
     | U906                                             | B ^ -> Y v   | XOR2X1TR  | 0.044 |   0.600 |    0.098 | 
     | clk_r_REG99_S2                                   | D v          | DFFQX1TR  | 0.000 |   0.600 |    0.098 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 498: MET Hold Check with Pin clk_r_REG36_S1/CK 
Endpoint:   clk_r_REG36_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG88_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.608
  Slack Time                    0.507
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG88_S2 | CK ^        |           |       |   0.003 |   -0.504 | 
     | clk_r_REG88_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.247 |   0.250 |   -0.257 | 
     | U1008          | AN ^ -> Y ^ | NOR2BX1TR | 0.120 |   0.370 |   -0.138 | 
     | U96            | A ^ -> Y v  | NAND2X1TR | 0.057 |   0.426 |   -0.081 | 
     | U272           | A v -> Y ^  | INVX1TR   | 0.053 |   0.479 |   -0.028 | 
     | U357           | B0 ^ -> Y v | AOI21X1TR | 0.042 |   0.521 |    0.014 | 
     | U356           | B v -> Y v  | XOR2X1TR  | 0.086 |   0.608 |    0.100 | 
     | clk_r_REG36_S1 | D v         | DFFQX1TR  | 0.000 |   0.608 |    0.100 | 
     +-----------------------------------------------------------------------+ 
Path 499: MET Hold Check with Pin clk_r_REG70_S3/CK 
Endpoint:   clk_r_REG70_S3/D                                   (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.610
  Slack Time                    0.510
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^        |            |       |   0.003 |   -0.507 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^ -> Q v | DFFHQX2TR  | 0.196 |   0.199 |   -0.311 | 
     | U510                                             | B v -> Y ^  | NAND2BX1TR | 0.072 |   0.271 |   -0.239 | 
     | U814                                             | A ^ -> Y v  | INVX1TR    | 0.031 |   0.302 |   -0.208 | 
     | U140                                             | B v -> Y ^  | NAND2X1TR  | 0.054 |   0.356 |   -0.154 | 
     | U815                                             | A1 ^ -> Y v | OAI21X1TR  | 0.073 |   0.429 |   -0.081 | 
     | U1478                                            | B v -> Y v  | XNOR2X1TR  | 0.101 |   0.530 |    0.020 | 
     | U1479                                            | A v -> Y v  | AND2X2TR   | 0.079 |   0.610 |    0.099 | 
     | clk_r_REG70_S3                                   | D v         | DFFQX1TR   | 0.000 |   0.610 |    0.099 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 500: MET Hold Check with Pin clk_r_REG17_S1/CK 
Endpoint:   clk_r_REG17_S1/D                                  (v) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.613
  Slack Time                    0.513
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3 | CK ^        |           |       |   0.002 |   -0.511 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3 | CK ^ -> Q ^ | DFFHQX2TR | 0.149 |   0.152 |   -0.361 | 
     | U482                                            | A ^ -> Y v  | XOR2X1TR  | 0.036 |   0.188 |   -0.325 | 
     | U913                                            | AN v -> Y v | NOR2BX1TR | 0.093 |   0.281 |   -0.232 | 
     | U914                                            | AN v -> Y v | NOR2BX1TR | 0.116 |   0.397 |   -0.116 | 
     | U1132                                           | A v -> S ^  | ADDFHX2TR | 0.184 |   0.581 |    0.068 | 
     | U930                                            | A ^ -> Y v  | NOR2X1TR  | 0.032 |   0.613 |    0.100 | 
     | clk_r_REG17_S1                                  | D v         | DFFQX1TR  | 0.000 |   0.613 |    0.100 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 501: MET Hold Check with Pin clk_r_REG12_S1/CK 
Endpoint:   clk_r_REG12_S1/D                                  (v) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.615
  Slack Time                    0.517
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3 | CK ^        |           |       |   0.002 |   -0.514 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3 | CK ^ -> Q ^ | DFFHQX2TR | 0.149 |   0.152 |   -0.365 | 
     | U482                                            | A ^ -> Y v  | XOR2X1TR  | 0.036 |   0.188 |   -0.328 | 
     | U913                                            | AN v -> Y v | NOR2BX1TR | 0.093 |   0.281 |   -0.236 | 
     | U914                                            | AN v -> Y v | NOR2BX1TR | 0.116 |   0.397 |   -0.119 | 
     | U1132                                           | A v -> S ^  | ADDFHX2TR | 0.184 |   0.581 |    0.064 | 
     | U1473                                           | A ^ -> Y v  | NAND2X1TR | 0.034 |   0.615 |    0.099 | 
     | clk_r_REG12_S1                                  | D v         | DFFQX1TR  | 0.000 |   0.615 |    0.099 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 502: MET Hold Check with Pin clk_r_REG100_S2/CK 
Endpoint:   clk_r_REG100_S2/D                                  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.617
  Slack Time                    0.521
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^        |           |       |   0.002 |   -0.518 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.183 |   0.185 |   -0.335 | 
     | U885                                             | A ^ -> Y v  | XNOR2X1TR | 0.074 |   0.259 |   -0.262 | 
     | U896                                             | A1 v -> Y ^ | OAI22X2TR | 0.091 |   0.350 |   -0.171 | 
     | U903                                             | CI ^ -> S ^ | ADDFHX2TR | 0.124 |   0.473 |   -0.047 | 
     | U627                                             | A ^ -> Y v  | NAND2X2TR | 0.035 |   0.508 |   -0.013 | 
     | U1105                                            | B v -> Y ^  | NAND2X1TR | 0.053 |   0.561 |    0.041 | 
     | U1106                                            | B ^ -> Y v  | XNOR2X1TR | 0.055 |   0.617 |    0.096 | 
     | clk_r_REG100_S2                                  | D v         | DFFQX1TR  | 0.000 |   0.617 |    0.096 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 503: MET Hold Check with Pin clk_r_REG41_S1/CK 
Endpoint:   clk_r_REG41_S1/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG88_S2/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.608
  Slack Time                    0.528
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                |             |           |       |  Time   |   Time   | 
     |----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG88_S2 | CK ^        |           |       |   0.003 |   -0.524 | 
     | clk_r_REG88_S2 | CK ^ -> Q ^ | DFFQX1TR  | 0.247 |   0.250 |   -0.278 | 
     | U1008          | AN ^ -> Y ^ | NOR2BX1TR | 0.120 |   0.370 |   -0.158 | 
     | U96            | A ^ -> Y v  | NAND2X1TR | 0.057 |   0.426 |   -0.101 | 
     | U272           | A v -> Y ^  | INVX1TR   | 0.053 |   0.479 |   -0.048 | 
     | U357           | B0 ^ -> Y v | AOI21X1TR | 0.042 |   0.521 |   -0.006 | 
     | U1134          | A1 v -> Y ^ | OAI21X1TR | 0.087 |   0.608 |    0.081 | 
     | clk_r_REG41_S1 | D ^         | DFFQX1TR  | 0.000 |   0.608 |    0.081 | 
     +-----------------------------------------------------------------------+ 
Path 504: MET Hold Check with Pin clk_r_REG88_S2/CK 
Endpoint:   clk_r_REG88_S2/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.623
  Slack Time                    0.541
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.119
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset v    |            |       |   0.119 |   -0.422 | 
     | PLACEDFE_OFC216_reset | A v -> Y ^ | INVX4TR    | 0.070 |   0.190 |   -0.351 | 
     | PLACEDFE_OFC219_reset | A ^ -> Y v | CLKINVX2TR | 0.171 |   0.361 |   -0.180 | 
     | PLACEDFE_OFC224_reset | A v -> Y ^ | CLKINVX2TR | 0.172 |   0.533 |   -0.008 | 
     | U258                  | B ^ -> Y ^ | AND2X2TR   | 0.090 |   0.623 |    0.082 | 
     | clk_r_REG88_S2        | D ^        | DFFQX1TR   | 0.000 |   0.623 |    0.082 | 
     +------------------------------------------------------------------------------+ 
Path 505: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG106_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG106_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.643
  Slack Time                    0.542
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^         |           |       |   0.002 |   -0.540 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^ -> Q ^  | DFFHQX4TR | 0.183 |   0.185 |   -0.357 | 
     | U712                                             | A ^ -> Y v   | XNOR2X1TR | 0.075 |   0.260 |   -0.282 | 
     | U333                                             | A1 v -> Y ^  | OAI22X1TR | 0.137 |   0.397 |   -0.145 | 
     | U867                                             | CI ^ -> S ^  | ADDFHX2TR | 0.118 |   0.515 |   -0.028 | 
     | U1001                                            | CI ^ -> CO ^ | ADDFHX2TR | 0.101 |   0.616 |    0.074 | 
     | U1002                                            | B ^ -> Y v   | NOR2X2TR  | 0.027 |   0.643 |    0.101 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG106_S2 | D v          | DFFQX1TR  | 0.000 |   0.643 |    0.101 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 506: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG118_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG118_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.640
  Slack Time                    0.543
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^         |            |       |   0.002 |   -0.542 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^ -> Q v  | DFFQX4TR   | 0.326 |   0.327 |   -0.216 | 
     | U745                                             | A v -> Y ^   | CLKINVX2TR | 0.065 |   0.392 |   -0.151 | 
     | U747                                             | A1 ^ -> Y v  | OAI22X2TR  | 0.057 |   0.449 |   -0.094 | 
     | U828                                             | B v -> S ^   | CMPR22X2TR | 0.065 |   0.514 |   -0.030 | 
     | U1110                                            | CI ^ -> CO ^ | ADDFHX4TR  | 0.091 |   0.605 |    0.062 | 
     | U228                                             | B ^ -> Y v   | NOR2X1TR   | 0.035 |   0.640 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG118_S2 | D v          | DFFQX1TR   | 0.000 |   0.640 |    0.097 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 507: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG73_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG73_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.647
  Slack Time                    0.548
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1 | CK ^         |            |       |   0.003 |   -0.544 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1 | CK ^ -> Q v  | DFFQX4TR   | 0.322 |   0.325 |   -0.223 | 
     | U810                                             | A v -> Y ^   | CLKINVX2TR | 0.067 |   0.391 |   -0.156 | 
     | U616                                             | B0 ^ -> Y v  | OAI22X2TR  | 0.057 |   0.448 |   -0.099 | 
     | U1065                                            | B v -> S ^   | CMPR22X2TR | 0.056 |   0.504 |   -0.043 | 
     | U1071                                            | CI ^ -> CO ^ | ADDFHX2TR  | 0.108 |   0.612 |    0.064 | 
     | U1072                                            | B ^ -> Y v   | NOR2X2TR   | 0.035 |   0.647 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG73_S3  | D v          | DFFQX1TR   | 0.000 |   0.647 |    0.099 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 508: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG104_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG104_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.645
  Slack Time                    0.548
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^        |            |       |   0.002 |   -0.545 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^ -> Q ^ | DFFHQX4TR  | 0.183 |   0.185 |   -0.363 | 
     | U712                                             | A ^ -> Y v  | XNOR2X1TR  | 0.075 |   0.260 |   -0.288 | 
     | U333                                             | A1 v -> Y ^ | OAI22X1TR  | 0.137 |   0.397 |   -0.151 | 
     | U867                                             | CI ^ -> S ^ | ADDFHX2TR  | 0.118 |   0.515 |   -0.033 | 
     | U1001                                            | CI ^ -> S ^ | ADDFHX2TR  | 0.095 |   0.610 |    0.062 | 
     | U583                                             | B ^ -> Y v  | NAND2BX1TR | 0.035 |   0.645 |    0.097 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG104_S2 | D v         | DFFQX1TR   | 0.000 |   0.645 |    0.097 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 509: MET Hold Check with Pin clk_r_REG35_S1/CK 
Endpoint:   clk_r_REG35_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.650
  Slack Time                    0.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |   -0.406 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |   -0.356 | 
     | PLACEDFE_OFC219_reset | A v -> Y ^ | CLKINVX2TR | 0.169 |   0.362 |   -0.187 | 
     | U676                  | B ^ -> Y v | NOR2BX1TR  | 0.065 |   0.426 |   -0.122 | 
     | U818                  | A v -> S ^ | ADDFX2TR   | 0.193 |   0.619 |    0.071 | 
     | U824                  | A ^ -> Y v | NOR2X1TR   | 0.030 |   0.650 |    0.101 | 
     | clk_r_REG35_S1        | D v        | DFFQX1TR   | 0.000 |   0.650 |    0.101 | 
     +------------------------------------------------------------------------------+ 
Path 510: MET Hold Check with Pin clk_r_REG30_S1/CK 
Endpoint:   clk_r_REG30_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.650
  Slack Time                    0.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |   -0.406 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |   -0.356 | 
     | PLACEDFE_OFC219_reset | A v -> Y ^ | CLKINVX2TR | 0.169 |   0.362 |   -0.187 | 
     | U676                  | B ^ -> Y v | NOR2BX1TR  | 0.065 |   0.426 |   -0.123 | 
     | U818                  | A v -> S ^ | ADDFX2TR   | 0.193 |   0.619 |    0.070 | 
     | U1474                 | A ^ -> Y v | NAND2X1TR  | 0.030 |   0.650 |    0.101 | 
     | clk_r_REG30_S1        | D v        | DFFQX1TR   | 0.000 |   0.650 |    0.101 | 
     +------------------------------------------------------------------------------+ 
Path 511: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG107_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG107_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.649
  Slack Time                    0.551
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^         |           |       |   0.002 |   -0.548 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^ -> Q ^  | DFFHQX4TR | 0.183 |   0.185 |   -0.365 | 
     | U712                                             | A ^ -> Y v   | XNOR2X1TR | 0.075 |   0.260 |   -0.291 | 
     | U333                                             | A1 v -> Y ^  | OAI22X1TR | 0.137 |   0.397 |   -0.154 | 
     | U867                                             | CI ^ -> S ^  | ADDFHX2TR | 0.118 |   0.515 |   -0.036 | 
     | U1001                                            | CI ^ -> CO ^ | ADDFHX2TR | 0.101 |   0.616 |    0.066 | 
     | U1102                                            | A ^ -> Y v   | NAND2X1TR | 0.033 |   0.649 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG107_S2 | D v          | DFFQX1TR  | 0.000 |   0.649 |    0.099 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 512: MET Hold Check with Pin clk_r_REG23_S1/CK 
Endpoint:   clk_r_REG23_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.652
  Slack Time                    0.552
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |   -0.408 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |   -0.359 | 
     | PLACEDFE_OFC219_reset | A v -> Y ^ | CLKINVX2TR | 0.169 |   0.362 |   -0.190 | 
     | U848                  | B ^ -> Y v | NOR2BX1TR  | 0.081 |   0.443 |   -0.108 | 
     | U929                  | A v -> S ^ | ADDFHX2TR  | 0.183 |   0.626 |    0.074 | 
     | U861                  | A ^ -> Y v | NOR2X1TR   | 0.026 |   0.652 |    0.101 | 
     | clk_r_REG23_S1        | D v        | DFFQX1TR   | 0.000 |   0.652 |    0.101 | 
     +------------------------------------------------------------------------------+ 
Path 513: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG111_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG111_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.650
  Slack Time                    0.552
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^        |           |       |   0.002 |   -0.550 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.183 |   0.185 |   -0.367 | 
     | U443                                             | A ^ -> Y v  | XNOR2X1TR | 0.076 |   0.261 |   -0.291 | 
     | U406                                             | A1 v -> Y ^ | OAI22X2TR | 0.104 |   0.364 |   -0.188 | 
     | U983                                             | A ^ -> Y ^  | XOR3X2TR  | 0.147 |   0.511 |   -0.041 | 
     | U47                                              | C ^ -> Y ^  | XOR3X2TR  | 0.101 |   0.612 |    0.060 | 
     | U552                                             | A ^ -> Y v  | NAND2X1TR | 0.038 |   0.650 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG111_S2 | D v         | DFFQX1TR  | 0.000 |   0.650 |    0.098 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 514: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG68_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG68_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.651
  Slack Time                    0.553
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^        |           |       |   0.003 |   -0.549 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^ -> Q ^ | DFFHQX2TR | 0.229 |   0.233 |   -0.320 | 
     | U454                                             | A ^ -> Y v  | XNOR2X1TR | 0.082 |   0.315 |   -0.238 | 
     | U441                                             | A1 v -> Y ^ | OAI22X2TR | 0.091 |   0.406 |   -0.147 | 
     | U355                                             | A ^ -> CO ^ | ADDHX1TR  | 0.124 |   0.530 |   -0.022 | 
     | U534                                             | B ^ -> Y ^  | OR2X4TR   | 0.084 |   0.614 |    0.061 | 
     | U438                                             | A1 ^ -> Y v | AOI21X1TR | 0.037 |   0.651 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG68_S3  | D v         | DFFQX1TR  | 0.000 |   0.651 |    0.098 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 515: MET Hold Check with Pin clk_r_REG18_S1/CK 
Endpoint:   clk_r_REG18_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.654
  Slack Time                    0.554
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |   -0.411 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |   -0.362 | 
     | PLACEDFE_OFC219_reset | A v -> Y ^ | CLKINVX2TR | 0.169 |   0.362 |   -0.193 | 
     | U848                  | B ^ -> Y v | NOR2BX1TR  | 0.081 |   0.443 |   -0.111 | 
     | U929                  | A v -> S ^ | ADDFHX2TR  | 0.183 |   0.626 |    0.072 | 
     | U483                  | A ^ -> Y v | NAND2X1TR  | 0.028 |   0.654 |    0.100 | 
     | clk_r_REG18_S1        | D v        | DFFQX1TR   | 0.000 |   0.654 |    0.100 | 
     +------------------------------------------------------------------------------+ 
Path 516: MET Hold Check with Pin clk_r_REG6_S1/CK 
Endpoint:   clk_r_REG6_S1/D                                   (^) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.022
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.088
  Arrival Time                  0.644
  Slack Time                    0.556
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3 | CK ^        |           |       |   0.002 |   -0.553 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3 | CK ^ -> Q ^ | DFFHQX2TR | 0.149 |   0.152 |   -0.404 | 
     | U482                                            | A ^ -> Y v  | XOR2X1TR  | 0.036 |   0.188 |   -0.368 | 
     | U913                                            | AN v -> Y v | NOR2BX1TR | 0.093 |   0.281 |   -0.275 | 
     | U914                                            | AN v -> Y v | NOR2BX1TR | 0.116 |   0.397 |   -0.159 | 
     | U1132                                           | A v -> CO v | ADDFHX2TR | 0.195 |   0.592 |    0.037 | 
     | U1135                                           | B v -> Y ^  | NAND2X1TR | 0.051 |   0.644 |    0.088 | 
     | clk_r_REG6_S1                                   | D ^         | DFFQX1TR  | 0.000 |   0.644 |    0.088 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 517: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG120_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG120_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.093
  Arrival Time                  0.650
  Slack Time                    0.556
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^         |            |       |   0.002 |   -0.555 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^ -> Q v  | DFFQX4TR   | 0.326 |   0.327 |   -0.229 | 
     | U745                                             | A v -> Y ^   | CLKINVX2TR | 0.065 |   0.392 |   -0.164 | 
     | U747                                             | A1 ^ -> Y v  | OAI22X2TR  | 0.057 |   0.449 |   -0.107 | 
     | U828                                             | B v -> S ^   | CMPR22X2TR | 0.065 |   0.514 |   -0.043 | 
     | U1110                                            | CI ^ -> CO ^ | ADDFHX4TR  | 0.091 |   0.605 |    0.049 | 
     | U829                                             | B ^ -> Y v   | NAND2X1TR  | 0.045 |   0.650 |    0.093 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG120_S2 | D v          | DFFQX1TR   | 0.000 |   0.650 |    0.093 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 518: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG105_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG105_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.066
  Arrival Time                  0.627
  Slack Time                    0.561
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^         |            |       |   0.002 |   -0.559 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^ -> Q ^  | DFFHQX4TR  | 0.183 |   0.185 |   -0.376 | 
     | U712                                             | A ^ -> Y v   | XNOR2X1TR  | 0.075 |   0.260 |   -0.301 | 
     | U866                                             | B1 v -> Y ^  | OAI22X2TR  | 0.118 |   0.378 |   -0.183 | 
     | U874                                             | C ^ -> S ^   | CMPR32X2TR | 0.112 |   0.490 |   -0.071 | 
     | U434                                             | CI ^ -> CO ^ | ADDFHX2TR  | 0.104 |   0.595 |    0.033 | 
     | U875                                             | B ^ -> Y v   | NOR2X1TR   | 0.033 |   0.627 |    0.066 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG105_S2 | D v          | DFFHQX1TR  | 0.000 |   0.627 |    0.066 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 519: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG89_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG89_S2/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.663
  Slack Time                    0.565
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1 | CK ^         |            |       |   0.003 |   -0.561 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1 | CK ^ -> Q v  | DFFQX4TR   | 0.326 |   0.329 |   -0.235 | 
     | U465                                             | A v -> Y ^   | INVX1TR    | 0.085 |   0.414 |   -0.151 | 
     | U372                                             | A1 ^ -> Y v  | OAI22X2TR  | 0.059 |   0.472 |   -0.092 | 
     | U798                                             | B v -> S ^   | CMPR22X2TR | 0.063 |   0.535 |   -0.029 | 
     | U968                                             | CI ^ -> CO ^ | ADDFHX4TR  | 0.095 |   0.630 |    0.066 | 
     | U1074                                            | B ^ -> Y v   | NOR2X2TR   | 0.033 |   0.663 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG89_S2  | D v          | DFFQX1TR   | 0.000 |   0.663 |    0.098 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 520: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG72_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG72_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.094
  Arrival Time                  0.662
  Slack Time                    0.568
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1 | CK ^         |            |       |   0.003 |   -0.565 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1 | CK ^ -> Q v  | DFFQX4TR   | 0.322 |   0.325 |   -0.243 | 
     | U810                                             | A v -> Y ^   | CLKINVX2TR | 0.067 |   0.391 |   -0.177 | 
     | U616                                             | B0 ^ -> Y v  | OAI22X2TR  | 0.057 |   0.448 |   -0.120 | 
     | U1065                                            | B v -> S ^   | CMPR22X2TR | 0.056 |   0.504 |   -0.064 | 
     | U1071                                            | CI ^ -> CO ^ | ADDFHX2TR  | 0.108 |   0.612 |    0.044 | 
     | U567                                             | B ^ -> Y v   | NAND2X1TR  | 0.050 |   0.662 |    0.094 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG72_S3  | D v          | DFFQX1TR   | 0.000 |   0.662 |    0.094 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 521: MET Hold Check with Pin clk_r_REG69_S3/CK 
Endpoint:   clk_r_REG69_S3/D                                   (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.666
  Slack Time                    0.569
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^        |            |       |   0.003 |   -0.565 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^ -> Q ^ | DFFHQX2TR  | 0.229 |   0.233 |   -0.336 | 
     | U510                                             | B ^ -> Y v  | NAND2BX1TR | 0.045 |   0.278 |   -0.291 | 
     | U814                                             | A v -> Y ^  | INVX1TR    | 0.050 |   0.328 |   -0.241 | 
     | U140                                             | B ^ -> Y v  | NAND2X1TR  | 0.037 |   0.365 |   -0.203 | 
     | U815                                             | A1 v -> Y ^ | OAI21X1TR  | 0.164 |   0.529 |   -0.040 | 
     | U816                                             | A0 ^ -> Y v | AOI21X2TR  | 0.062 |   0.591 |    0.022 | 
     | U535                                             | A v -> Y ^  | CLKINVX2TR | 0.039 |   0.630 |    0.061 | 
     | U340                                             | A ^ -> Y v  | XNOR2X1TR  | 0.036 |   0.666 |    0.097 | 
     | clk_r_REG69_S3                                   | D v         | DFFQX1TR   | 0.000 |   0.666 |    0.097 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 522: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG76_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG76_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.674
  Slack Time                    0.573
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^         |           |       |   0.003 |   -0.570 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^ -> Q v  | DFFHQX2TR | 0.196 |   0.199 |   -0.374 | 
     | U331                                             | A v -> Y ^   | XNOR2X2TR | 0.134 |   0.333 |   -0.240 | 
     | U939                                             | A1 ^ -> Y v  | OAI22X4TR | 0.077 |   0.410 |   -0.163 | 
     | U943                                             | B v -> S ^   | ADDFHX2TR | 0.154 |   0.564 |   -0.009 | 
     | U1064                                            | CI ^ -> CO ^ | ADDFHX4TR | 0.087 |   0.651 |    0.078 | 
     | U949                                             | A ^ -> Y v   | NOR2X2TR  | 0.022 |   0.674 |    0.101 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG76_S3  | D v          | DFFQX1TR  | 0.000 |   0.674 |    0.101 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 523: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG75_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG75_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.678
  Slack Time                    0.578
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^         |           |       |   0.003 |   -0.575 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^ -> Q v  | DFFHQX2TR | 0.196 |   0.199 |   -0.379 | 
     | U331                                             | A v -> Y ^   | XNOR2X2TR | 0.134 |   0.333 |   -0.245 | 
     | U939                                             | A1 ^ -> Y v  | OAI22X4TR | 0.077 |   0.410 |   -0.168 | 
     | U943                                             | B v -> S ^   | ADDFHX2TR | 0.154 |   0.564 |   -0.014 | 
     | U1064                                            | CI ^ -> CO ^ | ADDFHX4TR | 0.087 |   0.651 |    0.073 | 
     | U1122                                            | A ^ -> Y v   | NAND2X1TR | 0.026 |   0.678 |    0.100 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG75_S3  | D v          | DFFQX1TR  | 0.000 |   0.678 |    0.100 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 524: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG67_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG67_S3/D  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.083
  Arrival Time                  0.666
  Slack Time                    0.583
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^        |            |       |   0.003 |   -0.580 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^ -> Q v | DFFHQX2TR  | 0.196 |   0.199 |   -0.384 | 
     | U510                                             | B v -> Y ^  | NAND2BX1TR | 0.072 |   0.271 |   -0.312 | 
     | U814                                             | A ^ -> Y v  | INVX1TR    | 0.031 |   0.302 |   -0.281 | 
     | U140                                             | B v -> Y ^  | NAND2X1TR  | 0.054 |   0.356 |   -0.227 | 
     | U815                                             | A1 ^ -> Y v | OAI21X1TR  | 0.073 |   0.429 |   -0.154 | 
     | U816                                             | A0 v -> Y ^ | AOI21X2TR  | 0.101 |   0.531 |   -0.052 | 
     | U74                                              | B ^ -> Y ^  | OR2X4TR    | 0.074 |   0.605 |    0.021 | 
     | U306                                             | A ^ -> Y v  | NAND2X2TR  | 0.031 |   0.636 |    0.053 | 
     | U19                                              | A v -> Y ^  | INVX2TR    | 0.030 |   0.666 |    0.083 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG67_S3  | D ^         | DFFQX1TR   | 0.000 |   0.666 |    0.083 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 525: MET Hold Check with Pin clk_r_REG29_S1/CK 
Endpoint:   clk_r_REG29_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.686
  Slack Time                    0.587
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |   -0.444 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |   -0.395 | 
     | PLACEDFE_OFC219_reset | A v -> Y ^ | CLKINVX2TR | 0.169 |   0.362 |   -0.225 | 
     | U428                  | B ^ -> Y v | NOR2BX1TR  | 0.065 |   0.426 |   -0.161 | 
     | U860                  | A v -> S ^ | ADDFHX1TR  | 0.216 |   0.643 |    0.055 | 
     | U580                  | A ^ -> Y v | NOR2X1TR   | 0.043 |   0.686 |    0.098 | 
     | clk_r_REG29_S1        | D v        | DFFQX1TR   | 0.000 |   0.686 |    0.098 | 
     +------------------------------------------------------------------------------+ 
Path 526: MET Hold Check with Pin clk_r_REG24_S1/CK 
Endpoint:   clk_r_REG24_S1/D (v) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.004
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.688
  Slack Time                    0.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.043
     = Beginpoint Arrival Time            0.143
     +------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                       |            |            |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+---------+----------| 
     |                       | reset ^    |            |       |   0.143 |   -0.447 | 
     | PLACEDFE_OFC216_reset | A ^ -> Y v | INVX4TR    | 0.049 |   0.193 |   -0.397 | 
     | PLACEDFE_OFC219_reset | A v -> Y ^ | CLKINVX2TR | 0.169 |   0.362 |   -0.228 | 
     | U428                  | B ^ -> Y v | NOR2BX1TR  | 0.065 |   0.426 |   -0.164 | 
     | U860                  | A v -> S ^ | ADDFHX1TR  | 0.216 |   0.643 |    0.053 | 
     | U14                   | A ^ -> Y v | NAND2X1TR  | 0.045 |   0.688 |    0.098 | 
     | clk_r_REG24_S1        | D v        | DFFQX1TR   | 0.000 |   0.688 |    0.098 | 
     +------------------------------------------------------------------------------+ 
Path 527: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG110_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG110_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.082
  Arrival Time                  0.675
  Slack Time                    0.593
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^        |           |       |   0.002 |   -0.591 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^ -> Q ^ | DFFHQX4TR | 0.183 |   0.185 |   -0.408 | 
     | U443                                             | A ^ -> Y v  | XNOR2X1TR | 0.076 |   0.261 |   -0.333 | 
     | U406                                             | A1 v -> Y ^ | OAI22X2TR | 0.104 |   0.364 |   -0.229 | 
     | U983                                             | A ^ -> Y ^  | XOR3X2TR  | 0.147 |   0.511 |   -0.082 | 
     | U47                                              | C ^ -> Y ^  | XOR3X2TR  | 0.101 |   0.612 |    0.019 | 
     | U1108                                            | A ^ -> Y ^  | OR2X4TR   | 0.063 |   0.675 |    0.082 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG110_S2 | D ^         | DFFQX1TR  | 0.000 |   0.675 |    0.082 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 528: MET Hold Check with Pin clk_r_REG1_S1/CK 
Endpoint:   clk_r_REG1_S1/D                                   (^) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG84_S2/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.690
  Slack Time                    0.594
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG84_S2 | CK ^        |           |       |   0.002 |   -0.593 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG84_S2 | CK ^ -> Q ^ | DFFHQX2TR | 0.154 |   0.156 |   -0.439 | 
     | U605                                            | A1 ^ -> Y v | OAI21X1TR | 0.052 |   0.207 |   -0.387 | 
     | U604                                            | A v -> Y ^  | XOR2X1TR  | 0.083 |   0.291 |   -0.303 | 
     | U603                                            | A ^ -> Y v  | NOR3X1TR  | 0.064 |   0.355 |   -0.239 | 
     | U1055                                           | B v -> Y ^  | XOR3X2TR  | 0.151 |   0.506 |   -0.088 | 
     | U1056                                           | C ^ -> Y ^  | XOR3X2TR  | 0.093 |   0.599 |    0.005 | 
     | U35                                             | A ^ -> Y v  | NAND2X1TR | 0.043 |   0.642 |    0.047 | 
     | U1063                                           | B v -> Y ^  | NAND2X2TR | 0.049 |   0.690 |    0.096 | 
     | clk_r_REG1_S1                                   | D ^         | DFFHQX4TR | 0.000 |   0.690 |    0.096 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 529: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG90_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG90_S2/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.090
  Arrival Time                  0.686
  Slack Time                    0.597
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1 | CK ^         |            |       |   0.003 |   -0.593 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1 | CK ^ -> Q v  | DFFQX4TR   | 0.326 |   0.329 |   -0.268 | 
     | U465                                             | A v -> Y ^   | INVX1TR    | 0.085 |   0.414 |   -0.183 | 
     | U372                                             | A1 ^ -> Y v  | OAI22X2TR  | 0.059 |   0.472 |   -0.124 | 
     | U798                                             | B v -> S ^   | CMPR22X2TR | 0.063 |   0.535 |   -0.062 | 
     | U968                                             | CI ^ -> CO ^ | ADDFHX4TR  | 0.095 |   0.630 |    0.034 | 
     | U582                                             | B ^ -> Y v   | NAND2X1TR  | 0.056 |   0.686 |    0.090 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG90_S2  | D v          | DFFQX1TR   | 0.000 |   0.686 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 530: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG108_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG108_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.700
  Slack Time                    0.600
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^        |            |       |   0.002 |   -0.598 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^ -> Q v | DFFHQX4TR  | 0.162 |   0.164 |   -0.436 | 
     | U443                                             | A v -> Y ^  | XNOR2X1TR  | 0.129 |   0.293 |   -0.307 | 
     | U406                                             | A1 ^ -> Y v | OAI22X2TR  | 0.075 |   0.369 |   -0.231 | 
     | U381                                             | A v -> Y ^  | CLKINVX2TR | 0.056 |   0.424 |   -0.176 | 
     | U980                                             | CI ^ -> S ^ | ADDFHX4TR  | 0.101 |   0.525 |   -0.075 | 
     | U984                                             | B ^ -> S ^  | ADDFHX2TR  | 0.145 |   0.671 |    0.071 | 
     | U715                                             | A ^ -> Y v  | NOR2X1TR   | 0.029 |   0.700 |    0.100 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG108_S2 | D v         | DFFQX1TR   | 0.000 |   0.700 |    0.100 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 531: MET Hold Check with Pin clk_r_REG11_S1/CK 
Endpoint:   clk_r_REG11_S1/D                                  (v) checked with  
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.704
  Slack Time                    0.606
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +--------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                 |             |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3 | CK ^        |           |       |   0.002 |   -0.604 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3 | CK ^ -> Q ^ | DFFHQX2TR | 0.149 |   0.152 |   -0.454 | 
     | U482                                            | A ^ -> Y v  | XOR2X1TR  | 0.036 |   0.188 |   -0.418 | 
     | U913                                            | AN v -> Y v | NOR2BX1TR | 0.093 |   0.281 |   -0.325 | 
     | U914                                            | AN v -> Y v | NOR2BX1TR | 0.116 |   0.397 |   -0.209 | 
     | U1132                                           | A v -> CO v | ADDFHX2TR | 0.195 |   0.592 |   -0.014 | 
     | U1133                                           | B v -> Y v  | OR2X2TR   | 0.111 |   0.704 |    0.097 | 
     | clk_r_REG11_S1                                  | D v         | DFFQX1TR  | 0.000 |   0.704 |    0.097 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 532: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG109_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG109_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.707
  Slack Time                    0.609
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^        |            |       |   0.002 |   -0.607 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1 | CK ^ -> Q v | DFFHQX4TR  | 0.162 |   0.164 |   -0.445 | 
     | U443                                             | A v -> Y ^  | XNOR2X1TR  | 0.129 |   0.293 |   -0.316 | 
     | U406                                             | A1 ^ -> Y v | OAI22X2TR  | 0.075 |   0.369 |   -0.240 | 
     | U381                                             | A v -> Y ^  | CLKINVX2TR | 0.056 |   0.424 |   -0.185 | 
     | U980                                             | CI ^ -> S ^ | ADDFHX4TR  | 0.101 |   0.525 |   -0.084 | 
     | U984                                             | B ^ -> S ^  | ADDFHX2TR  | 0.145 |   0.671 |    0.062 | 
     | U1107                                            | A ^ -> Y v  | NAND2X1TR  | 0.036 |   0.707 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG109_S2 | D v         | DFFQX1TR   | 0.000 |   0.707 |    0.098 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 533: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG71_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG71_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.711
  Slack Time                    0.611
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1 | CK ^        |            |       |   0.003 |   -0.608 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1 | CK ^ -> Q v | DFFQX4TR   | 0.322 |   0.325 |   -0.286 | 
     | U810                                             | A v -> Y ^  | CLKINVX2TR | 0.067 |   0.391 |   -0.219 | 
     | U616                                             | B0 ^ -> Y v | OAI22X2TR  | 0.057 |   0.448 |   -0.163 | 
     | U1065                                            | B v -> S ^  | CMPR22X2TR | 0.056 |   0.504 |   -0.107 | 
     | U1071                                            | CI ^ -> S ^ | ADDFHX2TR  | 0.103 |   0.607 |   -0.003 | 
     | U615                                             | A ^ -> Y v  | INVX4TR    | 0.029 |   0.637 |    0.026 | 
     | U404                                             | A v -> Y ^  | NAND2X4TR  | 0.043 |   0.680 |    0.069 | 
     | U1123                                            | A ^ -> Y v  | NAND2X1TR  | 0.030 |   0.711 |    0.100 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG71_S3  | D v         | DFFQX1TR   | 0.000 |   0.711 |    0.100 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 534: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG117_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG117_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.710
  Slack Time                    0.612
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^        |            |       |   0.002 |   -0.611 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^ -> Q v | DFFQX4TR   | 0.326 |   0.327 |   -0.285 | 
     | U745                                             | A v -> Y ^  | CLKINVX2TR | 0.065 |   0.392 |   -0.220 | 
     | U747                                             | A1 ^ -> Y v | OAI22X2TR  | 0.057 |   0.449 |   -0.163 | 
     | U828                                             | B v -> S ^  | CMPR22X2TR | 0.065 |   0.514 |   -0.099 | 
     | U1110                                            | CI ^ -> S ^ | ADDFHX4TR  | 0.086 |   0.600 |   -0.012 | 
     | U360                                             | A ^ -> Y v  | NOR2X1TR   | 0.036 |   0.636 |    0.024 | 
     | U198                                             | A v -> Y ^  | INVX2TR    | 0.042 |   0.679 |    0.066 | 
     | U1119                                            | A ^ -> Y v  | NAND2X1TR  | 0.032 |   0.710 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG117_S2 | D v         | DFFQX1TR   | 0.000 |   0.710 |    0.098 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 535: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.713
  Slack Time                    0.614
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | CK ^         |            |       |   0.002 |   -0.612 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | CK ^ -> Q v  | DFFQX1TR   | 0.300 |   0.302 |   -0.312 | 
     | U727                                             | A v -> Y ^   | CLKINVX6TR | 0.086 |   0.387 |   -0.226 | 
     | U736                                             | B1 ^ -> Y v  | OAI22X4TR  | 0.065 |   0.452 |   -0.162 | 
     | U974                                             | A v -> S ^   | ADDFHX4TR  | 0.157 |   0.609 |   -0.005 | 
     | U1069                                            | CI ^ -> CO ^ | ADDFHX4TR  | 0.078 |   0.687 |    0.073 | 
     | U334                                             | A ^ -> Y v   | NAND2X1TR  | 0.026 |   0.713 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2 | D v          | DFFQX1TR   | 0.000 |   0.713 |    0.099 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 536: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG95_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG95_S2/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.733
  Slack Time                    0.634
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1 | CK ^        |           |       |   0.002 |   -0.632 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.300 |   0.302 |   -0.332 | 
     | U785                                             | A ^ -> Y v  | XNOR2X4TR | 0.065 |   0.368 |   -0.266 | 
     | U451                                             | B0 v -> Y ^ | OAI22X1TR | 0.130 |   0.497 |   -0.136 | 
     | U450                                             | CI ^ -> S ^ | ADDFHX2TR | 0.113 |   0.611 |   -0.023 | 
     | U524                                             | CI ^ -> S ^ | ADDFHX2TR | 0.094 |   0.705 |    0.071 | 
     | U1096                                            | A ^ -> Y v  | NOR2X1TR  | 0.029 |   0.733 |    0.100 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG95_S2  | D v         | DFFQX1TR  | 0.000 |   0.733 |    0.100 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 537: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG94_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG94_S2/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.734
  Slack Time                    0.635
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1 | CK ^        |           |       |   0.002 |   -0.632 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.300 |   0.302 |   -0.332 | 
     | U785                                             | A ^ -> Y v  | XNOR2X4TR | 0.065 |   0.368 |   -0.267 | 
     | U451                                             | B0 v -> Y ^ | OAI22X1TR | 0.130 |   0.497 |   -0.137 | 
     | U450                                             | CI ^ -> S ^ | ADDFHX2TR | 0.113 |   0.611 |   -0.024 | 
     | U524                                             | CI ^ -> S ^ | ADDFHX2TR | 0.094 |   0.705 |    0.070 | 
     | U581                                             | A ^ -> Y v  | NAND2X1TR | 0.029 |   0.734 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG94_S2  | D v         | DFFQX1TR  | 0.000 |   0.734 |    0.099 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 538: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG77_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG77_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.736
  Slack Time                    0.636
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1 | CK ^         |           |       |   0.003 |   -0.633 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1 | CK ^ -> Q ^  | DFFQX4TR  | 0.313 |   0.316 |   -0.319 | 
     | U430                                             | A ^ -> Y v   | XNOR2X1TR | 0.075 |   0.392 |   -0.244 | 
     | U413                                             | A0 v -> Y ^  | OAI22X1TR | 0.117 |   0.508 |   -0.128 | 
     | U1089                                            | CI ^ -> CO ^ | ADDFHX2TR | 0.124 |   0.632 |   -0.004 | 
     | U1120                                            | CI ^ -> S ^  | ADDFHX4TR | 0.082 |   0.714 |    0.078 | 
     | U328                                             | A ^ -> Y v   | NOR2X1TR  | 0.023 |   0.736 |    0.101 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG77_S3  | D v          | DFFQX1TR  | 0.000 |   0.736 |    0.101 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 539: MET Hold Check with Pin clk_r_REG87_S2/CK 
Endpoint:   clk_r_REG87_S2/D  (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG526_S2/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.736
  Slack Time                    0.638
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +---------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                 |              |             |       |  Time   |   Time   | 
     |-----------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG526_S2 | CK ^         |             |       |   0.010 |   -0.628 | 
     | clk_r_REG526_S2 | CK ^ -> Q v  | DFFHQX2TR   | 0.193 |   0.202 |   -0.436 | 
     | U624            | A0N v -> Y v | OAI2BB1X4TR | 0.133 |   0.335 |   -0.303 | 
     | U950            | A1 v -> Y ^  | OAI22X1TR   | 0.121 |   0.455 |   -0.183 | 
     | U643            | A ^ -> Y v   | NAND2X1TR   | 0.047 |   0.502 |   -0.136 | 
     | U953            | B0 v -> Y ^  | OAI21X1TR   | 0.087 |   0.589 |   -0.049 | 
     | U960            | A0 ^ -> Y v  | AOI21X2TR   | 0.069 |   0.658 |    0.020 | 
     | U961            | A v -> Y ^   | INVX2TR     | 0.046 |   0.704 |    0.066 | 
     | U298            | A ^ -> Y v   | XOR2X1TR    | 0.032 |   0.736 |    0.098 | 
     | clk_r_REG87_S2  | D v          | DFFQX1TR    | 0.000 |   0.736 |    0.098 | 
     +---------------------------------------------------------------------------+ 
Path 540: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG119_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG119_S2/D (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.068
  Arrival Time                  0.708
  Slack Time                    0.640
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^         |            |       |   0.002 |   -0.638 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^ -> Q v  | DFFQX4TR   | 0.326 |   0.327 |   -0.312 | 
     | U745                                             | A v -> Y ^   | CLKINVX2TR | 0.065 |   0.392 |   -0.247 | 
     | U747                                             | A1 ^ -> Y v  | OAI22X2TR  | 0.057 |   0.449 |   -0.191 | 
     | U828                                             | B v -> S ^   | CMPR22X2TR | 0.065 |   0.514 |   -0.126 | 
     | U1110                                            | CI ^ -> CO ^ | ADDFHX4TR  | 0.091 |   0.605 |   -0.035 | 
     | U228                                             | B ^ -> Y v   | NOR2X1TR   | 0.035 |   0.640 |    0.001 | 
     | U397                                             | B v -> Y ^   | NOR2X1TR   | 0.068 |   0.708 |    0.068 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG119_S2 | D ^          | DFFHQX1TR  | 0.000 |   0.708 |    0.068 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 541: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG96_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG96_S2/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.101
  Arrival Time                  0.743
  Slack Time                    0.642
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1 | CK ^        |           |       |   0.002 |   -0.640 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.300 |   0.302 |   -0.340 | 
     | U785                                             | A ^ -> Y v  | XNOR2X4TR | 0.065 |   0.368 |   -0.274 | 
     | U99                                              | B0 v -> Y ^ | OAI22X1TR | 0.139 |   0.507 |   -0.135 | 
     | U440                                             | A ^ -> Y ^  | XOR3X2TR  | 0.156 |   0.663 |    0.021 | 
     | U376                                             | A ^ -> Y ^  | OR2X4TR   | 0.060 |   0.723 |    0.081 | 
     | U338                                             | A ^ -> Y v  | NAND2X2TR | 0.020 |   0.743 |    0.101 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG96_S2  | D v         | DFFQX1TR  | 0.000 |   0.743 |    0.101 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 542: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3/D  (^) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.078
  Arrival Time                  0.721
  Slack Time                    0.643
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^        |            |       |   0.003 |   -0.639 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^ -> Q v | DFFHQX2TR  | 0.196 |   0.199 |   -0.444 | 
     | U510                                             | B v -> Y ^  | NAND2BX1TR | 0.072 |   0.271 |   -0.371 | 
     | U814                                             | A ^ -> Y v  | INVX1TR    | 0.031 |   0.302 |   -0.341 | 
     | U140                                             | B v -> Y ^  | NAND2X1TR  | 0.054 |   0.356 |   -0.287 | 
     | U815                                             | A1 ^ -> Y v | OAI21X1TR  | 0.073 |   0.429 |   -0.213 | 
     | U816                                             | A0 v -> Y ^ | AOI21X2TR  | 0.101 |   0.531 |   -0.112 | 
     | U74                                              | B ^ -> Y ^  | OR2X4TR    | 0.074 |   0.605 |   -0.038 | 
     | U306                                             | A ^ -> Y v  | NAND2X2TR  | 0.031 |   0.636 |   -0.007 | 
     | U308                                             | A0 v -> Y ^ | AOI21X1TR  | 0.085 |   0.721 |    0.078 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3  | D ^         | DFFHQX2TR  | 0.000 |   0.721 |    0.078 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 543: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG78_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG78_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.742
  Slack Time                    0.643
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                                  |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1 | CK ^         |           |       |   0.003 |   -0.640 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1 | CK ^ -> Q ^  | DFFQX4TR  | 0.313 |   0.316 |   -0.327 | 
     | U430                                             | A ^ -> Y v   | XNOR2X1TR | 0.075 |   0.392 |   -0.251 | 
     | U413                                             | A0 v -> Y ^  | OAI22X1TR | 0.117 |   0.508 |   -0.135 | 
     | U1089                                            | CI ^ -> CO ^ | ADDFHX2TR | 0.124 |   0.632 |   -0.011 | 
     | U1120                                            | CI ^ -> S ^  | ADDFHX4TR | 0.082 |   0.714 |    0.071 | 
     | U585                                             | A ^ -> Y v   | NAND2X1TR | 0.028 |   0.742 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG78_S3  | D v          | DFFQX1TR  | 0.000 |   0.742 |    0.099 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 544: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG121_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG121_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.745
  Slack Time                    0.646
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^         |            |       |   0.002 |   -0.644 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1 | CK ^ -> Q v  | DFFQX4TR   | 0.326 |   0.327 |   -0.318 | 
     | U745                                             | A v -> Y ^   | CLKINVX2TR | 0.065 |   0.392 |   -0.253 | 
     | U747                                             | A1 ^ -> Y v  | OAI22X2TR  | 0.057 |   0.449 |   -0.197 | 
     | U828                                             | B v -> S v   | CMPR22X2TR | 0.073 |   0.522 |   -0.124 | 
     | U1110                                            | CI v -> CO v | ADDFHX4TR  | 0.106 |   0.628 |   -0.018 | 
     | U829                                             | B v -> Y ^   | NAND2X1TR  | 0.073 |   0.701 |    0.056 | 
     | U398                                             | A1 ^ -> Y v  | OAI21X1TR  | 0.044 |   0.745 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG121_S2 | D v          | DFFQX1TR   | 0.000 |   0.745 |    0.099 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 545: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG79_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG79_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG133_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.748
  Slack Time                    0.649
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG133_S1 | CK ^        |           |       |   0.003 |   -0.646 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG133_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.294 |   0.297 |   -0.352 | 
     | U388                                             | A ^ -> Y v  | XNOR2X4TR | 0.076 |   0.373 |   -0.276 | 
     | U1082                                            | B0 v -> Y ^ | OAI22X1TR | 0.135 |   0.508 |   -0.141 | 
     | U447                                             | A ^ -> Y ^  | XOR3X2TR  | 0.155 |   0.663 |    0.014 | 
     | U566                                             | A ^ -> Y ^  | OR2X4TR   | 0.058 |   0.722 |    0.073 | 
     | U386                                             | A ^ -> Y v  | NAND2X1TR | 0.026 |   0.748 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG79_S3  | D v         | DFFQX1TR  | 0.000 |   0.748 |    0.099 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 546: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG123_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG123_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.067
  Arrival Time                  0.716
  Slack Time                    0.649
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | CK ^         |            |       |   0.002 |   -0.647 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | CK ^ -> Q v  | DFFQX1TR   | 0.300 |   0.302 |   -0.348 | 
     | U727                                             | A v -> Y ^   | CLKINVX6TR | 0.086 |   0.387 |   -0.262 | 
     | U736                                             | B1 ^ -> Y v  | OAI22X4TR  | 0.065 |   0.452 |   -0.197 | 
     | U974                                             | A v -> S ^   | ADDFHX4TR  | 0.157 |   0.609 |   -0.040 | 
     | U1069                                            | CI ^ -> CO ^ | ADDFHX4TR  | 0.078 |   0.687 |    0.038 | 
     | U584                                             | B ^ -> Y v   | NOR2X1TR   | 0.029 |   0.716 |    0.067 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG123_S2 | D v          | DFFHQX1TR  | 0.000 |   0.716 |    0.067 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 547: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG74_
S3/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG74_S3/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.003
+ Hold                         -0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.749
  Slack Time                    0.649
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^        |           |       |   0.003 |   -0.646 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1 | CK ^ -> Q v | DFFHQX2TR | 0.196 |   0.199 |   -0.450 | 
     | U331                                             | A v -> Y ^  | XNOR2X2TR | 0.134 |   0.333 |   -0.316 | 
     | U939                                             | A1 ^ -> Y v | OAI22X4TR | 0.077 |   0.410 |   -0.239 | 
     | U943                                             | B v -> S ^  | ADDFHX2TR | 0.154 |   0.564 |   -0.085 | 
     | U1064                                            | CI ^ -> S ^ | ADDFHX4TR | 0.094 |   0.658 |    0.009 | 
     | U315                                             | A ^ -> Y v  | NOR2X4TR  | 0.026 |   0.684 |    0.035 | 
     | U1067                                            | A v -> Y ^  | INVX1TR   | 0.036 |   0.721 |    0.071 | 
     | U1068                                            | A ^ -> Y v  | NAND2X1TR | 0.028 |   0.749 |    0.100 | 
     | PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG74_S3  | D v         | DFFQX1TR  | 0.000 |   0.749 |    0.100 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 548: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG93_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG93_S2/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.750
  Slack Time                    0.651
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1 | CK ^        |            |       |   0.002 |   -0.649 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1 | CK ^ -> Q v | DFFQX1TR   | 0.307 |   0.309 |   -0.342 | 
     | U785                                             | A v -> Y ^  | XNOR2X4TR  | 0.094 |   0.403 |   -0.248 | 
     | U401                                             | B0 ^ -> Y v | OAI22X2TR  | 0.073 |   0.476 |   -0.175 | 
     | U499                                             | A v -> S ^  | CMPR22X2TR | 0.082 |   0.558 |   -0.093 | 
     | U1098                                            | A ^ -> CO ^ | ADDFHX4TR  | 0.166 |   0.724 |    0.073 | 
     | U1099                                            | B ^ -> Y v  | NOR2X1TR   | 0.026 |   0.750 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG93_S2  | D v         | DFFQX1TR   | 0.000 |   0.750 |    0.099 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 549: MET Hold Check with Pin clk_r_REG115_S2/CK 
Endpoint:   clk_r_REG115_S2/D                                  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.749
  Slack Time                    0.654
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | CK ^        |            |       |   0.002 |   -0.652 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | CK ^ -> Q v | DFFQX1TR   | 0.300 |   0.302 |   -0.352 | 
     | U727                                             | A v -> Y ^  | CLKINVX6TR | 0.086 |   0.387 |   -0.266 | 
     | U1015                                            | B1 ^ -> Y v | OAI22X2TR  | 0.062 |   0.450 |   -0.204 | 
     | U461                                             | A v -> S ^  | ADDHX1TR   | 0.076 |   0.525 |   -0.128 | 
     | U1017                                            | A ^ -> Y v  | NAND2X1TR  | 0.057 |   0.583 |   -0.071 | 
     | U95                                              | A v -> Y ^  | INVX2TR    | 0.039 |   0.622 |   -0.032 | 
     | U1018                                            | B0 ^ -> Y v | AOI21X1TR  | 0.044 |   0.666 |    0.012 | 
     | U45                                              | A v -> Y ^  | INVX2TR    | 0.049 |   0.715 |    0.061 | 
     | U370                                             | A ^ -> Y v  | XNOR2X1TR  | 0.034 |   0.749 |    0.096 | 
     | clk_r_REG115_S2                                  | D v         | DFFQX1TR   | 0.000 |   0.749 |    0.096 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 550: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG92_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG92_S2/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.753
  Slack Time                    0.654
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1 | CK ^        |            |       |   0.002 |   -0.652 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1 | CK ^ -> Q v | DFFQX1TR   | 0.307 |   0.309 |   -0.345 | 
     | U785                                             | A v -> Y ^  | XNOR2X4TR  | 0.094 |   0.403 |   -0.251 | 
     | U401                                             | B0 ^ -> Y v | OAI22X2TR  | 0.073 |   0.476 |   -0.178 | 
     | U499                                             | A v -> S ^  | CMPR22X2TR | 0.082 |   0.558 |   -0.096 | 
     | U1098                                            | A ^ -> CO ^ | ADDFHX4TR  | 0.166 |   0.724 |    0.070 | 
     | U1100                                            | B ^ -> Y v  | NAND2X1TR  | 0.029 |   0.753 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG92_S2  | D v         | DFFQX1TR   | 0.000 |   0.753 |    0.099 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 551: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG114_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG114_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.752
  Slack Time                    0.655
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | CK ^        |            |       |   0.002 |   -0.653 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | CK ^ -> Q v | DFFQX1TR   | 0.300 |   0.302 |   -0.353 | 
     | U727                                             | A v -> Y ^  | CLKINVX6TR | 0.086 |   0.387 |   -0.267 | 
     | U1015                                            | B1 ^ -> Y v | OAI22X2TR  | 0.062 |   0.450 |   -0.205 | 
     | U461                                             | A v -> S ^  | ADDHX1TR   | 0.076 |   0.525 |   -0.129 | 
     | U1017                                            | A ^ -> Y v  | NAND2X1TR  | 0.057 |   0.583 |   -0.072 | 
     | U95                                              | A v -> Y ^  | INVX2TR    | 0.039 |   0.622 |   -0.033 | 
     | U1018                                            | B0 ^ -> Y v | AOI21X1TR  | 0.044 |   0.666 |    0.011 | 
     | U45                                              | A v -> Y ^  | INVX2TR    | 0.049 |   0.715 |    0.060 | 
     | U1117                                            | A0 ^ -> Y v | AOI21X1TR  | 0.037 |   0.752 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG114_S2 | D v         | DFFQX1TR   | 0.000 |   0.752 |    0.098 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 552: MET Hold Check with Pin clk_r_REG116_S2/CK 
Endpoint:   clk_r_REG116_S2/D (v) checked with  leading edge of 'clk'
Beginpoint: clk_r_REG529_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.010
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.097
  Arrival Time                  0.756
  Slack Time                    0.659
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |             |           |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG529_S1 | CK ^        |           |       |  -0.000 |   -0.660 | 
     | clk_r_REG529_S1 | CK ^ -> Q ^ | DFFHQX2TR | 0.219 |   0.218 |   -0.441 | 
     | U719            | B0 ^ -> Y ^ | AO22X4TR  | 0.150 |   0.368 |   -0.291 | 
     | U458            | A1 ^ -> Y v | OAI22X1TR | 0.065 |   0.433 |   -0.226 | 
     | U519            | A v -> Y ^  | INVX1TR   | 0.052 |   0.485 |   -0.174 | 
     | U1013           | A0 ^ -> Y v | OAI21X1TR | 0.054 |   0.540 |   -0.119 | 
     | U1481           | B v -> Y v  | XNOR2X1TR | 0.094 |   0.634 |   -0.025 | 
     | U1482           | A v -> Y v  | AND2X2TR  | 0.121 |   0.755 |    0.095 | 
     | clk_r_REG116_S2 | D v         | DFFQX1TR  | 0.001 |   0.756 |    0.097 | 
     +------------------------------------------------------------------------+ 
Path 553: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG127_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG127_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG136_S1/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.098
  Arrival Time                  0.762
  Slack Time                    0.664
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG136_S1 | CK ^        |           |       |   0.002 |   -0.662 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG136_S1 | CK ^ -> Q ^ | DFFQX1TR  | 0.281 |   0.283 |   -0.381 | 
     | U625                                             | A ^ -> Y v  | XOR2X1TR  | 0.067 |   0.350 |   -0.313 | 
     | U717                                             | A v -> Y ^  | NAND2X4TR | 0.078 |   0.428 |   -0.236 | 
     | U768                                             | A0 ^ -> Y v | OAI22X1TR | 0.054 |   0.482 |   -0.181 | 
     | U335                                             | A v -> Y v  | XNOR3X2TR | 0.178 |   0.660 |   -0.004 | 
     | U776                                             | A v -> Y ^  | NAND2X1TR | 0.066 |   0.726 |    0.062 | 
     | U777                                             | B ^ -> Y v  | NAND2X2TR | 0.036 |   0.762 |    0.098 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG127_S2 | D v         | DFFQX1TR  | 0.000 |   0.762 |    0.098 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 554: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG122_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG122_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.768
  Slack Time                    0.670
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | CK ^         |            |       |   0.002 |   -0.668 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | CK ^ -> Q v  | DFFQX1TR   | 0.300 |   0.302 |   -0.368 | 
     | U727                                             | A v -> Y ^   | CLKINVX6TR | 0.086 |   0.387 |   -0.282 | 
     | U729                                             | B1 ^ -> Y v  | OAI22X4TR  | 0.076 |   0.463 |   -0.206 | 
     | U748                                             | B v -> S ^   | ADDFHX4TR  | 0.129 |   0.592 |   -0.077 | 
     | U825                                             | CI ^ -> CO ^ | ADDFHX4TR  | 0.093 |   0.686 |    0.016 | 
     | U399                                             | B ^ -> Y v   | NOR2X6TR   | 0.028 |   0.714 |    0.044 | 
     | U239                                             | A v -> Y ^   | INVX2TR    | 0.029 |   0.743 |    0.073 | 
     | U437                                             | A ^ -> Y v   | NAND2X1TR  | 0.025 |   0.768 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG122_S2 | D v          | DFFQX1TR   | 0.000 |   0.768 |    0.099 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 555: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG113_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG113_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: clk_r_REG529_S1/Q                                  (^) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.065
  Arrival Time                  0.739
  Slack Time                    0.674
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                                  |             |           |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+-----------+-------+---------+----------| 
     | clk_r_REG529_S1                                  | CK ^        |           |       |  -0.000 |   -0.674 | 
     | clk_r_REG529_S1                                  | CK ^ -> Q ^ | DFFHQX2TR | 0.219 |   0.218 |   -0.456 | 
     | U719                                             | B0 ^ -> Y ^ | AO22X4TR  | 0.150 |   0.368 |   -0.306 | 
     | U458                                             | A1 ^ -> Y v | OAI22X1TR | 0.065 |   0.433 |   -0.241 | 
     | U519                                             | A v -> Y ^  | INVX1TR   | 0.052 |   0.485 |   -0.189 | 
     | U1013                                            | A0 ^ -> Y v | OAI21X1TR | 0.054 |   0.540 |   -0.134 | 
     | U1018                                            | A0 v -> Y ^ | AOI21X1TR | 0.143 |   0.683 |    0.009 | 
     | U1115                                            | A1 ^ -> Y v | OAI21X1TR | 0.056 |   0.739 |    0.065 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG113_S2 | D v         | DFFHQX1TR | 0.000 |   0.739 |    0.065 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 556: MET Hold Check with Pin clk_r_REG86_S2/CK 
Endpoint:   clk_r_REG86_S2/D                                   (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.096
  Arrival Time                  0.777
  Slack Time                    0.681
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1 | CK ^        |            |       |   0.003 |   -0.678 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1 | CK ^ -> Q v | DFFQX4TR   | 0.326 |   0.329 |   -0.352 | 
     | U465                                             | A v -> Y ^  | INVX1TR    | 0.085 |   0.414 |   -0.268 | 
     | U372                                             | A1 ^ -> Y v | OAI22X2TR  | 0.059 |   0.472 |   -0.209 | 
     | U798                                             | B v -> S ^  | CMPR22X2TR | 0.063 |   0.535 |   -0.146 | 
     | U968                                             | CI ^ -> S ^ | ADDFHX4TR  | 0.099 |   0.634 |   -0.048 | 
     | U969                                             | B ^ -> Y v  | NAND2X2TR  | 0.036 |   0.670 |   -0.011 | 
     | U352                                             | B v -> Y ^  | NAND2X1TR  | 0.057 |   0.727 |    0.045 | 
     | U970                                             | B ^ -> Y v  | XOR2X1TR   | 0.050 |   0.777 |    0.096 | 
     | clk_r_REG86_S2                                   | D v         | DFFQX1TR   | 0.000 |   0.777 |    0.096 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 557: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG85_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG85_S2/D (^) checked with  
leading edge of 'clk'
Beginpoint: clk_r_REG526_S2/Q                                 (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.001
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.772
  Slack Time                    0.691
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.010
     = Beginpoint Arrival Time       0.010
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                                                 |              |             |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+-------------+-------+---------+----------| 
     | clk_r_REG526_S2                                 | CK ^         |             |       |   0.010 |   -0.681 | 
     | clk_r_REG526_S2                                 | CK ^ -> Q ^  | DFFHQX2TR   | 0.221 |   0.231 |   -0.460 | 
     | U624                                            | A0N ^ -> Y ^ | OAI2BB1X4TR | 0.142 |   0.373 |   -0.318 | 
     | U950                                            | A1 ^ -> Y v  | OAI22X1TR   | 0.070 |   0.443 |   -0.247 | 
     | U477                                            | A v -> Y ^   | INVX1TR     | 0.053 |   0.496 |   -0.194 | 
     | U953                                            | A0 ^ -> Y v  | OAI21X1TR   | 0.060 |   0.556 |   -0.134 | 
     | U960                                            | A0 v -> Y ^  | AOI21X2TR   | 0.117 |   0.673 |   -0.017 | 
     | U972                                            | A1 ^ -> Y v  | OAI21X2TR   | 0.067 |   0.740 |    0.049 | 
     | U17                                             | A v -> Y ^   | INVX2TR     | 0.032 |   0.772 |    0.081 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG85_S2 | D ^          | DFFQX1TR    | 0.000 |   0.772 |    0.081 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 558: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG125_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG125_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.800
  Slack Time                    0.700
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | CK ^         |            |       |   0.002 |   -0.698 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | CK ^ -> Q v  | DFFQX1TR   | 0.300 |   0.302 |   -0.399 | 
     | U727                                             | A v -> Y ^   | CLKINVX6TR | 0.086 |   0.387 |   -0.313 | 
     | U348                                             | A1 ^ -> Y ^  | AO21X2TR   | 0.098 |   0.485 |   -0.215 | 
     | U976                                             | B ^ -> S ^   | CMPR32X2TR | 0.183 |   0.668 |   -0.032 | 
     | U1118                                            | CI ^ -> CO ^ | ADDFHX2TR  | 0.104 |   0.772 |    0.071 | 
     | U543                                             | B ^ -> Y v   | NAND2X1TR  | 0.029 |   0.800 |    0.100 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG125_S2 | D v          | DFFQX1TR   | 0.000 |   0.800 |    0.100 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 559: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG91_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG91_S2/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.099
  Arrival Time                  0.799
  Slack Time                    0.701
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                                                  |             |            |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1 | CK ^        |            |       |   0.002 |   -0.698 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1 | CK ^ -> Q v | DFFQX1TR   | 0.307 |   0.309 |   -0.392 | 
     | U785                                             | A v -> Y ^  | XNOR2X4TR  | 0.094 |   0.403 |   -0.298 | 
     | U401                                             | B0 ^ -> Y v | OAI22X2TR  | 0.073 |   0.476 |   -0.224 | 
     | U499                                             | A v -> S ^  | CMPR22X2TR | 0.082 |   0.558 |   -0.143 | 
     | U1098                                            | A ^ -> S v  | ADDFHX4TR  | 0.152 |   0.710 |    0.010 | 
     | U1078                                            | A v -> Y ^  | NAND2X2TR  | 0.055 |   0.765 |    0.064 | 
     | U1101                                            | B ^ -> Y v  | NAND2X1TR  | 0.034 |   0.799 |    0.099 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG91_S2  | D v         | DFFQX1TR   | 0.000 |   0.799 |    0.099 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 560: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG126_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG126_S2/D (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.803
  Slack Time                    0.703
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.002
     = Beginpoint Arrival Time       0.002
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | CK ^         |            |       |   0.002 |   -0.701 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1 | CK ^ -> Q v  | DFFQX1TR   | 0.300 |   0.302 |   -0.401 | 
     | U727                                             | A v -> Y ^   | CLKINVX6TR | 0.086 |   0.387 |   -0.315 | 
     | U348                                             | A1 ^ -> Y ^  | AO21X2TR   | 0.098 |   0.485 |   -0.217 | 
     | U976                                             | B ^ -> S ^   | CMPR32X2TR | 0.183 |   0.668 |   -0.035 | 
     | U1118                                            | CI ^ -> CO ^ | ADDFHX2TR  | 0.104 |   0.772 |    0.069 | 
     | U977                                             | B ^ -> Y v   | NOR2X1TR   | 0.031 |   0.803 |    0.100 | 
     | PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG126_S2 | D v          | DFFQX1TR   | 0.000 |   0.803 |    0.100 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 561: MET Hold Check with Pin PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG84_
S2/CK 
Endpoint:   PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG84_S2/D  (v) checked with 
leading edge of 'clk'
Beginpoint: PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1/Q (v) triggered by 
leading edge of 'clk'
Path Groups: {clk}
Analysis View: holdAnalysis
Other End Arrival Time          0.002
+ Hold                         -0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.100
= Required Time                 0.060
  Arrival Time                  0.766
  Slack Time                    0.706
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.003
     = Beginpoint Arrival Time       0.003
     +-----------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                                  |              |            |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+------------+-------+---------+----------| 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1 | CK ^         |            |       |   0.003 |   -0.703 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1 | CK ^ -> Q v  | DFFQX4TR   | 0.326 |   0.329 |   -0.377 | 
     | U465                                             | A v -> Y ^   | INVX1TR    | 0.085 |   0.414 |   -0.293 | 
     | U372                                             | A1 ^ -> Y v  | OAI22X2TR  | 0.059 |   0.472 |   -0.234 | 
     | U798                                             | B v -> S ^   | CMPR22X2TR | 0.063 |   0.535 |   -0.171 | 
     | U968                                             | CI ^ -> CO ^ | ADDFHX4TR  | 0.095 |   0.630 |   -0.076 | 
     | U1074                                            | B ^ -> Y v   | NOR2X2TR   | 0.033 |   0.663 |   -0.043 | 
     | U233                                             | B v -> Y ^   | NOR2X2TR   | 0.063 |   0.726 |    0.020 | 
     | U621                                             | A1 ^ -> Y v  | AOI21X2TR  | 0.040 |   0.766 |    0.060 | 
     | PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG84_S2  | D v          | DFFHQX2TR  | 0.000 |   0.766 |    0.060 | 
     +-----------------------------------------------------------------------------------------------------------+ 

