// Seed: 2078070942
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_8;
  always $display;
  assign module_1.type_58 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wire id_7,
    input wor id_8,
    input wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri id_12,
    input supply1 id_13,
    output wand id_14,
    input supply1 id_15,
    input tri1 id_16,
    output wor id_17,
    input supply1 id_18,
    input supply0 id_19,
    input tri0 id_20,
    input supply1 id_21,
    inout tri0 id_22,
    input tri id_23,
    output tri1 id_24,
    output tri0 id_25,
    input uwire id_26,
    input tri1 id_27,
    input tri0 id_28,
    output wire id_29,
    input wire id_30,
    input wand id_31,
    input tri0 id_32,
    id_40,
    output supply0 id_33,
    input tri1 id_34,
    input wor id_35,
    output wor id_36,
    output tri id_37,
    output uwire id_38
);
  assign id_36 = id_11;
  assign id_33 = -1;
  module_0 modCall_1 (
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40
  );
  if (id_1) assign id_33 = 1'b0;
  else string id_41;
  id_42(
      .id_0(id_13), .id_1(1), .id_2(id_25)
  );
  assign id_41 = "";
  tri0 id_43 = id_1;
  assign id_38 = id_4;
endmodule
