```verilog
always @(*) 
begin
    one = 1;
endmodule
```