# SD-Lab-Repoitory-2019
This repository has the proporse to simulate one real clock on Altera DE2 board, with one real time alarm, using VHDL language.
