// Seed: 1374372061
`define pp_4 0
`define pp_5 0
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4;
  type_12 id_5 (
      .id_0(1),
      .id_1(1 - 1)
  );
  always @(negedge id_4 || id_3 || 1);
  logic id_6;
  assign id_1 = 1;
  type_13 id_7 (
      .id_0(id_1),
      .id_1(1)
  );
  logic id_8;
  logic id_9, id_10 = id_4;
endmodule
