// Seed: 2025183614
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    input  wire  id_2,
    input  tri   id_3
);
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    output logic id_4
);
  always id_4 <= 1'b0;
  module_0(
      id_0, id_3, id_2, id_3
  ); id_6(
      .id_0(id_0), .id_1(), .id_2(id_3), .id_3(id_2), .id_4(1), .id_5(id_0), .id_6(1)
  );
  assign id_4 = 1'b0;
endmodule
