multiline_comment|/*&n; *  arch/ppc/kernel/irq.c&n; *&n; *  Derived from arch/i386/kernel/irq.c&n; *    Copyright (C) 1992 Linus Torvalds&n; *  Adapted from arch/i386 by Gary Thomas&n; *    Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)&n; *  Updated and modified by Cort Dougan (cort@cs.nmt.edu)&n; *  Adapted for Power Macintosh by Paul Mackerras&n; *    Copyright (C) 1996 Paul Mackerras (paulus@cs.anu.edu.au)&n; *  Amiga/APUS changes by Jesper Skov (jskov@cygnus.co.uk).&n; *&n; * This file contains the code used by various IRQ handling routines:&n; * asking for different IRQ&squot;s should be done through these routines&n; * instead of just grabbing them. Thus setups with different IRQ numbers&n; * shouldn&squot;t result in any weird surprises, and installing new handlers&n; * should be easier.&n; *&n; * The MPC8xx has an interrupt mask in the SIU.  If a bit is set, the&n; * interrupt is _enabled_.  As expected, IRQ0 is bit 0 in the 32-bit&n; * mask register (of which only 16 are defined), hence the weird shifting&n; * and compliment of the cached_irq_mask.  I want to be able to stuff&n; * this right into the SIU SMASK register.&n; * Many of the prep/chrp functions are conditional compiled on CONFIG_8xx&n; * to reduce code space and undefined function references.&n; */
macro_line|#include &lt;linux/ptrace.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/kernel_stat.h&gt;
macro_line|#include &lt;linux/signal.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/timex.h&gt;
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/malloc.h&gt;
macro_line|#include &lt;linux/openpic.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;asm/bitops.h&gt;
macro_line|#include &lt;asm/hydra.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/bitops.h&gt;
macro_line|#include &lt;asm/gg2.h&gt;
macro_line|#include &lt;asm/cache.h&gt;
macro_line|#include &lt;asm/prom.h&gt;
macro_line|#ifdef CONFIG_8xx
macro_line|#include &lt;asm/8xx_immap.h&gt;
macro_line|#include &lt;asm/mbx.h&gt;
macro_line|#endif
macro_line|#include &lt;asm/amigaints.h&gt;
macro_line|#include &lt;asm/amigahw.h&gt;
macro_line|#include &lt;asm/amigappc.h&gt;
DECL|macro|VEC_SPUR
mdefine_line|#define VEC_SPUR    (24)
r_extern
r_void
id|process_int
c_func
(paren
r_int
r_int
id|vec
comma
r_struct
id|pt_regs
op_star
id|fp
)paren
suffix:semicolon
r_extern
r_void
id|apus_init_IRQ
c_func
(paren
r_void
)paren
suffix:semicolon
r_extern
r_void
id|amiga_disable_irq
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
r_extern
r_void
id|amiga_enable_irq
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_APUS
multiline_comment|/* Rename a few functions. Requires the CONFIG_APUS protection. */
DECL|macro|request_irq
mdefine_line|#define request_irq nop_ppc_request_irq
DECL|macro|free_irq
mdefine_line|#define free_irq nop_ppc_free_irq
DECL|macro|get_irq_list
mdefine_line|#define get_irq_list nop_get_irq_list
macro_line|#endif
DECL|macro|SHOW_IRQ
macro_line|#undef SHOW_IRQ
DECL|macro|NR_MASK_WORDS
mdefine_line|#define NR_MASK_WORDS&t;((NR_IRQS + 31) / 32)
DECL|variable|max_irqs
r_int
id|max_irqs
suffix:semicolon
DECL|variable|local_irq_count
r_int
r_int
id|local_irq_count
(braket
id|NR_CPUS
)braket
suffix:semicolon
DECL|variable|irq_action
r_static
r_struct
id|irqaction
op_star
id|irq_action
(braket
id|NR_IRQS
)braket
suffix:semicolon
DECL|variable|spurious_interrupts
r_static
r_int
id|spurious_interrupts
op_assign
l_int|0
suffix:semicolon
DECL|variable|cached_irq_mask
r_static
r_int
r_int
id|cached_irq_mask
(braket
id|NR_MASK_WORDS
)braket
suffix:semicolon
DECL|variable|lost_interrupts
r_int
r_int
id|lost_interrupts
(braket
id|NR_MASK_WORDS
)braket
suffix:semicolon
DECL|variable|n_lost_interrupts
id|atomic_t
id|n_lost_interrupts
suffix:semicolon
DECL|function|no_action
r_static
r_void
id|no_action
c_func
(paren
r_int
id|cpl
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
)brace
multiline_comment|/*spinlock_t irq_controller_lock = SPIN_LOCK_UNLOCKED;*/
macro_line|#ifdef __SMP__
DECL|variable|__ppc_bh_counter
id|atomic_t
id|__ppc_bh_counter
op_assign
id|ATOMIC_INIT
c_func
(paren
l_int|0
)paren
suffix:semicolon
macro_line|#else
DECL|variable|__ppc_bh_counter
r_int
id|__ppc_bh_counter
op_assign
l_int|0
suffix:semicolon
macro_line|#endif
DECL|variable|gg2_int_ack_special
r_static
r_volatile
r_int
r_char
op_star
id|gg2_int_ack_special
suffix:semicolon
r_extern
r_volatile
r_int
r_int
id|ipi_count
suffix:semicolon
DECL|macro|cached_21
mdefine_line|#define cached_21&t;(((char *)(cached_irq_mask))[3])
DECL|macro|cached_A1
mdefine_line|#define cached_A1&t;(((char *)(cached_irq_mask))[2])
multiline_comment|/*&n; * These are set to the appropriate functions by init_IRQ()&n; */
macro_line|#ifndef CONFIG_8xx
DECL|variable|mask_and_ack_irq
r_void
(paren
op_star
id|mask_and_ack_irq
)paren
(paren
r_int
id|irq_nr
)paren
suffix:semicolon
DECL|variable|mask_irq
r_void
(paren
op_star
id|mask_irq
)paren
(paren
r_int
r_int
id|irq_nr
)paren
suffix:semicolon
DECL|variable|unmask_irq
r_void
(paren
op_star
id|unmask_irq
)paren
(paren
r_int
r_int
id|irq_nr
)paren
suffix:semicolon
macro_line|#else /* CONFIG_8xx */
multiline_comment|/* init_IRQ() happens too late for the MBX because we initialize the&n; * CPM early and it calls request_irq() before we have these function&n; * pointers initialized.&n; */
DECL|macro|mask_and_ack_irq
mdefine_line|#define mask_and_ack_irq(irq)&t;mbx_mask_irq(irq)
DECL|macro|mask_irq
mdefine_line|#define mask_irq(irq) mbx_mask_irq(irq)
DECL|macro|unmask_irq
mdefine_line|#define unmask_irq(irq) mbx_unmask_irq(irq)
macro_line|#endif /* CONFIG_8xx */
multiline_comment|/* prep */
DECL|macro|PREP_IRQ_MASK
mdefine_line|#define PREP_IRQ_MASK&t;(((unsigned int)cached_A1)&lt;&lt;8) | (unsigned int)cached_21
multiline_comment|/* pmac */
DECL|struct|pmac_irq_hw
r_struct
id|pmac_irq_hw
(brace
DECL|member|flag
r_int
r_int
id|flag
suffix:semicolon
DECL|member|enable
r_int
r_int
id|enable
suffix:semicolon
DECL|member|ack
r_int
r_int
id|ack
suffix:semicolon
DECL|member|level
r_int
r_int
id|level
suffix:semicolon
)brace
suffix:semicolon
multiline_comment|/* XXX these addresses should be obtained from the device tree */
DECL|variable|pmac_irq_hw
r_volatile
r_struct
id|pmac_irq_hw
op_star
id|pmac_irq_hw
(braket
l_int|2
)braket
op_assign
(brace
(paren
r_struct
id|pmac_irq_hw
op_star
)paren
l_int|0xf3000020
comma
(paren
r_struct
id|pmac_irq_hw
op_star
)paren
l_int|0xf3000010
comma
)brace
suffix:semicolon
DECL|macro|KEYBOARD_IRQ
mdefine_line|#define KEYBOARD_IRQ&t;20&t;/* irq number for command-power interrupt */
multiline_comment|/* nasty hack for shared irq&squot;s since we need to do kmalloc calls but&n; * can&squot;t very very early in the boot when we need to do a request irq.&n; * this needs to be removed.&n; * -- Cort&n; */
DECL|variable|cache_bitmask
r_static
r_char
id|cache_bitmask
op_assign
l_int|0
suffix:semicolon
DECL|variable|malloc_cache
r_static
r_struct
id|irqaction
id|malloc_cache
(braket
l_int|4
)braket
suffix:semicolon
r_extern
r_int
id|mem_init_done
suffix:semicolon
DECL|function|irq_kmalloc
r_void
op_star
id|irq_kmalloc
c_func
(paren
r_int
id|size
comma
r_int
id|pri
)paren
(brace
r_int
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|mem_init_done
)paren
r_return
id|kmalloc
c_func
(paren
id|size
comma
id|pri
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
op_le
l_int|3
suffix:semicolon
id|i
op_increment
)paren
r_if
c_cond
(paren
op_logical_neg
(paren
id|cache_bitmask
op_amp
(paren
l_int|1
op_lshift
id|i
)paren
)paren
)paren
(brace
id|cache_bitmask
op_or_assign
(paren
l_int|1
op_lshift
id|i
)paren
suffix:semicolon
r_return
(paren
r_void
op_star
)paren
(paren
op_amp
id|malloc_cache
(braket
id|i
)braket
)paren
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|irq_kfree
r_void
id|irq_kfree
c_func
(paren
r_void
op_star
id|ptr
)paren
(brace
r_int
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
op_le
l_int|3
suffix:semicolon
id|i
op_increment
)paren
r_if
c_cond
(paren
id|ptr
op_eq
op_amp
id|malloc_cache
(braket
id|i
)braket
)paren
(brace
id|cache_bitmask
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|i
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|kfree
c_func
(paren
id|ptr
)paren
suffix:semicolon
)brace
macro_line|#ifndef CONFIG_8xx&t;
DECL|function|i8259_mask_and_ack_irq
r_void
id|i8259_mask_and_ack_irq
c_func
(paren
r_int
id|irq_nr
)paren
(brace
multiline_comment|/*&t;spin_lock(&amp;irq_controller_lock);*/
id|cached_irq_mask
(braket
l_int|0
)braket
op_or_assign
l_int|1
op_lshift
id|irq_nr
suffix:semicolon
r_if
c_cond
(paren
id|irq_nr
OG
l_int|7
)paren
(brace
id|inb
c_func
(paren
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* DUMMY */
id|outb
c_func
(paren
id|cached_A1
comma
l_int|0xA1
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x62
comma
l_int|0x20
)paren
suffix:semicolon
multiline_comment|/* Specific EOI to cascade */
multiline_comment|/*outb(0x20,0xA0);*/
id|outb
c_func
(paren
l_int|0x60
op_or
(paren
id|irq_nr
op_minus
l_int|8
)paren
comma
l_int|0xA0
)paren
suffix:semicolon
multiline_comment|/* specific eoi */
)brace
r_else
(brace
id|inb
c_func
(paren
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* DUMMY */
id|outb
c_func
(paren
id|cached_21
comma
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/*outb(0x20,0x20);*/
id|outb
c_func
(paren
l_int|0x60
op_or
id|irq_nr
comma
l_int|0x20
)paren
suffix:semicolon
multiline_comment|/* specific eoi */
)brace
multiline_comment|/*&t;spin_unlock(&amp;irq_controller_lock);*/
)brace
DECL|function|pmac_mask_and_ack_irq
r_void
id|pmac_mask_and_ack_irq
c_func
(paren
r_int
id|irq_nr
)paren
(brace
r_int
r_int
id|bit
op_assign
l_int|1UL
op_lshift
(paren
id|irq_nr
op_amp
l_int|0x1f
)paren
suffix:semicolon
r_int
id|i
op_assign
id|irq_nr
op_rshift
l_int|5
suffix:semicolon
r_if
c_cond
(paren
id|irq_nr
op_ge
id|max_irqs
)paren
r_return
suffix:semicolon
multiline_comment|/*spin_lock(&amp;irq_controller_lock);*/
id|clear_bit
c_func
(paren
id|irq_nr
comma
id|cached_irq_mask
)paren
suffix:semicolon
r_if
c_cond
(paren
id|test_and_clear_bit
c_func
(paren
id|irq_nr
comma
id|lost_interrupts
)paren
)paren
id|atomic_dec
c_func
(paren
op_amp
id|n_lost_interrupts
)paren
suffix:semicolon
id|out_le32
c_func
(paren
op_amp
id|pmac_irq_hw
(braket
id|i
)braket
op_member_access_from_pointer
id|ack
comma
id|bit
)paren
suffix:semicolon
id|out_le32
c_func
(paren
op_amp
id|pmac_irq_hw
(braket
id|i
)braket
op_member_access_from_pointer
id|enable
comma
id|cached_irq_mask
(braket
id|i
)braket
)paren
suffix:semicolon
id|out_le32
c_func
(paren
op_amp
id|pmac_irq_hw
(braket
id|i
)braket
op_member_access_from_pointer
id|ack
comma
id|bit
)paren
suffix:semicolon
multiline_comment|/*spin_unlock(&amp;irq_controller_lock);*/
multiline_comment|/*if ( irq_controller_lock.lock )&n;&t;  panic(&quot;irq controller lock still held in mask and ack&bslash;n&quot;);*/
)brace
DECL|function|chrp_mask_and_ack_irq
r_void
id|chrp_mask_and_ack_irq
c_func
(paren
r_int
id|irq_nr
)paren
(brace
multiline_comment|/* spinlocks are done by i8259_mask_and_ack() - Cort */
r_if
c_cond
(paren
id|is_8259_irq
c_func
(paren
id|irq_nr
)paren
)paren
id|i8259_mask_and_ack_irq
c_func
(paren
id|irq_nr
)paren
suffix:semicolon
)brace
DECL|function|i8259_set_irq_mask
r_static
r_void
id|i8259_set_irq_mask
c_func
(paren
r_int
id|irq_nr
)paren
(brace
r_if
c_cond
(paren
id|irq_nr
OG
l_int|7
)paren
(brace
id|outb
c_func
(paren
id|cached_A1
comma
l_int|0xA1
)paren
suffix:semicolon
)brace
r_else
(brace
id|outb
c_func
(paren
id|cached_21
comma
l_int|0x21
)paren
suffix:semicolon
)brace
)brace
DECL|function|pmac_set_irq_mask
r_static
r_void
id|pmac_set_irq_mask
c_func
(paren
r_int
id|irq_nr
)paren
(brace
r_int
r_int
id|bit
op_assign
l_int|1UL
op_lshift
(paren
id|irq_nr
op_amp
l_int|0x1f
)paren
suffix:semicolon
r_int
id|i
op_assign
id|irq_nr
op_rshift
l_int|5
suffix:semicolon
r_if
c_cond
(paren
id|irq_nr
op_ge
id|max_irqs
)paren
r_return
suffix:semicolon
multiline_comment|/* enable unmasked interrupts */
id|out_le32
c_func
(paren
op_amp
id|pmac_irq_hw
(braket
id|i
)braket
op_member_access_from_pointer
id|enable
comma
id|cached_irq_mask
(braket
id|i
)braket
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Unfortunately, setting the bit in the enable register&n;&t; * when the device interrupt is already on *doesn&squot;t* set&n;&t; * the bit in the flag register or request another interrupt.&n;&t; */
r_if
c_cond
(paren
(paren
id|bit
op_amp
id|cached_irq_mask
(braket
id|i
)braket
)paren
op_logical_and
(paren
id|ld_le32
c_func
(paren
op_amp
id|pmac_irq_hw
(braket
id|i
)braket
op_member_access_from_pointer
id|level
)paren
op_amp
id|bit
)paren
op_logical_and
op_logical_neg
(paren
id|ld_le32
c_func
(paren
op_amp
id|pmac_irq_hw
(braket
id|i
)braket
op_member_access_from_pointer
id|flag
)paren
op_amp
id|bit
)paren
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|test_and_set_bit
c_func
(paren
id|irq_nr
comma
id|lost_interrupts
)paren
)paren
id|atomic_inc
c_func
(paren
op_amp
id|n_lost_interrupts
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * These have to be protected by the spinlock&n; * before being called.&n; */
DECL|function|i8259_mask_irq
r_static
r_void
id|i8259_mask_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
id|cached_irq_mask
(braket
l_int|0
)braket
op_or_assign
l_int|1
op_lshift
id|irq_nr
suffix:semicolon
id|i8259_set_irq_mask
c_func
(paren
id|irq_nr
)paren
suffix:semicolon
)brace
DECL|function|i8259_unmask_irq
r_static
r_void
id|i8259_unmask_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
id|cached_irq_mask
(braket
l_int|0
)braket
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|irq_nr
)paren
suffix:semicolon
id|i8259_set_irq_mask
c_func
(paren
id|irq_nr
)paren
suffix:semicolon
)brace
DECL|function|pmac_mask_irq
r_static
r_void
id|pmac_mask_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
id|clear_bit
c_func
(paren
id|irq_nr
comma
id|cached_irq_mask
)paren
suffix:semicolon
id|pmac_set_irq_mask
c_func
(paren
id|irq_nr
)paren
suffix:semicolon
)brace
DECL|function|pmac_unmask_irq
r_static
r_void
id|pmac_unmask_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
id|set_bit
c_func
(paren
id|irq_nr
comma
id|cached_irq_mask
)paren
suffix:semicolon
id|pmac_set_irq_mask
c_func
(paren
id|irq_nr
)paren
suffix:semicolon
)brace
DECL|function|chrp_mask_irq
r_static
r_void
id|chrp_mask_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
r_if
c_cond
(paren
id|is_8259_irq
c_func
(paren
id|irq_nr
)paren
)paren
id|i8259_mask_irq
c_func
(paren
id|irq_nr
)paren
suffix:semicolon
r_else
id|openpic_disable_irq
c_func
(paren
id|irq_to_openpic
c_func
(paren
id|irq_nr
)paren
)paren
suffix:semicolon
)brace
DECL|function|chrp_unmask_irq
r_static
r_void
id|chrp_unmask_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
r_if
c_cond
(paren
id|is_8259_irq
c_func
(paren
id|irq_nr
)paren
)paren
id|i8259_unmask_irq
c_func
(paren
id|irq_nr
)paren
suffix:semicolon
r_else
id|openpic_enable_irq
c_func
(paren
id|irq_to_openpic
c_func
(paren
id|irq_nr
)paren
)paren
suffix:semicolon
)brace
macro_line|#else /* CONFIG_8xx */
DECL|function|mbx_mask_irq
r_static
r_void
id|mbx_mask_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
id|cached_irq_mask
(braket
l_int|0
)braket
op_and_assign
op_complement
(paren
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|irq_nr
)paren
)paren
suffix:semicolon
(paren
(paren
id|immap_t
op_star
)paren
id|MBX_IMAP_ADDR
)paren
op_member_access_from_pointer
id|im_siu_conf.sc_simask
op_assign
id|cached_irq_mask
(braket
l_int|0
)braket
suffix:semicolon
)brace
DECL|function|mbx_unmask_irq
r_static
r_void
id|mbx_unmask_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
id|cached_irq_mask
(braket
l_int|0
)braket
op_or_assign
(paren
l_int|1
op_lshift
(paren
l_int|31
op_minus
id|irq_nr
)paren
)paren
suffix:semicolon
(paren
(paren
id|immap_t
op_star
)paren
id|MBX_IMAP_ADDR
)paren
op_member_access_from_pointer
id|im_siu_conf.sc_simask
op_assign
id|cached_irq_mask
(braket
l_int|0
)braket
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_8xx */
DECL|function|disable_irq
r_void
id|disable_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
multiline_comment|/*unsigned long flags;*/
multiline_comment|/*&t;spin_lock_irqsave(&amp;irq_controller_lock, flags);*/
id|mask_irq
c_func
(paren
id|irq_nr
)paren
suffix:semicolon
multiline_comment|/*&t;spin_unlock_irqrestore(&amp;irq_controller_lock, flags);*/
id|synchronize_irq
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|enable_irq
r_void
id|enable_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
multiline_comment|/*unsigned long flags;*/
multiline_comment|/*&t;spin_lock_irqsave(&amp;irq_controller_lock, flags);*/
id|unmask_irq
c_func
(paren
id|irq_nr
)paren
suffix:semicolon
multiline_comment|/*&t;spin_unlock_irqrestore(&amp;irq_controller_lock, flags);*/
)brace
DECL|function|get_irq_list
r_int
id|get_irq_list
c_func
(paren
r_char
op_star
id|buf
)paren
(brace
r_int
id|i
comma
id|len
op_assign
l_int|0
comma
id|j
suffix:semicolon
r_struct
id|irqaction
op_star
id|action
suffix:semicolon
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;           &quot;
)paren
suffix:semicolon
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|smp_num_cpus
suffix:semicolon
id|j
op_increment
)paren
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;CPU%d       &quot;
comma
id|j
)paren
suffix:semicolon
op_star
(paren
r_char
op_star
)paren
(paren
id|buf
op_plus
id|len
op_increment
)paren
op_assign
l_char|&squot;&bslash;n&squot;
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|action
op_assign
id|irq_action
(braket
id|i
)braket
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|action
op_logical_or
op_logical_neg
id|action-&gt;handler
)paren
r_continue
suffix:semicolon
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;%3d: &quot;
comma
id|i
)paren
suffix:semicolon
macro_line|#ifdef __SMP__
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|smp_num_cpus
suffix:semicolon
id|j
op_increment
)paren
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;%10u &quot;
comma
id|kstat.irqs
(braket
id|cpu_logical_map
c_func
(paren
id|j
)paren
)braket
(braket
id|i
)braket
)paren
suffix:semicolon
macro_line|#else&t;&t;
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;%10u &quot;
comma
id|kstat_irqs
c_func
(paren
id|i
)paren
)paren
suffix:semicolon
macro_line|#endif /* __SMP__ */
r_switch
c_cond
(paren
id|_machine
)paren
(brace
r_case
id|_MACH_prep
suffix:colon
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;    82c59 &quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|_MACH_Pmac
suffix:colon
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot; PMAC-PIC &quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|_MACH_chrp
suffix:colon
r_if
c_cond
(paren
id|is_8259_irq
c_func
(paren
id|i
)paren
)paren
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;    82c59 &quot;
)paren
suffix:semicolon
r_else
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;  OpenPIC &quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|_MACH_mbx
suffix:colon
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;   MPC8xx &quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;   %s&quot;
comma
id|action-&gt;name
)paren
suffix:semicolon
r_for
c_loop
(paren
id|action
op_assign
id|action-&gt;next
suffix:semicolon
id|action
suffix:semicolon
id|action
op_assign
id|action-&gt;next
)paren
(brace
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;, %s&quot;
comma
id|action-&gt;name
)paren
suffix:semicolon
)brace
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;&bslash;n&quot;
)paren
suffix:semicolon
)brace
macro_line|#ifdef __SMP__
multiline_comment|/* should this be per processor send/receive? */
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;IPI: %10lu&bslash;n&quot;
comma
id|ipi_count
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
op_le
id|smp_num_cpus
op_minus
l_int|1
suffix:semicolon
id|i
op_increment
)paren
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;          &quot;
)paren
suffix:semicolon
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;    interprocessor messages received&bslash;n&quot;
)paren
suffix:semicolon
macro_line|#endif&t;&t;
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;BAD: %10u&quot;
comma
id|spurious_interrupts
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
op_le
id|smp_num_cpus
op_minus
l_int|1
suffix:semicolon
id|i
op_increment
)paren
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;          &quot;
)paren
suffix:semicolon
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;    spurious or short&bslash;n&quot;
)paren
suffix:semicolon
r_return
id|len
suffix:semicolon
)brace
macro_line|#ifdef __SMP__
multiline_comment|/* Who has global_irq_lock. */
DECL|variable|global_irq_holder
r_int
r_char
id|global_irq_holder
op_assign
id|NO_PROC_ID
suffix:semicolon
multiline_comment|/* This protects IRQ&squot;s. */
DECL|variable|global_irq_lock
id|spinlock_t
id|global_irq_lock
op_assign
id|SPIN_LOCK_UNLOCKED
suffix:semicolon
DECL|variable|previous_irqholder
r_int
r_int
id|previous_irqholder
suffix:semicolon
multiline_comment|/* This protects BH software state (masks, things like that). */
DECL|variable|global_bh_lock
id|spinlock_t
id|global_bh_lock
op_assign
id|SPIN_LOCK_UNLOCKED
suffix:semicolon
multiline_comment|/* Global IRQ locking depth. */
DECL|variable|global_irq_count
id|atomic_t
id|global_irq_count
op_assign
id|ATOMIC_INIT
c_func
(paren
l_int|0
)paren
suffix:semicolon
DECL|macro|INIT_STUCK
macro_line|#undef INIT_STUCK
DECL|macro|INIT_STUCK
mdefine_line|#define INIT_STUCK 100000000
DECL|macro|STUCK
macro_line|#undef STUCK
DECL|macro|STUCK
mdefine_line|#define STUCK &bslash;&n;if (!--stuck) {printk(&quot;wait_on_irq CPU#%d stuck at %08lx, waiting for %08lx (local=%d, global=%d)&bslash;n&quot;, cpu, where, previous_irqholder, local_count, atomic_read(&amp;global_irq_count)); stuck = INIT_STUCK; }
DECL|function|wait_on_irq
r_void
id|wait_on_irq
c_func
(paren
r_int
id|cpu
comma
r_int
r_int
id|where
)paren
(brace
r_int
id|stuck
op_assign
id|INIT_STUCK
suffix:semicolon
r_int
id|local_count
op_assign
id|local_irq_count
(braket
id|cpu
)braket
suffix:semicolon
multiline_comment|/* Are we the only one in an interrupt context? */
r_while
c_loop
(paren
id|local_count
op_ne
id|atomic_read
c_func
(paren
op_amp
id|global_irq_count
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t; * No such luck. Now we need to release the lock,&n;&t;&t; * _and_ release our interrupt context, because&n;&t;&t; * otherwise we&squot;d have dead-locks and live-locks&n;&t;&t; * and other fun things.&n;&t;&t; */
id|atomic_sub
c_func
(paren
id|local_count
comma
op_amp
id|global_irq_count
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|global_irq_lock
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t; * Wait for everybody else to go away and release&n;&t;&t; * their things before trying to get the lock again.&n;&t;&t; */
r_for
c_loop
(paren
suffix:semicolon
suffix:semicolon
)paren
(brace
id|STUCK
suffix:semicolon
r_if
c_cond
(paren
id|atomic_read
c_func
(paren
op_amp
id|global_irq_count
)paren
)paren
r_continue
suffix:semicolon
r_if
c_cond
(paren
op_star
(paren
(paren
r_int
r_char
op_star
)paren
op_amp
id|global_irq_lock
)paren
)paren
r_continue
suffix:semicolon
r_if
c_cond
(paren
id|spin_trylock
c_func
(paren
op_amp
id|global_irq_lock
)paren
)paren
r_break
suffix:semicolon
)brace
id|atomic_add
c_func
(paren
id|local_count
comma
op_amp
id|global_irq_count
)paren
suffix:semicolon
)brace
)brace
DECL|macro|irq_active
mdefine_line|#define irq_active(cpu) &bslash;&n;&t;(global_irq_count != local_irq_count[cpu])
multiline_comment|/*&n; * This is called when we want to synchronize with&n; * interrupts. We may for example tell a device to&n; * stop sending interrupts: but to make sure there&n; * are no interrupts that are executing on another&n; * CPU we need to call this function.&n; *&n; * On UP this is a no-op.&n; */
DECL|function|synchronize_irq
r_void
id|synchronize_irq
c_func
(paren
r_void
)paren
(brace
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
r_int
id|local_count
op_assign
id|local_irq_count
(braket
id|cpu
)braket
suffix:semicolon
multiline_comment|/* Do we need to wait? */
r_if
c_cond
(paren
id|local_count
op_ne
id|atomic_read
c_func
(paren
op_amp
id|global_irq_count
)paren
)paren
(brace
multiline_comment|/* The stupid way to do this */
id|cli
c_func
(paren
)paren
suffix:semicolon
id|sti
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
DECL|macro|INIT_STUCK
macro_line|#undef INIT_STUCK
DECL|macro|INIT_STUCK
mdefine_line|#define INIT_STUCK 10000000
DECL|macro|STUCK
macro_line|#undef STUCK
DECL|macro|STUCK
mdefine_line|#define STUCK &bslash;&n;if (!--stuck) {&bslash;&n;ll_printk(&quot;get_irqlock stuck at %08lx, waiting for %08lx&bslash;n&quot;, where, previous_irqholder); stuck = INIT_STUCK;}
DECL|function|get_irqlock
r_void
id|get_irqlock
c_func
(paren
r_int
id|cpu
comma
r_int
r_int
id|where
)paren
(brace
r_int
id|stuck
op_assign
id|INIT_STUCK
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|spin_trylock
c_func
(paren
op_amp
id|global_irq_lock
)paren
)paren
(brace
multiline_comment|/* do we already hold the lock? */
r_if
c_cond
(paren
(paren
r_int
r_char
)paren
id|cpu
op_eq
id|global_irq_holder
)paren
r_return
suffix:semicolon
multiline_comment|/* Uhhuh.. Somebody else got it. Wait.. */
r_do
(brace
r_do
(brace
id|STUCK
suffix:semicolon
id|barrier
c_func
(paren
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
op_star
(paren
(paren
r_int
r_char
op_star
)paren
op_amp
id|global_irq_lock
)paren
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
op_logical_neg
id|spin_trylock
c_func
(paren
op_amp
id|global_irq_lock
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n;&t; * Ok, we got the lock bit.&n;&t; * But that&squot;s actually just the easy part.. Now&n;&t; * we need to make sure that nobody else is running&n;&t; * in an interrupt context. &n;&t; */
id|wait_on_irq
c_func
(paren
id|cpu
comma
id|where
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Finally.&n;&t; */
id|global_irq_holder
op_assign
id|cpu
suffix:semicolon
id|previous_irqholder
op_assign
id|where
suffix:semicolon
)brace
DECL|function|__global_cli
r_void
id|__global_cli
c_func
(paren
r_void
)paren
(brace
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
r_int
r_int
id|where
suffix:semicolon
id|__asm__
c_func
(paren
l_string|&quot;mr %0,31&quot;
suffix:colon
l_string|&quot;=r&quot;
(paren
id|where
)paren
)paren
suffix:semicolon
multiline_comment|/* get lr */
id|__cli
c_func
(paren
)paren
suffix:semicolon
id|get_irqlock
c_func
(paren
id|cpu
comma
id|where
)paren
suffix:semicolon
)brace
DECL|function|__global_sti
r_void
id|__global_sti
c_func
(paren
r_void
)paren
(brace
id|release_irqlock
c_func
(paren
id|smp_processor_id
c_func
(paren
)paren
)paren
suffix:semicolon
id|__sti
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|__global_save_flags
r_int
r_int
id|__global_save_flags
c_func
(paren
r_void
)paren
(brace
r_return
id|global_irq_holder
op_eq
(paren
r_int
r_char
)paren
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|__global_restore_flags
r_void
id|__global_restore_flags
c_func
(paren
r_int
r_int
id|flags
)paren
(brace
r_switch
c_cond
(paren
id|flags
)paren
(brace
r_case
l_int|0
suffix:colon
id|release_irqlock
c_func
(paren
id|smp_processor_id
c_func
(paren
)paren
)paren
suffix:semicolon
id|__sti
c_func
(paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|__global_cli
c_func
(paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|printk
c_func
(paren
l_string|&quot;global_restore_flags: %08lx (%08lx)&bslash;n&quot;
comma
id|flags
comma
(paren
op_amp
id|flags
)paren
(braket
op_minus
l_int|1
)braket
)paren
suffix:semicolon
)brace
)brace
macro_line|#endif /* __SMP__ */
DECL|function|do_IRQ
id|asmlinkage
r_void
id|do_IRQ
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|irq
suffix:semicolon
r_int
r_int
id|bits
suffix:semicolon
r_struct
id|irqaction
op_star
id|action
suffix:semicolon
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
r_int
id|status
suffix:semicolon
r_int
id|openpic_eoi_done
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* save the HID0 in case dcache was off - see idle.c&n;&t; * this hack should leave for a better solution -- Cort */
r_int
id|dcache_locked
suffix:semicolon
id|dcache_locked
op_assign
id|unlock_dcache
c_func
(paren
)paren
suffix:semicolon
id|hardirq_enter
c_func
(paren
id|cpu
)paren
suffix:semicolon
macro_line|#ifndef CONFIG_8xx&t;&t;  
macro_line|#ifdef __SMP__
r_if
c_cond
(paren
id|cpu
op_ne
l_int|0
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|atomic_read
c_func
(paren
op_amp
id|n_lost_interrupts
)paren
)paren
(brace
r_extern
r_void
id|smp_message_recv
c_func
(paren
r_void
)paren
suffix:semicolon
r_goto
id|out
suffix:semicolon
id|ipi_count
op_increment
suffix:semicolon
id|smp_message_recv
c_func
(paren
)paren
suffix:semicolon
r_goto
id|out
suffix:semicolon
)brace
multiline_comment|/* could be here due to a do_fake_interrupt call but we don&squot;t&n;&t;&t;   mess with the controller from the second cpu -- Cort */
r_goto
id|out
suffix:semicolon
)brace
macro_line|#endif /* __SMP__ */&t;&t;&t;
r_switch
c_cond
(paren
id|_machine
)paren
(brace
r_case
id|_MACH_Pmac
suffix:colon
r_for
c_loop
(paren
id|irq
op_assign
id|max_irqs
op_minus
l_int|1
suffix:semicolon
id|irq
OG
l_int|0
suffix:semicolon
id|irq
op_sub_assign
l_int|32
)paren
(brace
r_int
id|i
op_assign
id|irq
op_rshift
l_int|5
comma
id|lz
suffix:semicolon
id|bits
op_assign
id|ld_le32
c_func
(paren
op_amp
id|pmac_irq_hw
(braket
id|i
)braket
op_member_access_from_pointer
id|flag
)paren
op_or
id|lost_interrupts
(braket
id|i
)braket
suffix:semicolon
r_if
c_cond
(paren
id|bits
op_eq
l_int|0
)paren
r_continue
suffix:semicolon
multiline_comment|/* lz = number of 0 bits to left of most sig. 1 */
id|asm
(paren
l_string|&quot;cntlzw %0,%1&quot;
suffix:colon
l_string|&quot;=r&quot;
(paren
id|lz
)paren
suffix:colon
l_string|&quot;r&quot;
(paren
id|bits
)paren
)paren
suffix:semicolon
id|irq
op_sub_assign
id|lz
suffix:semicolon
r_break
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
id|_MACH_chrp
suffix:colon
id|irq
op_assign
id|openpic_irq
c_func
(paren
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_eq
id|IRQ_8259_CASCADE
)paren
(brace
multiline_comment|/*&n;&t;&t;&t; * This magic address generates a PCI IACK cycle.&n;&t;&t;&t; * &n;&t;&t;&t; * This should go in the above mask/ack code soon. -- Cort&n;&t;&t;&t; */
id|irq
op_assign
op_star
id|gg2_int_ack_special
suffix:semicolon
multiline_comment|/*&n;&t;&t;&t; * Acknowledge as soon as possible to allow i8259&n;&t;&t;&t; * interrupt nesting&n;&t;&t;&t; */
id|openpic_eoi
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|openpic_eoi_done
op_assign
l_int|1
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|irq
op_ge
id|OPENPIC_VEC_TIMER
)paren
(brace
multiline_comment|/*&n;&t;&t;&t; *  OpenPIC interrupts &gt;64 will be used for other purposes&n;&t;&t;&t; *  like interprocessor interrupts and hardware errors&n;&t;&t;&t; */
r_if
c_cond
(paren
id|irq
op_eq
id|OPENPIC_VEC_SPURIOUS
)paren
(brace
multiline_comment|/*&n;&t;&t;&t;&t; * Spurious interrupts should never be&n;&t;&t;&t;&t; * acknowledged&n;&t;&t;&t;&t; */
id|spurious_interrupts
op_increment
suffix:semicolon
id|openpic_eoi_done
op_assign
l_int|1
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/*&n;&t;&t;&t;&t; * Here we should process IPI timer&n;&t;&t;&t;&t; * for now the interrupt is dismissed.&n;&t;&t;&t;&t; */
)brace
r_goto
id|out
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
id|_MACH_prep
suffix:colon
id|outb
c_func
(paren
l_int|0x0C
comma
l_int|0x20
)paren
suffix:semicolon
id|irq
op_assign
id|inb
c_func
(paren
l_int|0x20
)paren
op_amp
l_int|7
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_eq
l_int|2
)paren
(brace
id|retry_cascade
suffix:colon
id|outb
c_func
(paren
l_int|0x0C
comma
l_int|0xA0
)paren
suffix:semicolon
id|irq
op_assign
id|inb
c_func
(paren
l_int|0xA0
)paren
suffix:semicolon
multiline_comment|/* if no intr left */
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq
op_amp
l_int|128
)paren
)paren
r_goto
id|out
suffix:semicolon
id|irq
op_assign
(paren
id|irq
op_amp
l_int|7
)paren
op_plus
l_int|8
suffix:semicolon
)brace
id|bits
op_assign
l_int|1UL
op_lshift
id|irq
suffix:semicolon
r_break
suffix:semicolon
macro_line|#ifdef CONFIG_APUS
r_case
id|_MACH_apus
suffix:colon
(brace
r_int
id|old_level
comma
id|new_level
suffix:semicolon
id|old_level
op_assign
op_complement
(paren
id|regs-&gt;mq
)paren
op_amp
id|IPLEMU_IPLMASK
suffix:semicolon
id|new_level
op_assign
(paren
op_complement
(paren
id|regs-&gt;mq
)paren
op_rshift
l_int|3
)paren
op_amp
id|IPLEMU_IPLMASK
suffix:semicolon
r_if
c_cond
(paren
id|new_level
op_eq
l_int|0
)paren
(brace
r_goto
id|apus_out
suffix:semicolon
)brace
id|APUS_WRITE
c_func
(paren
id|APUS_IPL_EMU
comma
id|IPLEMU_IPLMASK
)paren
suffix:semicolon
id|APUS_WRITE
c_func
(paren
id|APUS_IPL_EMU
comma
(paren
id|IPLEMU_SETRESET
op_or
(paren
op_complement
(paren
id|new_level
)paren
op_amp
id|IPLEMU_IPLMASK
)paren
)paren
)paren
suffix:semicolon
id|APUS_WRITE
c_func
(paren
id|APUS_IPL_EMU
comma
id|IPLEMU_DISABLEINT
)paren
suffix:semicolon
id|process_int
(paren
id|VEC_SPUR
op_plus
id|new_level
comma
id|regs
)paren
suffix:semicolon
id|APUS_WRITE
c_func
(paren
id|APUS_IPL_EMU
comma
id|IPLEMU_SETRESET
op_or
id|IPLEMU_DISABLEINT
)paren
suffix:semicolon
id|APUS_WRITE
c_func
(paren
id|APUS_IPL_EMU
comma
id|IPLEMU_IPLMASK
)paren
suffix:semicolon
id|APUS_WRITE
c_func
(paren
id|APUS_IPL_EMU
comma
(paren
id|IPLEMU_SETRESET
op_or
(paren
op_complement
(paren
id|old_level
)paren
op_amp
id|IPLEMU_IPLMASK
)paren
)paren
)paren
suffix:semicolon
id|apus_out
suffix:colon
id|hardirq_exit
c_func
(paren
id|cpu
)paren
suffix:semicolon
id|APUS_WRITE
c_func
(paren
id|APUS_IPL_EMU
comma
id|IPLEMU_DISABLEINT
)paren
suffix:semicolon
r_goto
id|out2
suffix:semicolon
)brace
macro_line|#endif&t;
)brace
r_if
c_cond
(paren
id|irq
OL
l_int|0
)paren
(brace
id|printk
c_func
(paren
id|KERN_DEBUG
l_string|&quot;Bogus interrupt from PC = %lx&bslash;n&quot;
comma
id|regs-&gt;nip
)paren
suffix:semicolon
r_goto
id|out
suffix:semicolon
)brace
macro_line|#else /* CONFIG_8xx */
multiline_comment|/* For MPC8xx, read the SIVEC register and shift the bits down&n;&t; * to get the irq number.&n;&t; */
id|bits
op_assign
(paren
(paren
id|immap_t
op_star
)paren
id|MBX_IMAP_ADDR
)paren
op_member_access_from_pointer
id|im_siu_conf.sc_sivec
suffix:semicolon
id|irq
op_assign
id|bits
op_rshift
l_int|26
suffix:semicolon
macro_line|#endif /* CONFIG_8xx */
id|mask_and_ack_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|status
op_assign
l_int|0
suffix:semicolon
id|action
op_assign
id|irq_action
(braket
id|irq
)braket
suffix:semicolon
id|kstat.irqs
(braket
id|cpu
)braket
(braket
id|irq
)braket
op_increment
suffix:semicolon
r_if
c_cond
(paren
id|action
op_logical_and
id|action-&gt;handler
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|action-&gt;flags
op_amp
id|SA_INTERRUPT
)paren
)paren
id|__sti
c_func
(paren
)paren
suffix:semicolon
r_do
(brace
id|status
op_or_assign
id|action-&gt;flags
suffix:semicolon
id|action
op_member_access_from_pointer
id|handler
c_func
(paren
id|irq
comma
id|action-&gt;dev_id
comma
id|regs
)paren
suffix:semicolon
multiline_comment|/*if (status &amp; SA_SAMPLE_RANDOM)&n;&t;&t;&t;&t;  add_interrupt_randomness(irq);*/
id|action
op_assign
id|action-&gt;next
suffix:semicolon
)brace
r_while
c_loop
(paren
id|action
)paren
suffix:semicolon
id|__cli
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&t;&t;spin_lock(&amp;irq_controller_lock);*/
id|unmask_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
multiline_comment|/*&t;&t;spin_unlock(&amp;irq_controller_lock);*/
)brace
r_else
(brace
macro_line|#ifndef CONFIG_8xx&t;  
r_if
c_cond
(paren
id|irq
op_eq
l_int|7
)paren
multiline_comment|/* i8259 gives us irq 7 on &squot;short&squot; intrs */
macro_line|#endif&t;&t;  
id|spurious_interrupts
op_increment
suffix:semicolon
id|disable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
multiline_comment|/* make sure we don&squot;t miss any cascade intrs due to eoi-ing irq 2 */
macro_line|#ifndef CONFIG_8xx&t;
r_if
c_cond
(paren
id|is_prep
op_logical_and
(paren
id|irq
OG
l_int|7
)paren
)paren
r_goto
id|retry_cascade
suffix:semicolon
multiline_comment|/* do_bottom_half is called if necessary from int_return in head.S */
id|out
suffix:colon
r_if
c_cond
(paren
id|_machine
op_eq
id|_MACH_chrp
op_logical_and
op_logical_neg
id|openpic_eoi_done
)paren
id|openpic_eoi
c_func
(paren
l_int|0
)paren
suffix:semicolon
macro_line|#endif /* CONFIG_8xx */
id|hardirq_exit
c_func
(paren
id|cpu
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_APUS
id|out2
suffix:colon
macro_line|#endif
multiline_comment|/* restore the HID0 in case dcache was off - see idle.c&n;&t; * this hack should leave for a better solution -- Cort */
id|lock_dcache
c_func
(paren
id|dcache_locked
)paren
suffix:semicolon
)brace
DECL|function|request_irq
r_int
id|request_irq
c_func
(paren
r_int
r_int
id|irq
comma
r_void
(paren
op_star
id|handler
)paren
(paren
r_int
comma
r_void
op_star
comma
r_struct
id|pt_regs
op_star
)paren
comma
r_int
r_int
id|irqflags
comma
r_const
r_char
op_star
id|devname
comma
r_void
op_star
id|dev_id
)paren
(brace
r_struct
id|irqaction
op_star
id|old
comma
op_star
op_star
id|p
comma
op_star
id|action
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
macro_line|#ifdef SHOW_IRQ
id|printk
c_func
(paren
l_string|&quot;request_irq(): irq %d handler %08x name %s dev_id %04x&bslash;n&quot;
comma
id|irq
comma
id|handler
comma
id|devname
comma
id|dev_id
)paren
suffix:semicolon
macro_line|#endif /* SHOW_IRQ */
r_if
c_cond
(paren
id|irq
op_ge
id|NR_IRQS
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|handler
)paren
(brace
multiline_comment|/* Free */
r_for
c_loop
(paren
id|p
op_assign
id|irq
op_plus
id|irq_action
suffix:semicolon
(paren
id|action
op_assign
op_star
id|p
)paren
op_ne
l_int|NULL
suffix:semicolon
id|p
op_assign
op_amp
id|action-&gt;next
)paren
(brace
multiline_comment|/* Found it - now free it */
id|save_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
id|cli
c_func
(paren
)paren
suffix:semicolon
op_star
id|p
op_assign
id|action-&gt;next
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
id|irq_kfree
c_func
(paren
id|action
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_return
op_minus
id|ENOENT
suffix:semicolon
)brace
id|action
op_assign
(paren
r_struct
id|irqaction
op_star
)paren
id|irq_kmalloc
c_func
(paren
r_sizeof
(paren
r_struct
id|irqaction
)paren
comma
id|GFP_KERNEL
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|action
)paren
r_return
op_minus
id|ENOMEM
suffix:semicolon
id|save_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
id|cli
c_func
(paren
)paren
suffix:semicolon
id|action-&gt;handler
op_assign
id|handler
suffix:semicolon
id|action-&gt;flags
op_assign
id|irqflags
suffix:semicolon
id|action-&gt;mask
op_assign
l_int|0
suffix:semicolon
id|action-&gt;name
op_assign
id|devname
suffix:semicolon
id|action-&gt;dev_id
op_assign
id|dev_id
suffix:semicolon
id|action-&gt;next
op_assign
l_int|NULL
suffix:semicolon
id|enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|p
op_assign
id|irq_action
op_plus
id|irq
suffix:semicolon
r_if
c_cond
(paren
(paren
id|old
op_assign
op_star
id|p
)paren
op_ne
l_int|NULL
)paren
(brace
multiline_comment|/* Can&squot;t share interrupts unless both agree to */
r_if
c_cond
(paren
op_logical_neg
(paren
id|old-&gt;flags
op_amp
id|action-&gt;flags
op_amp
id|SA_SHIRQ
)paren
)paren
r_return
op_minus
id|EBUSY
suffix:semicolon
multiline_comment|/* add new interrupt at end of irq queue */
r_do
(brace
id|p
op_assign
op_amp
id|old-&gt;next
suffix:semicolon
id|old
op_assign
op_star
id|p
suffix:semicolon
)brace
r_while
c_loop
(paren
id|old
)paren
suffix:semicolon
)brace
op_star
id|p
op_assign
id|action
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|free_irq
r_void
id|free_irq
c_func
(paren
r_int
r_int
id|irq
comma
r_void
op_star
id|dev_id
)paren
(brace
id|request_irq
c_func
(paren
id|irq
comma
l_int|NULL
comma
l_int|0
comma
l_int|NULL
comma
id|dev_id
)paren
suffix:semicolon
)brace
DECL|function|probe_irq_on
r_int
r_int
id|probe_irq_on
(paren
r_void
)paren
(brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|probe_irq_off
r_int
id|probe_irq_off
(paren
r_int
r_int
id|irqs
)paren
(brace
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#ifndef CONFIG_8xx 
DECL|function|__initfunc
id|__initfunc
c_func
(paren
r_static
r_void
id|i8259_init
c_func
(paren
r_void
)paren
)paren
(brace
multiline_comment|/* init master interrupt controller */
id|outb
c_func
(paren
l_int|0x11
comma
l_int|0x20
)paren
suffix:semicolon
multiline_comment|/* Start init sequence */
id|outb
c_func
(paren
l_int|0x00
comma
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* Vector base */
id|outb
c_func
(paren
l_int|0x04
comma
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* edge tiggered, Cascade (slave) on IRQ2 */
id|outb
c_func
(paren
l_int|0x01
comma
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* Select 8086 mode */
id|outb
c_func
(paren
l_int|0xFF
comma
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* Mask all */
multiline_comment|/* init slave interrupt controller */
id|outb
c_func
(paren
l_int|0x11
comma
l_int|0xA0
)paren
suffix:semicolon
multiline_comment|/* Start init sequence */
id|outb
c_func
(paren
l_int|0x08
comma
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* Vector base */
id|outb
c_func
(paren
l_int|0x02
comma
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* edge triggered, Cascade (slave) on IRQ2 */
id|outb
c_func
(paren
l_int|0x01
comma
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* Select 8086 mode */
id|outb
c_func
(paren
l_int|0xFF
comma
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* Mask all */
id|outb
c_func
(paren
id|cached_A1
comma
l_int|0xA1
)paren
suffix:semicolon
id|outb
c_func
(paren
id|cached_21
comma
l_int|0x21
)paren
suffix:semicolon
r_if
c_cond
(paren
id|request_irq
c_func
(paren
l_int|2
comma
id|no_action
comma
id|SA_INTERRUPT
comma
l_string|&quot;cascade&quot;
comma
l_int|NULL
)paren
op_ne
l_int|0
)paren
id|panic
c_func
(paren
l_string|&quot;Could not allocate cascade IRQ!&quot;
)paren
suffix:semicolon
id|enable_irq
c_func
(paren
l_int|2
)paren
suffix:semicolon
multiline_comment|/* Enable cascade interrupt */
)brace
macro_line|#endif /* CONFIG_8xx */
multiline_comment|/* On MBX8xx, the interrupt control (SIEL) was set by EPPC-bug.  External&n; * interrupts can be either edge or level triggered, but there is no&n; * reason for us to change the EPPC-bug values (it would not work if we did).&n; */
DECL|function|__initfunc
id|__initfunc
c_func
(paren
r_void
id|init_IRQ
c_func
(paren
r_void
)paren
)paren
(brace
r_extern
r_void
id|xmon_irq
c_func
(paren
r_int
comma
r_void
op_star
comma
r_struct
id|pt_regs
op_star
)paren
suffix:semicolon
r_int
id|i
suffix:semicolon
macro_line|#ifndef CONFIG_8xx
r_switch
c_cond
(paren
id|_machine
)paren
(brace
r_case
id|_MACH_Pmac
suffix:colon
id|mask_and_ack_irq
op_assign
id|pmac_mask_and_ack_irq
suffix:semicolon
id|mask_irq
op_assign
id|pmac_mask_irq
suffix:semicolon
id|unmask_irq
op_assign
id|pmac_unmask_irq
suffix:semicolon
multiline_comment|/* G3 powermacs have 64 interrupts, others have 32 */
id|max_irqs
op_assign
(paren
id|find_devices
c_func
(paren
l_string|&quot;mac-io&quot;
)paren
ques
c_cond
l_int|64
suffix:colon
l_int|32
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;System has %d possible interrupts&bslash;n&quot;
comma
id|max_irqs
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
op_star
l_int|32
OL
id|max_irqs
suffix:semicolon
op_increment
id|i
)paren
id|out_le32
c_func
(paren
op_amp
id|pmac_irq_hw
(braket
id|i
)braket
op_member_access_from_pointer
id|enable
comma
l_int|0
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_XMON
id|request_irq
c_func
(paren
id|KEYBOARD_IRQ
comma
id|xmon_irq
comma
l_int|0
comma
l_string|&quot;NMI&quot;
comma
l_int|0
)paren
suffix:semicolon
macro_line|#endif&t;/* CONFIG_XMON */
r_break
suffix:semicolon
r_case
id|_MACH_chrp
suffix:colon
id|mask_and_ack_irq
op_assign
id|chrp_mask_and_ack_irq
suffix:semicolon
id|mask_irq
op_assign
id|chrp_mask_irq
suffix:semicolon
id|unmask_irq
op_assign
id|chrp_unmask_irq
suffix:semicolon
id|gg2_int_ack_special
op_assign
(paren
r_volatile
r_int
r_char
op_star
)paren
id|ioremap
c_func
(paren
id|GG2_INT_ACK_SPECIAL
comma
l_int|1
)paren
suffix:semicolon
id|openpic_init
c_func
(paren
)paren
suffix:semicolon
id|i8259_init
c_func
(paren
)paren
suffix:semicolon
id|cached_irq_mask
(braket
l_int|0
)braket
op_assign
id|cached_irq_mask
(braket
l_int|1
)braket
op_assign
op_complement
l_int|0UL
suffix:semicolon
macro_line|#ifdef CONFIG_XMON
id|request_irq
c_func
(paren
id|openpic_to_irq
c_func
(paren
id|HYDRA_INT_ADB_NMI
)paren
comma
id|xmon_irq
comma
l_int|0
comma
l_string|&quot;NMI&quot;
comma
l_int|0
)paren
suffix:semicolon
macro_line|#endif&t;/* CONFIG_XMON */
r_break
suffix:semicolon
r_case
id|_MACH_prep
suffix:colon
id|mask_and_ack_irq
op_assign
id|i8259_mask_and_ack_irq
suffix:semicolon
id|mask_irq
op_assign
id|i8259_mask_irq
suffix:semicolon
id|unmask_irq
op_assign
id|i8259_unmask_irq
suffix:semicolon
id|cached_irq_mask
(braket
l_int|0
)braket
op_assign
op_complement
l_int|0UL
suffix:semicolon
id|i8259_init
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t; * According to the Carolina spec from ibm irqs 0,1,2, and 8&n;&t;&t; * must be edge triggered.  Also, the pci intrs must be level&n;&t;&t; * triggered and _only_ isa intrs can be level sensitive&n;&t;&t; * which are 3-7,9-12,14-15. 13 is special - it can be level.&n;&t;&t; *&n;&t;&t; * power on default is 0&squot;s in both regs - all edge.&n;&t;&t; *&n;&t;&t; * These edge/level control regs allow edge/level status&n;&t;&t; * to be decided on a irq basis instead of on a PIC basis.&n;&t;&t; * It&squot;s still pretty ugly.&n;&t;&t; * - Cort&n;&t;&t; */
(brace
r_int
r_char
id|irq_mode1
op_assign
l_int|0
comma
id|irq_mode2
op_assign
l_int|0
suffix:semicolon
id|irq_mode1
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* to get rid of compiler warnings */
multiline_comment|/*&n;&t;&t;&t; * On Carolina, irq 15 and 13 must be level (scsi/ide/net).&n;&t;&t;&t; */
r_if
c_cond
(paren
id|_prep_type
op_eq
id|_PREP_IBM
)paren
id|irq_mode2
op_or_assign
l_int|0xa0
suffix:semicolon
multiline_comment|/*&n;&t;&t;&t; * Sound on the Powerstack reportedly needs to be edge triggered&n;&t;&t;&t; */
r_if
c_cond
(paren
id|_prep_type
op_eq
id|_PREP_Motorola
)paren
(brace
id|irq_mode2
op_and_assign
op_complement
l_int|0x04L
suffix:semicolon
id|irq_mode2
op_assign
l_int|0xca
suffix:semicolon
id|outb
c_func
(paren
id|irq_mode1
comma
l_int|0x4d0
)paren
suffix:semicolon
id|outb
c_func
(paren
id|irq_mode2
comma
l_int|0x4d1
)paren
suffix:semicolon
)brace
)brace
r_break
suffix:semicolon
macro_line|#ifdef CONFIG_APUS&t;&t;
r_case
id|_MACH_apus
suffix:colon
id|mask_irq
op_assign
id|amiga_disable_irq
suffix:semicolon
id|unmask_irq
op_assign
id|amiga_enable_irq
suffix:semicolon
id|apus_init_IRQ
c_func
(paren
)paren
suffix:semicolon
r_break
suffix:semicolon
macro_line|#endif&t;
)brace
macro_line|#endif /* CONFIG_8xx */
)brace
eof
