library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity counter60_counter is
	port(
		clk,sel,clr: in std_logic;
		q1,q0: inout std_logic_vector(3 downto 0);
		C: out std_logic);
end counter60_counter;

architecture behave of counter60_counter is
signal q11:std_logic_vector(3 downto 0);
signal q00:std_logic_vector (3 downto 0);
begin
	process(clk,clr)
	begin
		if(clr = '1') then q00 <= "0000"; q11 <= "0000";
		elsif(clk'event and clk = '1') then
			if(sel = '0') then
				if(q00 = "1001") then 
					q00 <= "0000"; 
					if(q11 = "0101") then q11 <= "0000"; C <= '1';
					else q11 <= q11 + 1; C <= '0';
					end if;
				else q0 <= q00 + 1; C <= '0';
				end if;
			else 
				if(q00 = "0000") then 
					q00 <= "1001"; 
					if(q11 = "0000") then q11 <= "0101";
					else q11 <= q11 - 1; C <= '0';
					end if;
					if(q11="0000") then C<='1';
					end if;
				else q00 <= q00 - 1; C <= '0';
				end if;
			end if;
		end if;
		q1<=q11;
		q0<=q00;
	end process;
end behave;