# Entrees: A B Shift CarryIn Codop
# Sorties: S Flags
A[32] B[32] Shift[5] CarryIn[1] Codop[4] S[32] Flags[4]

# --- CATEGORIE: LOGIQUE (AND, EOR, ORR, BIC, MVN, TST) ---
# Flags attendus: Z et N calcules, C=0, V=0 (selon vos corrections)

# 1. AND: 0xAAAA... & 0x5555... = 0
11111111111111110000000000000000 10101010101010100101010101010101 00000 0 0000 10101010101010100000000000000000 1000
# 2. AND: Tous 1 & Tous 1
11111111111111111111111111111111 11111111111111111111111111111111 00000 0 0000 11111111111111111111111111111111 1000
# 3. AND: 0 & 0
00000000000000000000000000000000 00000000000000000000000000000000 00000 0 0000 00000000000000000000000000000000 0100
# 4. ORR: 0 | 0x80000000
00000000000000000000000000000000 10000000000000000000000000000000 00000 0 1100 10000000000000000000000000000000 1000
# 5. ORR: 1 | 2 = 3
00000000000000000000000000000001 00000000000000000000000000000010 00000 0 1100 00000000000000000000000000000011 0000
# 6. EOR (XOR): 1 ^ 1 = 0
00000000000000000000000000000001 00000000000000000000000000000001 00000 0 0001 00000000000000000000000000000000 0100
# 7. EOR: 0 ^ 1 = 1
00000000000000000000000000000000 00000000000000000000000000000001 00000 0 0001 00000000000000000000000000000001 0000
# 8. EOR: Full toggle
11111111111111111111111111111111 00000000000000000000000000000000 00000 0 0001 11111111111111111111111111111111 1000
# 9. BIC: 0xF BIC 0x3 (1111 & ~0011 = 1100)
00000000000000000000000000000011 00000000000000000000000000001111 00000 0 1110 00000000000000000000000000001100 0000
# 10. BIC: Tout effacer
11111111111111111111111111111111 11111111111111111111111111111111 00000 0 1110 00000000000000000000000000000000 0100
# 11. MVN: NOT 0 = -1
00000000000000000000000000000000 00000000000000000000000000000000 00000 0 1111 11111111111111111111111111111111 1000
# 12. MVN: NOT -1 = 0
00000000000000000000000000000000 11111111111111111111111111111111 00000 0 1111 00000000000000000000000000000000 0100
# 13. TST: 1 & 1 (Z=0)
00000000000000000000000000000001 00000000000000000000000000000001 00000 0 1000 00000000000000000000000000000001 0000
# 14. TST: 1 & 0 (Z=1)
00000000000000000000000000000001 00000000000000000000000000000000 00000 0 1000 00000000000000000000000000000000 0100

# --- CATEGORIE: SHIFTS (LSL, LSR, ASR, ROR) ---
# Flags: C = dernier bit sorti

# 15. LSL: 1 << 1 = 2
00000000000000000000000000000000 00000000000000000000000000000001 00001 0 0010 00000000000000000000000000000010 0000
# 16. LSL: 0x80... << 1 = 0 (C=1)
00000000000000000000000000000000 10000000000000000000000000000000 00001 0 0010 00000000000000000000000000000000 0110
# 17. LSR: 2 >> 1 = 1
00000000000000000000000000000000 00000000000000000000000000000010 00001 0 0011 00000000000000000000000000000001 0000
# 18. LSR: 1 >> 1 = 0 (C=1)
00000000000000000000000000000000 00000000000000000000000000000001 00001 0 0011 00000000000000000000000000000000 0110
# 19. ASR: -2 >> 1 = -1 (Arithmetique, C=0)
00000000000000000000000000000000 11111111111111111111111111111110 00001 0 0100 11111111111111111111111111111111 1000
# 20. ASR: -1 >> 1 = -1 (Arithmetique, C=1)
00000000000000000000000000000000 11111111111111111111111111111111 00001 0 0100 11111111111111111111111111111111 1010
# 21. ROR: 1 Rot 1 = 0x80... (C=1)
00000000000000000000000000000000 00000000000000000000000000000001 00001 0 0111 10000000000000000000000000000000 1010
# 22. ROR: 3 Rot 1 = 0x80...01 (C=1)
00000000000000000000000000000000 00000000000000000000000000000011 00001 0 0111 10000000000000000000000000000001 1010

# --- CATEGORIE: ADDITIONS (ADD, ADC, CMN) ---
# Flags: C normal (retenue), V si overflow signe

# 23. ADD: 1 + 2 = 3
00000000000000000000000000000001 00000000000000000000000000000010 00000 0 0101 00000000000000000000000000000011 0000
# 24. ADD: 0 + 0 = 0 (Z=1)
00000000000000000000000000000000 00000000000000000000000000000000 00000 0 0101 00000000000000000000000000000000 0100
# 25. ADC: 1 + 2 + 1 (Cin) = 4
00000000000000000000000000000001 00000000000000000000000000000010 00000 1 0101 00000000000000000000000000000100 0000
# 26. ADD: MaxUInt + 1 = 0 (C=1)
11111111111111111111111111111111 00000000000000000000000000000001 00000 0 0101 00000000000000000000000000000000 0110
# 27. ADD: MaxPos + 1 = MinNeg (Overflow V=1)
01111111111111111111111111111111 00000000000000000000000000000001 00000 0 0101 10000000000000000000000000000000 1001
# 28. CMN: 1 + 2 = 3 (Flags Only)
00000000000000000000000000000001 00000000000000000000000000000010 00000 0 1011 00000000000000000000000000000011 0000
# 29. CMN: -1 + 1 = 0 (Z=1, C=1)
11111111111111111111111111111111 00000000000000000000000000000001 00000 0 1011 00000000000000000000000000000000 0110

# --- CATEGORIE: SOUSTRACTIONS (CMP, SBC, RSB) ---
# Flags: C = Inverse de l'Emprunt (1 si pas d'emprunt), V si overflow

# 30. CMP: 5 - 5 = 0 (Z=1, C=1 car pas d'emprunt)
00000000000000000000000000000101 00000000000000000000000000000101 00000 0 1010 00000000000000000000000000000000 0110
# 31. CMP: 10 - 5 = 5 (C=1 car 10 > 5)
00000000000000000000000000000101 00000000000000000000000000001010 00000 0 1010 00000000000000000000000000000101 0010
# 32. CMP: 5 - 10 = -5 (C=0 car emprunt)
00000000000000000000000000001010 00000000000000000000000000000101 00000 0 1010 11111111111111111111111111111011 1000
# 33. CMP: Overflow Sign√© (MinNeg - 1 = MaxPos)
00000000000000000000000000000001 10000000000000000000000000000000 00000 0 1010 01111111111111111111111111111111 0011
# 34. SBC: 5 - 1 - 0(not 1) = 4
00000000000000000000000000000001 00000000000000000000000000000101 00000 1 0110 00000000000000000000000000000100 0010
# 35. SBC: 5 - 1 - 1(not 0) = 3
00000000000000000000000000000001 00000000000000000000000000000101 00000 0 0110 00000000000000000000000000000011 0010
# 36. RSB: 0 - 1 = -1 (C=0 emprunt)
00000000000000000000000000000001 00000000000000000000000000000000 00000 0 1001 11111111111111111111111111111111 1000
# 37. RSB: 0 - 0 = 0 (C=1 pas d'emprunt)
00000000000000000000000000000000 00000000000000000000000000000000 00000 0 1001 00000000000000000000000000000000 0110

# --- CATEGORIE: MULTIPLICATION (MUL) ---
# 38. MUL: 3 * 2 = 6
00000000000000000000000000000011 00000000000000000000000000000010 00000 0 1101 00000000000000000000000000000110 0000
# 39. MUL: 0 * 50 = 0
00000000000000000000000000000000 00000000000000000000000000110010 00000 0 1101 00000000000000000000000000000000 0100
# 40. MUL: -1 * 1 = -1
11111111111111111111111111111111 00000000000000000000000000000001 00000 0 1101 11111111111111111111111111111111 1000

# --- TESTS SUPPLEMENTAIRES ALEATOIRES ET LIMITES ---
# 41. ADC avec Max + Max
11111111111111111111111111111111 11111111111111111111111111111111 00000 0 0101 11111111111111111111111111111110 1010
# 42. AND avec bit de signe
10000000000000000000000000000000 10000000000000000000000000000000 00000 0 0000 10000000000000000000000000000000 1000
# 43. LSL 31
00000000000000000000000000000000 00000000000000000000000000000001 11111 0 0010 10000000000000000000000000000000 1000
# 44. CMP 0 - 1 (C=0)
00000000000000000000000000000001 00000000000000000000000000000000 00000 0 1010 11111111111111111111111111111111 1000
# 45. EOR 0xFF ^ 0
00000000000000000000000011111111 00000000000000000000000000000000 00000 0 0001 00000000000000000000000011111111 0000
# 46. MVN de Max
00000000000000000000000000000000 11111111111111111111111111111111 00000 0 1111 00000000000000000000000000000000 0100
# 47. RSB 0 - (-5) = 5
11111111111111111111111111111011 00000000000000000000000000000000 00000 0 1001 00000000000000000000000000000101 0000
# 48. ADD 10 + 10 = 20
00000000000000000000000000001010 00000000000000000000000000001010 00000 0 0101 00000000000000000000000000010100 0000
# 49. SUB (CMP) -1 - 0 = -1 (C=1)
00000000000000000000000000000000 11111111111111111111111111111111 00000 0 1010 11111111111111111111111111111111 1010
# 50. ORR tout 0
00000000000000000000000000000000 00000000000000000000000000000000 00000 0 1100 00000000000000000000000000000000 0100
# 51. BIC tout 1
11111111111111111111111111111111 11111111111111111111111111111111 00000 0 1110 00000000000000000000000000000000 0100
# 52. MUL par 0
10101010101010101010101010101010 00000000000000000000000000000000 00000 0 1101 00000000000000000000000000000000 0100
# 53. LSR 32 (Logisim sature souvent ou wrap, testons 31)
00000000000000000000000000000000 10000000000000000000000000000000 11111 0 0011 00000000000000000000000000000001 0000
# 54. ASR 31 de -1
00000000000000000000000000000000 11111111111111111111111111111111 11111 0 0100 11111111111111111111111111111111 1010
# 55. ROR 32 (devrait etre identite ou 0 selon implementation, ici testons 16)
00000000000000000000000000000000 11111111000000000000000000000000 10000 0 0111 00000000000000001111111100000000 0000
# 56. TST neg
10000000000000000000000000000000 10000000000000000000000000000000 00000 0 1000 10000000000000000000000000000000 1000
# 57. CMN -10 + 10 = 0
00000000000000000000000000001010 11111111111111111111111111110110 00000 0 1011 00000000000000000000000000000000 0110
# 58. AND pattern
01010101010101010101010101010101 10101010101010101010101010101010 00000 0 0000 00000000000000000000000000000000 0100
# 59. EOR pattern
01010101010101010101010101010101 10101010101010101010101010101010 00000 0 0001 11111111111111111111111111111111 1000
# 60. ADD petit
00000000000000000000000000000001 00000000000000000000000000000001 00000 0 0101 00000000000000000000000000000010 0000
# 61. SUB petit 2-1
00000000000000000000000000000001 00000000000000000000000000000010 00000 1 0110 00000000000000000000000000000001 0010
# 62. RSB petit 0-2
00000000000000000000000000000010 00000000000000000000000000000000 00000 0 1001 11111111111111111111111111111110 1000
# 63. MUL 10*10
00000000000000000000000000001010 00000000000000000000000000001010 00000 0 1101 00000000000000000000000001100100 0000
# 64. ORR 1 | 1
00000000000000000000000000000001 00000000000000000000000000000001 00000 0 1100 00000000000000000000000000000001 0000
# 65. AND 1 & 1
00000000000000000000000000000001 00000000000000000000000000000001 00000 0 0000 00000000000000000000000000000001 0000
# 66. LSL 0
00000000000000000000000000000000 00000000000000000000000000000001 00000 0 0010 00000000000000000000000000000001 0000
# 67. LSR 0
00000000000000000000000000000000 00000000000000000000000000000001 00000 0 0011 00000000000000000000000000000001 0000
# 68. ASR 0
00000000000000000000000000000000 11111111111111111111111111111111 00000 0 0100 11111111111111111111111111111111 1000
# 69. ROR 0
00000000000000000000000000000000 00000000000000000000000000000001 00000 0 0111 00000000000000000000000000000001 0000
# 70. ADC sans retenue
00000000000000000000000000000001 00000000000000000000000000000001 00000 0 0101 00000000000000000000000000000010 0000
# 71. SBC sans retenue
00000000000000000000000000000001 00000000000000000000000000000010 00000 1 0110 00000000000000000000000000000001 0000
# 72. CMP egal
00000000000000000000000000000001 00000000000000000000000000000001 00000 0 1010 00000000000000000000000000000000 0110
# 73. CMN egal oppose
11111111111111111111111111111111 00000000000000000000000000000001 00000 0 1011 00000000000000000000000000000000 0110
# 74. TST tout
11111111111111111111111111111111 11111111111111111111111111111111 00000 0 1000 11111111111111111111111111111111 1000
# 75. BIC tout
00000000000000000000000000000000 11111111111111111111111111111111 00000 0 1110 11111111111111111111111111111111 1000
# 76. MVN tout 1
00000000000000000000000000000000 11111111111111111111111111111111 00000 0 1111 00000000000000000000000000000000 0100
# 77. ADC 0+0+1
00000000000000000000000000000000 00000000000000000000000000000000 00000 1 0101 00000000000000000000000000000001 0000
# 78. SBC 0-0-1
00000000000000000000000000000000 00000000000000000000000000000000 00000 0 0110 11111111111111111111111111111111 1000
# 79. RSB 0-0
00000000000000000000000000000000 00000000000000000000000000000000 00000 0 1001 00000000000000000000000000000000 0110
# 80. MUL grand
00000000000000000000000000000010 01000000000000000000000000000000 00000 0 1101 10000000000000000000000000000000 1000
# 81. LSL overflow
00000000000000000000000000000000 10000000000000000000000000000000 00001 0 0010 00000000000000000000000000000000 0110
# 82. LSR underflow
00000000000000000000000000000000 00000000000000000000000000000001 00001 0 0011 00000000000000000000000000000000 0110
# 83. ASR sign keep
00000000000000000000000000000000 10000000000000000000000000000000 00001 0 0100 11000000000000000000000000000000 1000
# 84. ROR wrap
00000000000000000000000000000000 00000000000000000000000000000001 00001 0 0111 10000000000000000000000000000000 1010
# 85. AND 0
00000000000000000000000000000000 11111111111111111111111111111111 00000 0 0000 00000000000000000000000000000000 0100
# 86. ORR 1
11111111111111111111111111111111 00000000000000000000000000000000 00000 0 1100 11111111111111111111111111111111 1000
# 87. EOR 1
11111111111111111111111111111111 00000000000000000000000000000000 00000 0 0001 11111111111111111111111111111111 1000
# 88. BIC 0
00000000000000000000000000000000 11111111111111111111111111111111 00000 0 1110 11111111111111111111111111111111 1000
# 89. MVN 0
00000000000000000000000000000000 00000000000000000000000000000000 00000 0 1111 11111111111111111111111111111111 1000
# 90. TST 0
00000000000000000000000000000000 11111111111111111111111111111111 00000 0 1000 00000000000000000000000000000000 0100
# 91. ADD overflow unsigned
11111111111111111111111111111111 00000000000000000000000000000001 00000 0 0101 00000000000000000000000000000000 0110
# 92. SUB overflow unsigned
00000000000000000000000000000001 00000000000000000000000000000000 00000 1 0110 11111111111111111111111111111111 1000
# 93. RSB overflow unsigned
00000000000000000000000000000001 00000000000000000000000000000000 00000 0 1001 11111111111111111111111111111111 1000
# 94. CMP overflow unsigned
00000000000000000000000000000001 00000000000000000000000000000000 00000 0 1010 11111111111111111111111111111111 1000
# 95. CMN overflow unsigned
11111111111111111111111111111111 00000000000000000000000000000001 00000 0 1011 00000000000000000000000000000000 0110
# 96. LSL 1 avec 1
00000000000000000000000000000000 00000000000000000000000000000001 00001 0 0010 00000000000000000000000000000010 0000
# 97. LSR 1 avec 2
00000000000000000000000000000000 00000000000000000000000000000010 00001 0 0011 00000000000000000000000000000001 0000
# 98. ASR 1 avec -2
00000000000000000000000000000000 11111111111111111111111111111110 00001 0 0100 11111111111111111111111111111111 1000
# 99. ROR 1 avec 1
00000000000000000000000000000000 00000000000000000000000000000001 00001 0 0111 10000000000000000000000000000000 1010
# 100. MUL 1*1
00000000000000000000000000000001 00000000000000000000000000000001 00000 0 1101 00000000000000000000000000000001 0000
