
Twis_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000675c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080068ec  080068ec  000078ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006964  08006964  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006964  08006964  00007964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800696c  0800696c  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800696c  0800696c  0000796c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006970  08006970  00007970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006974  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008068  2**0
                  CONTENTS
 10 .bss          0000035c  20000068  20000068  00008068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003c4  200003c4  00008068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001445c  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003137  00000000  00000000  0001c4f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001128  00000000  00000000  0001f630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d66  00000000  00000000  00020758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cca5  00000000  00000000  000214be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018152  00000000  00000000  0003e163  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a638a  00000000  00000000  000562b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fc63f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004c68  00000000  00000000  000fc684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  001012ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080068d4 	.word	0x080068d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080068d4 	.word	0x080068d4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <StartRx>:
static uint8_t frame[FRAME_LEN];
static uint8_t idx = 0;
static uint32_t last_rx_ms = 0;

static void StartRx(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  (void)HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80005ec:	2201      	movs	r2, #1
 80005ee:	4903      	ldr	r1, [pc, #12]	@ (80005fc <StartRx+0x14>)
 80005f0:	4803      	ldr	r0, [pc, #12]	@ (8000600 <StartRx+0x18>)
 80005f2:	f004 fb70 	bl	8004cd6 <HAL_UART_Receive_IT>
}
 80005f6:	bf00      	nop
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	20000085 	.word	0x20000085
 8000600:	200001d4 	.word	0x200001d4

08000604 <Comm_Init>:

void Comm_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  idx = 0;
 8000608:	4b07      	ldr	r3, [pc, #28]	@ (8000628 <Comm_Init+0x24>)
 800060a:	2200      	movs	r2, #0
 800060c:	701a      	strb	r2, [r3, #0]
  g_keys_state = 0;
 800060e:	4b07      	ldr	r3, [pc, #28]	@ (800062c <Comm_Init+0x28>)
 8000610:	2200      	movs	r2, #0
 8000612:	701a      	strb	r2, [r3, #0]
  last_rx_ms = HAL_GetTick();
 8000614:	f001 f9d8 	bl	80019c8 <HAL_GetTick>
 8000618:	4603      	mov	r3, r0
 800061a:	4a05      	ldr	r2, [pc, #20]	@ (8000630 <Comm_Init+0x2c>)
 800061c:	6013      	str	r3, [r2, #0]
  StartRx();
 800061e:	f7ff ffe3 	bl	80005e8 <StartRx>
}
 8000622:	bf00      	nop
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	2000008b 	.word	0x2000008b
 800062c:	20000084 	.word	0x20000084
 8000630:	2000008c 	.word	0x2000008c

08000634 <HAL_UART_RxCpltCallback>:
{

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b084      	sub	sp, #16
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a2a      	ldr	r2, [pc, #168]	@ (80006ec <HAL_UART_RxCpltCallback+0xb8>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d14e      	bne.n	80006e4 <HAL_UART_RxCpltCallback+0xb0>

  uint8_t b = rx_byte;
 8000646:	4b2a      	ldr	r3, [pc, #168]	@ (80006f0 <HAL_UART_RxCpltCallback+0xbc>)
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	73fb      	strb	r3, [r7, #15]

  if (idx == 0) {
 800064c:	4b29      	ldr	r3, [pc, #164]	@ (80006f4 <HAL_UART_RxCpltCallback+0xc0>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d10d      	bne.n	8000670 <HAL_UART_RxCpltCallback+0x3c>
    if (b == START_BYTE) {
 8000654:	7bfb      	ldrb	r3, [r7, #15]
 8000656:	2bab      	cmp	r3, #171	@ 0xab
 8000658:	d141      	bne.n	80006de <HAL_UART_RxCpltCallback+0xaa>
      frame[idx++] = b;
 800065a:	4b26      	ldr	r3, [pc, #152]	@ (80006f4 <HAL_UART_RxCpltCallback+0xc0>)
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	1c5a      	adds	r2, r3, #1
 8000660:	b2d1      	uxtb	r1, r2
 8000662:	4a24      	ldr	r2, [pc, #144]	@ (80006f4 <HAL_UART_RxCpltCallback+0xc0>)
 8000664:	7011      	strb	r1, [r2, #0]
 8000666:	4619      	mov	r1, r3
 8000668:	4a23      	ldr	r2, [pc, #140]	@ (80006f8 <HAL_UART_RxCpltCallback+0xc4>)
 800066a:	7bfb      	ldrb	r3, [r7, #15]
 800066c:	5453      	strb	r3, [r2, r1]
 800066e:	e036      	b.n	80006de <HAL_UART_RxCpltCallback+0xaa>
    }
  } else {
    frame[idx++] = b;
 8000670:	4b20      	ldr	r3, [pc, #128]	@ (80006f4 <HAL_UART_RxCpltCallback+0xc0>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	1c5a      	adds	r2, r3, #1
 8000676:	b2d1      	uxtb	r1, r2
 8000678:	4a1e      	ldr	r2, [pc, #120]	@ (80006f4 <HAL_UART_RxCpltCallback+0xc0>)
 800067a:	7011      	strb	r1, [r2, #0]
 800067c:	4619      	mov	r1, r3
 800067e:	4a1e      	ldr	r2, [pc, #120]	@ (80006f8 <HAL_UART_RxCpltCallback+0xc4>)
 8000680:	7bfb      	ldrb	r3, [r7, #15]
 8000682:	5453      	strb	r3, [r2, r1]

    if (idx >= FRAME_LEN) {
 8000684:	4b1b      	ldr	r3, [pc, #108]	@ (80006f4 <HAL_UART_RxCpltCallback+0xc0>)
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	2b02      	cmp	r3, #2
 800068a:	d928      	bls.n	80006de <HAL_UART_RxCpltCallback+0xaa>
      uint8_t state = frame[1] & 0x3F;
 800068c:	4b1a      	ldr	r3, [pc, #104]	@ (80006f8 <HAL_UART_RxCpltCallback+0xc4>)
 800068e:	785b      	ldrb	r3, [r3, #1]
 8000690:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000694:	73bb      	strb	r3, [r7, #14]
      uint8_t chk   = frame[2];
 8000696:	4b18      	ldr	r3, [pc, #96]	@ (80006f8 <HAL_UART_RxCpltCallback+0xc4>)
 8000698:	789b      	ldrb	r3, [r3, #2]
 800069a:	737b      	strb	r3, [r7, #13]
      idx = 0;
 800069c:	4b15      	ldr	r3, [pc, #84]	@ (80006f4 <HAL_UART_RxCpltCallback+0xc0>)
 800069e:	2200      	movs	r2, #0
 80006a0:	701a      	strb	r2, [r3, #0]

      if (((uint8_t)(state ^ 0xFF)) == chk) {
 80006a2:	7bbb      	ldrb	r3, [r7, #14]
 80006a4:	43db      	mvns	r3, r3
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	7b7a      	ldrb	r2, [r7, #13]
 80006aa:	429a      	cmp	r2, r3
 80006ac:	d117      	bne.n	80006de <HAL_UART_RxCpltCallback+0xaa>
        g_keys_state = state;
 80006ae:	4a13      	ldr	r2, [pc, #76]	@ (80006fc <HAL_UART_RxCpltCallback+0xc8>)
 80006b0:	7bbb      	ldrb	r3, [r7, #14]
 80006b2:	7013      	strb	r3, [r2, #0]
        last_rx_ms = HAL_GetTick();
 80006b4:	f001 f988 	bl	80019c8 <HAL_GetTick>
 80006b8:	4603      	mov	r3, r0
 80006ba:	4a11      	ldr	r2, [pc, #68]	@ (8000700 <HAL_UART_RxCpltCallback+0xcc>)
 80006bc:	6013      	str	r3, [r2, #0]

        if (g_keys_state) {
 80006be:	4b0f      	ldr	r3, [pc, #60]	@ (80006fc <HAL_UART_RxCpltCallback+0xc8>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d005      	beq.n	80006d4 <HAL_UART_RxCpltCallback+0xa0>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80006c8:	2201      	movs	r2, #1
 80006ca:	2108      	movs	r1, #8
 80006cc:	480d      	ldr	r0, [pc, #52]	@ (8000704 <HAL_UART_RxCpltCallback+0xd0>)
 80006ce:	f001 fc87 	bl	8001fe0 <HAL_GPIO_WritePin>
 80006d2:	e004      	b.n	80006de <HAL_UART_RxCpltCallback+0xaa>
		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2108      	movs	r1, #8
 80006d8:	480a      	ldr	r0, [pc, #40]	@ (8000704 <HAL_UART_RxCpltCallback+0xd0>)
 80006da:	f001 fc81 	bl	8001fe0 <HAL_GPIO_WritePin>
		}
      }
    }
  }

  StartRx();
 80006de:	f7ff ff83 	bl	80005e8 <StartRx>
 80006e2:	e000      	b.n	80006e6 <HAL_UART_RxCpltCallback+0xb2>
  if (huart->Instance != USART1) return;
 80006e4:	bf00      	nop
}
 80006e6:	3710      	adds	r7, #16
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	40013800 	.word	0x40013800
 80006f0:	20000085 	.word	0x20000085
 80006f4:	2000008b 	.word	0x2000008b
 80006f8:	20000088 	.word	0x20000088
 80006fc:	20000084 	.word	0x20000084
 8000700:	2000008c 	.word	0x2000008c
 8000704:	48000400 	.word	0x48000400

08000708 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a06      	ldr	r2, [pc, #24]	@ (8000730 <HAL_UART_ErrorCallback+0x28>)
 8000716:	4293      	cmp	r3, r2
 8000718:	d105      	bne.n	8000726 <HAL_UART_ErrorCallback+0x1e>
  idx = 0;
 800071a:	4b06      	ldr	r3, [pc, #24]	@ (8000734 <HAL_UART_ErrorCallback+0x2c>)
 800071c:	2200      	movs	r2, #0
 800071e:	701a      	strb	r2, [r3, #0]
  StartRx();
 8000720:	f7ff ff62 	bl	80005e8 <StartRx>
 8000724:	e000      	b.n	8000728 <HAL_UART_ErrorCallback+0x20>
  if (huart->Instance != USART1) return;
 8000726:	bf00      	nop
}
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40013800 	.word	0x40013800
 8000734:	2000008b 	.word	0x2000008b

08000738 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b088      	sub	sp, #32
 800073c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073e:	f107 030c 	add.w	r3, r7, #12
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
 800074a:	60da      	str	r2, [r3, #12]
 800074c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800074e:	4b32      	ldr	r3, [pc, #200]	@ (8000818 <MX_GPIO_Init+0xe0>)
 8000750:	695b      	ldr	r3, [r3, #20]
 8000752:	4a31      	ldr	r2, [pc, #196]	@ (8000818 <MX_GPIO_Init+0xe0>)
 8000754:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000758:	6153      	str	r3, [r2, #20]
 800075a:	4b2f      	ldr	r3, [pc, #188]	@ (8000818 <MX_GPIO_Init+0xe0>)
 800075c:	695b      	ldr	r3, [r3, #20]
 800075e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000762:	60bb      	str	r3, [r7, #8]
 8000764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000766:	4b2c      	ldr	r3, [pc, #176]	@ (8000818 <MX_GPIO_Init+0xe0>)
 8000768:	695b      	ldr	r3, [r3, #20]
 800076a:	4a2b      	ldr	r2, [pc, #172]	@ (8000818 <MX_GPIO_Init+0xe0>)
 800076c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000770:	6153      	str	r3, [r2, #20]
 8000772:	4b29      	ldr	r3, [pc, #164]	@ (8000818 <MX_GPIO_Init+0xe0>)
 8000774:	695b      	ldr	r3, [r3, #20]
 8000776:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800077a:	607b      	str	r3, [r7, #4]
 800077c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_BRAKE_Pin|R_BRAKE_Pin, GPIO_PIN_SET);
 800077e:	2201      	movs	r2, #1
 8000780:	2124      	movs	r1, #36	@ 0x24
 8000782:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000786:	f001 fc2b 	bl	8001fe0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_DIR_Pin|R_DIR_Pin, GPIO_PIN_RESET);
 800078a:	2200      	movs	r2, #0
 800078c:	2118      	movs	r1, #24
 800078e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000792:	f001 fc25 	bl	8001fe0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_5, GPIO_PIN_RESET);
 8000796:	2200      	movs	r2, #0
 8000798:	2128      	movs	r1, #40	@ 0x28
 800079a:	4820      	ldr	r0, [pc, #128]	@ (800081c <MX_GPIO_Init+0xe4>)
 800079c:	f001 fc20 	bl	8001fe0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L_BRAKE_Pin R_BRAKE_Pin */
  GPIO_InitStruct.Pin = L_BRAKE_Pin|R_BRAKE_Pin;
 80007a0:	2324      	movs	r3, #36	@ 0x24
 80007a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80007a4:	2311      	movs	r3, #17
 80007a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a8:	2300      	movs	r3, #0
 80007aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ac:	2300      	movs	r3, #0
 80007ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b0:	f107 030c 	add.w	r3, r7, #12
 80007b4:	4619      	mov	r1, r3
 80007b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007ba:	f001 fa9f 	bl	8001cfc <HAL_GPIO_Init>

  /*Configure GPIO pins : L_DIR_Pin R_DIR_Pin */
  GPIO_InitStruct.Pin = L_DIR_Pin|R_DIR_Pin;
 80007be:	2318      	movs	r3, #24
 80007c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c2:	2301      	movs	r3, #1
 80007c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ce:	f107 030c 	add.w	r3, r7, #12
 80007d2:	4619      	mov	r1, r3
 80007d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007d8:	f001 fa90 	bl	8001cfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80007dc:	2328      	movs	r3, #40	@ 0x28
 80007de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e0:	2301      	movs	r3, #1
 80007e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e4:	2300      	movs	r3, #0
 80007e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e8:	2300      	movs	r3, #0
 80007ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ec:	f107 030c 	add.w	r3, r7, #12
 80007f0:	4619      	mov	r1, r3
 80007f2:	480a      	ldr	r0, [pc, #40]	@ (800081c <MX_GPIO_Init+0xe4>)
 80007f4:	f001 fa82 	bl	8001cfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80007f8:	2310      	movs	r3, #16
 80007fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007fc:	2303      	movs	r3, #3
 80007fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000800:	2300      	movs	r3, #0
 8000802:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000804:	f107 030c 	add.w	r3, r7, #12
 8000808:	4619      	mov	r1, r3
 800080a:	4804      	ldr	r0, [pc, #16]	@ (800081c <MX_GPIO_Init+0xe4>)
 800080c:	f001 fa76 	bl	8001cfc <HAL_GPIO_Init>

}
 8000810:	bf00      	nop
 8000812:	3720      	adds	r7, #32
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	40021000 	.word	0x40021000
 800081c:	48000400 	.word	0x48000400

08000820 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000824:	4b1b      	ldr	r3, [pc, #108]	@ (8000894 <MX_I2C1_Init+0x74>)
 8000826:	4a1c      	ldr	r2, [pc, #112]	@ (8000898 <MX_I2C1_Init+0x78>)
 8000828:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 800082a:	4b1a      	ldr	r3, [pc, #104]	@ (8000894 <MX_I2C1_Init+0x74>)
 800082c:	4a1b      	ldr	r2, [pc, #108]	@ (800089c <MX_I2C1_Init+0x7c>)
 800082e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000830:	4b18      	ldr	r3, [pc, #96]	@ (8000894 <MX_I2C1_Init+0x74>)
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000836:	4b17      	ldr	r3, [pc, #92]	@ (8000894 <MX_I2C1_Init+0x74>)
 8000838:	2201      	movs	r2, #1
 800083a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800083c:	4b15      	ldr	r3, [pc, #84]	@ (8000894 <MX_I2C1_Init+0x74>)
 800083e:	2200      	movs	r2, #0
 8000840:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000842:	4b14      	ldr	r3, [pc, #80]	@ (8000894 <MX_I2C1_Init+0x74>)
 8000844:	2200      	movs	r2, #0
 8000846:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000848:	4b12      	ldr	r3, [pc, #72]	@ (8000894 <MX_I2C1_Init+0x74>)
 800084a:	2200      	movs	r2, #0
 800084c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800084e:	4b11      	ldr	r3, [pc, #68]	@ (8000894 <MX_I2C1_Init+0x74>)
 8000850:	2200      	movs	r2, #0
 8000852:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000854:	4b0f      	ldr	r3, [pc, #60]	@ (8000894 <MX_I2C1_Init+0x74>)
 8000856:	2200      	movs	r2, #0
 8000858:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800085a:	480e      	ldr	r0, [pc, #56]	@ (8000894 <MX_I2C1_Init+0x74>)
 800085c:	f001 fbd8 	bl	8002010 <HAL_I2C_Init>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000866:	f000 f93c 	bl	8000ae2 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800086a:	2100      	movs	r1, #0
 800086c:	4809      	ldr	r0, [pc, #36]	@ (8000894 <MX_I2C1_Init+0x74>)
 800086e:	f001 fc6a 	bl	8002146 <HAL_I2CEx_ConfigAnalogFilter>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000878:	f000 f933 	bl	8000ae2 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800087c:	2100      	movs	r1, #0
 800087e:	4805      	ldr	r0, [pc, #20]	@ (8000894 <MX_I2C1_Init+0x74>)
 8000880:	f001 fcac 	bl	80021dc <HAL_I2CEx_ConfigDigitalFilter>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800088a:	f000 f92a 	bl	8000ae2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800088e:	bf00      	nop
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	20000090 	.word	0x20000090
 8000898:	40005400 	.word	0x40005400
 800089c:	00201d2b 	.word	0x00201d2b

080008a0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08a      	sub	sp, #40	@ 0x28
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a8:	f107 0314 	add.w	r3, r7, #20
 80008ac:	2200      	movs	r2, #0
 80008ae:	601a      	str	r2, [r3, #0]
 80008b0:	605a      	str	r2, [r3, #4]
 80008b2:	609a      	str	r2, [r3, #8]
 80008b4:	60da      	str	r2, [r3, #12]
 80008b6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a17      	ldr	r2, [pc, #92]	@ (800091c <HAL_I2C_MspInit+0x7c>)
 80008be:	4293      	cmp	r3, r2
 80008c0:	d127      	bne.n	8000912 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c2:	4b17      	ldr	r3, [pc, #92]	@ (8000920 <HAL_I2C_MspInit+0x80>)
 80008c4:	695b      	ldr	r3, [r3, #20]
 80008c6:	4a16      	ldr	r2, [pc, #88]	@ (8000920 <HAL_I2C_MspInit+0x80>)
 80008c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80008cc:	6153      	str	r3, [r2, #20]
 80008ce:	4b14      	ldr	r3, [pc, #80]	@ (8000920 <HAL_I2C_MspInit+0x80>)
 80008d0:	695b      	ldr	r3, [r3, #20]
 80008d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80008d6:	613b      	str	r3, [r7, #16]
 80008d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80008da:	23c0      	movs	r3, #192	@ 0xc0
 80008dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008de:	2312      	movs	r3, #18
 80008e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008e6:	2303      	movs	r3, #3
 80008e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008ea:	2304      	movs	r3, #4
 80008ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ee:	f107 0314 	add.w	r3, r7, #20
 80008f2:	4619      	mov	r1, r3
 80008f4:	480b      	ldr	r0, [pc, #44]	@ (8000924 <HAL_I2C_MspInit+0x84>)
 80008f6:	f001 fa01 	bl	8001cfc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008fa:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <HAL_I2C_MspInit+0x80>)
 80008fc:	69db      	ldr	r3, [r3, #28]
 80008fe:	4a08      	ldr	r2, [pc, #32]	@ (8000920 <HAL_I2C_MspInit+0x80>)
 8000900:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000904:	61d3      	str	r3, [r2, #28]
 8000906:	4b06      	ldr	r3, [pc, #24]	@ (8000920 <HAL_I2C_MspInit+0x80>)
 8000908:	69db      	ldr	r3, [r3, #28]
 800090a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800090e:	60fb      	str	r3, [r7, #12]
 8000910:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000912:	bf00      	nop
 8000914:	3728      	adds	r7, #40	@ 0x28
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	40005400 	.word	0x40005400
 8000920:	40021000 	.word	0x40021000
 8000924:	48000400 	.word	0x48000400

08000928 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b094      	sub	sp, #80	@ 0x50
 800092c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800092e:	f000 fff1 	bl	8001914 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000932:	f000 f879 	bl	8000a28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000936:	f7ff feff 	bl	8000738 <MX_GPIO_Init>
  MX_TIM3_Init();
 800093a:	f000 fa49 	bl	8000dd0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800093e:	f000 fb5f 	bl	8001000 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000942:	f000 f9cf 	bl	8000ce4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000946:	f7ff ff6b 	bl	8000820 <MX_I2C1_Init>
  MX_TIM1_Init();
 800094a:	f000 f977 	bl	8000c3c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  Comm_Init();
 800094e:	f7ff fe59 	bl	8000604 <Comm_Init>

  Motors_Init();
 8000952:	f000 fd49 	bl	80013e8 <Motors_Init>

  Ultrasonic_Init(&htim1);
 8000956:	482a      	ldr	r0, [pc, #168]	@ (8000a00 <main+0xd8>)
 8000958:	f000 ff98 	bl	800188c <Ultrasonic_Init>
  last_tel_ms = HAL_GetTick();
 800095c:	f001 f834 	bl	80019c8 <HAL_GetTick>
 8000960:	4603      	mov	r3, r0
 8000962:	4a28      	ldr	r2, [pc, #160]	@ (8000a04 <main+0xdc>)
 8000964:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	Motors_Control(g_keys_state);
 8000966:	4b28      	ldr	r3, [pc, #160]	@ (8000a08 <main+0xe0>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	b2db      	uxtb	r3, r3
 800096c:	4618      	mov	r0, r3
 800096e:	f000 ff25 	bl	80017bc <Motors_Control>

	// distance = Ultrasonic_ReadDistanceM();

    static uint32_t seed = 123456789u;
    seed = seed * 1664525u + 1013904223u;
 8000972:	4b26      	ldr	r3, [pc, #152]	@ (8000a0c <main+0xe4>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4a26      	ldr	r2, [pc, #152]	@ (8000a10 <main+0xe8>)
 8000978:	fb03 f202 	mul.w	r2, r3, r2
 800097c:	4b25      	ldr	r3, [pc, #148]	@ (8000a14 <main+0xec>)
 800097e:	4413      	add	r3, r2
 8000980:	4a22      	ldr	r2, [pc, #136]	@ (8000a0c <main+0xe4>)
 8000982:	6013      	str	r3, [r2, #0]
    float u = (seed >> 8) * (1.0f / 16777216.0f);
 8000984:	4b21      	ldr	r3, [pc, #132]	@ (8000a0c <main+0xe4>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	0a1b      	lsrs	r3, r3, #8
 800098a:	ee07 3a90 	vmov	s15, r3
 800098e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000992:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000a18 <main+0xf0>
 8000996:	ee67 7a87 	vmul.f32	s15, s15, s14
 800099a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    distance = (u * 20.0f) - 10.0f;
 800099e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80009a2:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80009a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80009aa:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80009ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80009b2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a1c <main+0xf4>)
 80009b4:	edc3 7a00 	vstr	s15, [r3]

	// posielaj distance 10x za sekundu (100 ms)
	if (HAL_GetTick() - last_tel_ms >= 100)
 80009b8:	f001 f806 	bl	80019c8 <HAL_GetTick>
 80009bc:	4602      	mov	r2, r0
 80009be:	4b11      	ldr	r3, [pc, #68]	@ (8000a04 <main+0xdc>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	1ad3      	subs	r3, r2, r3
 80009c4:	2b63      	cmp	r3, #99	@ 0x63
 80009c6:	d9ce      	bls.n	8000966 <main+0x3e>
	{
	  last_tel_ms = HAL_GetTick();
 80009c8:	f000 fffe 	bl	80019c8 <HAL_GetTick>
 80009cc:	4603      	mov	r3, r0
 80009ce:	4a0d      	ldr	r2, [pc, #52]	@ (8000a04 <main+0xdc>)
 80009d0:	6013      	str	r3, [r2, #0]

	  char msg[64];
	  int n = snprintf(msg, sizeof(msg), "dist=%.2f\n", distance);
 80009d2:	4b12      	ldr	r3, [pc, #72]	@ (8000a1c <main+0xf4>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4618      	mov	r0, r3
 80009d8:	f7ff fdae 	bl	8000538 <__aeabi_f2d>
 80009dc:	4602      	mov	r2, r0
 80009de:	460b      	mov	r3, r1
 80009e0:	4638      	mov	r0, r7
 80009e2:	e9cd 2300 	strd	r2, r3, [sp]
 80009e6:	4a0e      	ldr	r2, [pc, #56]	@ (8000a20 <main+0xf8>)
 80009e8:	2140      	movs	r1, #64	@ 0x40
 80009ea:	f005 fabf 	bl	8005f6c <sniprintf>
 80009ee:	6438      	str	r0, [r7, #64]	@ 0x40

	  // jednoduchý blocking TX (stačí pri 10Hz)
	  HAL_UART_Transmit(&huart1, (uint8_t*)msg, (uint16_t)n, 50);
 80009f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80009f2:	b29a      	uxth	r2, r3
 80009f4:	4639      	mov	r1, r7
 80009f6:	2332      	movs	r3, #50	@ 0x32
 80009f8:	480a      	ldr	r0, [pc, #40]	@ (8000a24 <main+0xfc>)
 80009fa:	f004 f8e3 	bl	8004bc4 <HAL_UART_Transmit>
  {
 80009fe:	e7b2      	b.n	8000966 <main+0x3e>
 8000a00:	200000f0 	.word	0x200000f0
 8000a04:	200000e8 	.word	0x200000e8
 8000a08:	20000084 	.word	0x20000084
 8000a0c:	20000000 	.word	0x20000000
 8000a10:	0019660d 	.word	0x0019660d
 8000a14:	3c6ef35f 	.word	0x3c6ef35f
 8000a18:	33800000 	.word	0x33800000
 8000a1c:	200000e4 	.word	0x200000e4
 8000a20:	080068ec 	.word	0x080068ec
 8000a24:	200001d4 	.word	0x200001d4

08000a28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b096      	sub	sp, #88	@ 0x58
 8000a2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a2e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a32:	2228      	movs	r2, #40	@ 0x28
 8000a34:	2100      	movs	r1, #0
 8000a36:	4618      	mov	r0, r3
 8000a38:	f005 face 	bl	8005fd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a3c:	f107 031c 	add.w	r3, r7, #28
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	605a      	str	r2, [r3, #4]
 8000a46:	609a      	str	r2, [r3, #8]
 8000a48:	60da      	str	r2, [r3, #12]
 8000a4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a4c:	1d3b      	adds	r3, r7, #4
 8000a4e:	2200      	movs	r2, #0
 8000a50:	601a      	str	r2, [r3, #0]
 8000a52:	605a      	str	r2, [r3, #4]
 8000a54:	609a      	str	r2, [r3, #8]
 8000a56:	60da      	str	r2, [r3, #12]
 8000a58:	611a      	str	r2, [r3, #16]
 8000a5a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a60:	2301      	movs	r3, #1
 8000a62:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a64:	2310      	movs	r3, #16
 8000a66:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000a70:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000a74:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a76:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f001 fbfa 	bl	8002274 <HAL_RCC_OscConfig>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000a86:	f000 f82c 	bl	8000ae2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a8a:	230f      	movs	r3, #15
 8000a8c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a8e:	2302      	movs	r3, #2
 8000a90:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000a92:	2380      	movs	r3, #128	@ 0x80
 8000a94:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000aa0:	f107 031c 	add.w	r3, r7, #28
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f002 fbf2 	bl	8003290 <HAL_RCC_ClockConfig>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000ab2:	f000 f816 	bl	8000ae2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8000ab6:	f241 0321 	movw	r3, #4129	@ 0x1021
 8000aba:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000abc:	2300      	movs	r3, #0
 8000abe:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	4618      	mov	r0, r3
 8000acc:	f002 fe24 	bl	8003718 <HAL_RCCEx_PeriphCLKConfig>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000ad6:	f000 f804 	bl	8000ae2 <Error_Handler>
  }
}
 8000ada:	bf00      	nop
 8000adc:	3758      	adds	r7, #88	@ 0x58
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ae2:	b480      	push	{r7}
 8000ae4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ae6:	b672      	cpsid	i
}
 8000ae8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aea:	bf00      	nop
 8000aec:	e7fd      	b.n	8000aea <Error_Handler+0x8>
	...

08000af0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000af6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b34 <HAL_MspInit+0x44>)
 8000af8:	699b      	ldr	r3, [r3, #24]
 8000afa:	4a0e      	ldr	r2, [pc, #56]	@ (8000b34 <HAL_MspInit+0x44>)
 8000afc:	f043 0301 	orr.w	r3, r3, #1
 8000b00:	6193      	str	r3, [r2, #24]
 8000b02:	4b0c      	ldr	r3, [pc, #48]	@ (8000b34 <HAL_MspInit+0x44>)
 8000b04:	699b      	ldr	r3, [r3, #24]
 8000b06:	f003 0301 	and.w	r3, r3, #1
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b0e:	4b09      	ldr	r3, [pc, #36]	@ (8000b34 <HAL_MspInit+0x44>)
 8000b10:	69db      	ldr	r3, [r3, #28]
 8000b12:	4a08      	ldr	r2, [pc, #32]	@ (8000b34 <HAL_MspInit+0x44>)
 8000b14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b18:	61d3      	str	r3, [r2, #28]
 8000b1a:	4b06      	ldr	r3, [pc, #24]	@ (8000b34 <HAL_MspInit+0x44>)
 8000b1c:	69db      	ldr	r3, [r3, #28]
 8000b1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b22:	603b      	str	r3, [r7, #0]
 8000b24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b26:	bf00      	nop
 8000b28:	370c      	adds	r7, #12
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40021000 	.word	0x40021000

08000b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <NMI_Handler+0x4>

08000b40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <HardFault_Handler+0x4>

08000b48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b4c:	bf00      	nop
 8000b4e:	e7fd      	b.n	8000b4c <MemManage_Handler+0x4>

08000b50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <BusFault_Handler+0x4>

08000b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <UsageFault_Handler+0x4>

08000b60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr

08000b6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr

08000b7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b8e:	f000 ff07 	bl	80019a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
	...

08000b98 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b9c:	4802      	ldr	r0, [pc, #8]	@ (8000ba8 <USART1_IRQHandler+0x10>)
 8000b9e:	f004 f8df 	bl	8004d60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	200001d4 	.word	0x200001d4

08000bac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bb4:	4a14      	ldr	r2, [pc, #80]	@ (8000c08 <_sbrk+0x5c>)
 8000bb6:	4b15      	ldr	r3, [pc, #84]	@ (8000c0c <_sbrk+0x60>)
 8000bb8:	1ad3      	subs	r3, r2, r3
 8000bba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bc0:	4b13      	ldr	r3, [pc, #76]	@ (8000c10 <_sbrk+0x64>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d102      	bne.n	8000bce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bc8:	4b11      	ldr	r3, [pc, #68]	@ (8000c10 <_sbrk+0x64>)
 8000bca:	4a12      	ldr	r2, [pc, #72]	@ (8000c14 <_sbrk+0x68>)
 8000bcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bce:	4b10      	ldr	r3, [pc, #64]	@ (8000c10 <_sbrk+0x64>)
 8000bd0:	681a      	ldr	r2, [r3, #0]
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4413      	add	r3, r2
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d207      	bcs.n	8000bec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bdc:	f005 fa04 	bl	8005fe8 <__errno>
 8000be0:	4603      	mov	r3, r0
 8000be2:	220c      	movs	r2, #12
 8000be4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000be6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bea:	e009      	b.n	8000c00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bec:	4b08      	ldr	r3, [pc, #32]	@ (8000c10 <_sbrk+0x64>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bf2:	4b07      	ldr	r3, [pc, #28]	@ (8000c10 <_sbrk+0x64>)
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	4413      	add	r3, r2
 8000bfa:	4a05      	ldr	r2, [pc, #20]	@ (8000c10 <_sbrk+0x64>)
 8000bfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bfe:	68fb      	ldr	r3, [r7, #12]
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	3718      	adds	r7, #24
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	20003000 	.word	0x20003000
 8000c0c:	00000400 	.word	0x00000400
 8000c10:	200000ec 	.word	0x200000ec
 8000c14:	200003c8 	.word	0x200003c8

08000c18 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c1c:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <SystemInit+0x20>)
 8000c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c22:	4a05      	ldr	r2, [pc, #20]	@ (8000c38 <SystemInit+0x20>)
 8000c24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c2c:	bf00      	nop
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	e000ed00 	.word	0xe000ed00

08000c3c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b088      	sub	sp, #32
 8000c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c42:	f107 0310 	add.w	r3, r7, #16
 8000c46:	2200      	movs	r2, #0
 8000c48:	601a      	str	r2, [r3, #0]
 8000c4a:	605a      	str	r2, [r3, #4]
 8000c4c:	609a      	str	r2, [r3, #8]
 8000c4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
 8000c56:	605a      	str	r2, [r3, #4]
 8000c58:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c5a:	4b20      	ldr	r3, [pc, #128]	@ (8000cdc <MX_TIM1_Init+0xa0>)
 8000c5c:	4a20      	ldr	r2, [pc, #128]	@ (8000ce0 <MX_TIM1_Init+0xa4>)
 8000c5e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8000c60:	4b1e      	ldr	r3, [pc, #120]	@ (8000cdc <MX_TIM1_Init+0xa0>)
 8000c62:	2247      	movs	r2, #71	@ 0x47
 8000c64:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c66:	4b1d      	ldr	r3, [pc, #116]	@ (8000cdc <MX_TIM1_Init+0xa0>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000c6c:	4b1b      	ldr	r3, [pc, #108]	@ (8000cdc <MX_TIM1_Init+0xa0>)
 8000c6e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c72:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c74:	4b19      	ldr	r3, [pc, #100]	@ (8000cdc <MX_TIM1_Init+0xa0>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c7a:	4b18      	ldr	r3, [pc, #96]	@ (8000cdc <MX_TIM1_Init+0xa0>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c80:	4b16      	ldr	r3, [pc, #88]	@ (8000cdc <MX_TIM1_Init+0xa0>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c86:	4815      	ldr	r0, [pc, #84]	@ (8000cdc <MX_TIM1_Init+0xa0>)
 8000c88:	f002 fe6a 	bl	8003960 <HAL_TIM_Base_Init>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000c92:	f7ff ff26 	bl	8000ae2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c9a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c9c:	f107 0310 	add.w	r3, r7, #16
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	480e      	ldr	r0, [pc, #56]	@ (8000cdc <MX_TIM1_Init+0xa0>)
 8000ca4:	f003 fa1f 	bl	80040e6 <HAL_TIM_ConfigClockSource>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000cae:	f7ff ff18 	bl	8000ae2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000cbe:	1d3b      	adds	r3, r7, #4
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4806      	ldr	r0, [pc, #24]	@ (8000cdc <MX_TIM1_Init+0xa0>)
 8000cc4:	f003 fec2 	bl	8004a4c <HAL_TIMEx_MasterConfigSynchronization>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000cce:	f7ff ff08 	bl	8000ae2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000cd2:	bf00      	nop
 8000cd4:	3720      	adds	r7, #32
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	200000f0 	.word	0x200000f0
 8000ce0:	40012c00 	.word	0x40012c00

08000ce4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b08e      	sub	sp, #56	@ 0x38
 8000ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	605a      	str	r2, [r3, #4]
 8000cf4:	609a      	str	r2, [r3, #8]
 8000cf6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cf8:	f107 031c 	add.w	r3, r7, #28
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d04:	463b      	mov	r3, r7
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	605a      	str	r2, [r3, #4]
 8000d0c:	609a      	str	r2, [r3, #8]
 8000d0e:	60da      	str	r2, [r3, #12]
 8000d10:	611a      	str	r2, [r3, #16]
 8000d12:	615a      	str	r2, [r3, #20]
 8000d14:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d16:	4b2d      	ldr	r3, [pc, #180]	@ (8000dcc <MX_TIM2_Init+0xe8>)
 8000d18:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d1c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000d1e:	4b2b      	ldr	r3, [pc, #172]	@ (8000dcc <MX_TIM2_Init+0xe8>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d24:	4b29      	ldr	r3, [pc, #164]	@ (8000dcc <MX_TIM2_Init+0xe8>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000d2a:	4b28      	ldr	r3, [pc, #160]	@ (8000dcc <MX_TIM2_Init+0xe8>)
 8000d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d30:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d32:	4b26      	ldr	r3, [pc, #152]	@ (8000dcc <MX_TIM2_Init+0xe8>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d38:	4b24      	ldr	r3, [pc, #144]	@ (8000dcc <MX_TIM2_Init+0xe8>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d3e:	4823      	ldr	r0, [pc, #140]	@ (8000dcc <MX_TIM2_Init+0xe8>)
 8000d40:	f002 fe0e 	bl	8003960 <HAL_TIM_Base_Init>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000d4a:	f7ff feca 	bl	8000ae2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d52:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d54:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d58:	4619      	mov	r1, r3
 8000d5a:	481c      	ldr	r0, [pc, #112]	@ (8000dcc <MX_TIM2_Init+0xe8>)
 8000d5c:	f003 f9c3 	bl	80040e6 <HAL_TIM_ConfigClockSource>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000d66:	f7ff febc 	bl	8000ae2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d6a:	4818      	ldr	r0, [pc, #96]	@ (8000dcc <MX_TIM2_Init+0xe8>)
 8000d6c:	f002 fea4 	bl	8003ab8 <HAL_TIM_PWM_Init>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000d76:	f7ff feb4 	bl	8000ae2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d82:	f107 031c 	add.w	r3, r7, #28
 8000d86:	4619      	mov	r1, r3
 8000d88:	4810      	ldr	r0, [pc, #64]	@ (8000dcc <MX_TIM2_Init+0xe8>)
 8000d8a:	f003 fe5f 	bl	8004a4c <HAL_TIMEx_MasterConfigSynchronization>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000d94:	f7ff fea5 	bl	8000ae2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d98:	2360      	movs	r3, #96	@ 0x60
 8000d9a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000da0:	2300      	movs	r3, #0
 8000da2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000da4:	2300      	movs	r3, #0
 8000da6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000da8:	463b      	mov	r3, r7
 8000daa:	2200      	movs	r2, #0
 8000dac:	4619      	mov	r1, r3
 8000dae:	4807      	ldr	r0, [pc, #28]	@ (8000dcc <MX_TIM2_Init+0xe8>)
 8000db0:	f003 f85e 	bl	8003e70 <HAL_TIM_PWM_ConfigChannel>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000dba:	f7ff fe92 	bl	8000ae2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000dbe:	4803      	ldr	r0, [pc, #12]	@ (8000dcc <MX_TIM2_Init+0xe8>)
 8000dc0:	f000 f8c4 	bl	8000f4c <HAL_TIM_MspPostInit>

}
 8000dc4:	bf00      	nop
 8000dc6:	3738      	adds	r7, #56	@ 0x38
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	2000013c 	.word	0x2000013c

08000dd0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b08e      	sub	sp, #56	@ 0x38
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dd6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	605a      	str	r2, [r3, #4]
 8000de0:	609a      	str	r2, [r3, #8]
 8000de2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000de4:	f107 031c 	add.w	r3, r7, #28
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000df0:	463b      	mov	r3, r7
 8000df2:	2200      	movs	r2, #0
 8000df4:	601a      	str	r2, [r3, #0]
 8000df6:	605a      	str	r2, [r3, #4]
 8000df8:	609a      	str	r2, [r3, #8]
 8000dfa:	60da      	str	r2, [r3, #12]
 8000dfc:	611a      	str	r2, [r3, #16]
 8000dfe:	615a      	str	r2, [r3, #20]
 8000e00:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e02:	4b2d      	ldr	r3, [pc, #180]	@ (8000eb8 <MX_TIM3_Init+0xe8>)
 8000e04:	4a2d      	ldr	r2, [pc, #180]	@ (8000ebc <MX_TIM3_Init+0xec>)
 8000e06:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000e08:	4b2b      	ldr	r3, [pc, #172]	@ (8000eb8 <MX_TIM3_Init+0xe8>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e0e:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb8 <MX_TIM3_Init+0xe8>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000e14:	4b28      	ldr	r3, [pc, #160]	@ (8000eb8 <MX_TIM3_Init+0xe8>)
 8000e16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e1a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e1c:	4b26      	ldr	r3, [pc, #152]	@ (8000eb8 <MX_TIM3_Init+0xe8>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e22:	4b25      	ldr	r3, [pc, #148]	@ (8000eb8 <MX_TIM3_Init+0xe8>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e28:	4823      	ldr	r0, [pc, #140]	@ (8000eb8 <MX_TIM3_Init+0xe8>)
 8000e2a:	f002 fd99 	bl	8003960 <HAL_TIM_Base_Init>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000e34:	f7ff fe55 	bl	8000ae2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e3e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e42:	4619      	mov	r1, r3
 8000e44:	481c      	ldr	r0, [pc, #112]	@ (8000eb8 <MX_TIM3_Init+0xe8>)
 8000e46:	f003 f94e 	bl	80040e6 <HAL_TIM_ConfigClockSource>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000e50:	f7ff fe47 	bl	8000ae2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e54:	4818      	ldr	r0, [pc, #96]	@ (8000eb8 <MX_TIM3_Init+0xe8>)
 8000e56:	f002 fe2f 	bl	8003ab8 <HAL_TIM_PWM_Init>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000e60:	f7ff fe3f 	bl	8000ae2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e64:	2300      	movs	r3, #0
 8000e66:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e6c:	f107 031c 	add.w	r3, r7, #28
 8000e70:	4619      	mov	r1, r3
 8000e72:	4811      	ldr	r0, [pc, #68]	@ (8000eb8 <MX_TIM3_Init+0xe8>)
 8000e74:	f003 fdea 	bl	8004a4c <HAL_TIMEx_MasterConfigSynchronization>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000e7e:	f7ff fe30 	bl	8000ae2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e82:	2360      	movs	r3, #96	@ 0x60
 8000e84:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e92:	463b      	mov	r3, r7
 8000e94:	2204      	movs	r2, #4
 8000e96:	4619      	mov	r1, r3
 8000e98:	4807      	ldr	r0, [pc, #28]	@ (8000eb8 <MX_TIM3_Init+0xe8>)
 8000e9a:	f002 ffe9 	bl	8003e70 <HAL_TIM_PWM_ConfigChannel>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000ea4:	f7ff fe1d 	bl	8000ae2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000ea8:	4803      	ldr	r0, [pc, #12]	@ (8000eb8 <MX_TIM3_Init+0xe8>)
 8000eaa:	f000 f84f 	bl	8000f4c <HAL_TIM_MspPostInit>

}
 8000eae:	bf00      	nop
 8000eb0:	3738      	adds	r7, #56	@ 0x38
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20000188 	.word	0x20000188
 8000ebc:	40000400 	.word	0x40000400

08000ec0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b087      	sub	sp, #28
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a1c      	ldr	r2, [pc, #112]	@ (8000f40 <HAL_TIM_Base_MspInit+0x80>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d10c      	bne.n	8000eec <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ed2:	4b1c      	ldr	r3, [pc, #112]	@ (8000f44 <HAL_TIM_Base_MspInit+0x84>)
 8000ed4:	699b      	ldr	r3, [r3, #24]
 8000ed6:	4a1b      	ldr	r2, [pc, #108]	@ (8000f44 <HAL_TIM_Base_MspInit+0x84>)
 8000ed8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000edc:	6193      	str	r3, [r2, #24]
 8000ede:	4b19      	ldr	r3, [pc, #100]	@ (8000f44 <HAL_TIM_Base_MspInit+0x84>)
 8000ee0:	699b      	ldr	r3, [r3, #24]
 8000ee2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000ee6:	617b      	str	r3, [r7, #20]
 8000ee8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000eea:	e022      	b.n	8000f32 <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM2)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ef4:	d10c      	bne.n	8000f10 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ef6:	4b13      	ldr	r3, [pc, #76]	@ (8000f44 <HAL_TIM_Base_MspInit+0x84>)
 8000ef8:	69db      	ldr	r3, [r3, #28]
 8000efa:	4a12      	ldr	r2, [pc, #72]	@ (8000f44 <HAL_TIM_Base_MspInit+0x84>)
 8000efc:	f043 0301 	orr.w	r3, r3, #1
 8000f00:	61d3      	str	r3, [r2, #28]
 8000f02:	4b10      	ldr	r3, [pc, #64]	@ (8000f44 <HAL_TIM_Base_MspInit+0x84>)
 8000f04:	69db      	ldr	r3, [r3, #28]
 8000f06:	f003 0301 	and.w	r3, r3, #1
 8000f0a:	613b      	str	r3, [r7, #16]
 8000f0c:	693b      	ldr	r3, [r7, #16]
}
 8000f0e:	e010      	b.n	8000f32 <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM3)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a0c      	ldr	r2, [pc, #48]	@ (8000f48 <HAL_TIM_Base_MspInit+0x88>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d10b      	bne.n	8000f32 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f44 <HAL_TIM_Base_MspInit+0x84>)
 8000f1c:	69db      	ldr	r3, [r3, #28]
 8000f1e:	4a09      	ldr	r2, [pc, #36]	@ (8000f44 <HAL_TIM_Base_MspInit+0x84>)
 8000f20:	f043 0302 	orr.w	r3, r3, #2
 8000f24:	61d3      	str	r3, [r2, #28]
 8000f26:	4b07      	ldr	r3, [pc, #28]	@ (8000f44 <HAL_TIM_Base_MspInit+0x84>)
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
}
 8000f32:	bf00      	nop
 8000f34:	371c      	adds	r7, #28
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	40012c00 	.word	0x40012c00
 8000f44:	40021000 	.word	0x40021000
 8000f48:	40000400 	.word	0x40000400

08000f4c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08a      	sub	sp, #40	@ 0x28
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
 8000f62:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f6c:	d11d      	bne.n	8000faa <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f6e:	4b22      	ldr	r3, [pc, #136]	@ (8000ff8 <HAL_TIM_MspPostInit+0xac>)
 8000f70:	695b      	ldr	r3, [r3, #20]
 8000f72:	4a21      	ldr	r2, [pc, #132]	@ (8000ff8 <HAL_TIM_MspPostInit+0xac>)
 8000f74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f78:	6153      	str	r3, [r2, #20]
 8000f7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff8 <HAL_TIM_MspPostInit+0xac>)
 8000f7c:	695b      	ldr	r3, [r3, #20]
 8000f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f82:	613b      	str	r3, [r7, #16]
 8000f84:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = L_PWM_Pin;
 8000f86:	2301      	movs	r3, #1
 8000f88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8a:	2302      	movs	r3, #2
 8000f8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f92:	2300      	movs	r3, #0
 8000f94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000f96:	2301      	movs	r3, #1
 8000f98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L_PWM_GPIO_Port, &GPIO_InitStruct);
 8000f9a:	f107 0314 	add.w	r3, r7, #20
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fa4:	f000 feaa 	bl	8001cfc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000fa8:	e021      	b.n	8000fee <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM3)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a13      	ldr	r2, [pc, #76]	@ (8000ffc <HAL_TIM_MspPostInit+0xb0>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d11c      	bne.n	8000fee <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb4:	4b10      	ldr	r3, [pc, #64]	@ (8000ff8 <HAL_TIM_MspPostInit+0xac>)
 8000fb6:	695b      	ldr	r3, [r3, #20]
 8000fb8:	4a0f      	ldr	r2, [pc, #60]	@ (8000ff8 <HAL_TIM_MspPostInit+0xac>)
 8000fba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fbe:	6153      	str	r3, [r2, #20]
 8000fc0:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff8 <HAL_TIM_MspPostInit+0xac>)
 8000fc2:	695b      	ldr	r3, [r3, #20]
 8000fc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fc8:	60fb      	str	r3, [r7, #12]
 8000fca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = R_PWM_Pin;
 8000fcc:	2380      	movs	r3, #128	@ 0x80
 8000fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(R_PWM_GPIO_Port, &GPIO_InitStruct);
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fea:	f000 fe87 	bl	8001cfc <HAL_GPIO_Init>
}
 8000fee:	bf00      	nop
 8000ff0:	3728      	adds	r7, #40	@ 0x28
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	40000400 	.word	0x40000400

08001000 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001004:	4b14      	ldr	r3, [pc, #80]	@ (8001058 <MX_USART1_UART_Init+0x58>)
 8001006:	4a15      	ldr	r2, [pc, #84]	@ (800105c <MX_USART1_UART_Init+0x5c>)
 8001008:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800100a:	4b13      	ldr	r3, [pc, #76]	@ (8001058 <MX_USART1_UART_Init+0x58>)
 800100c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001010:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001012:	4b11      	ldr	r3, [pc, #68]	@ (8001058 <MX_USART1_UART_Init+0x58>)
 8001014:	2200      	movs	r2, #0
 8001016:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001018:	4b0f      	ldr	r3, [pc, #60]	@ (8001058 <MX_USART1_UART_Init+0x58>)
 800101a:	2200      	movs	r2, #0
 800101c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800101e:	4b0e      	ldr	r3, [pc, #56]	@ (8001058 <MX_USART1_UART_Init+0x58>)
 8001020:	2200      	movs	r2, #0
 8001022:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001024:	4b0c      	ldr	r3, [pc, #48]	@ (8001058 <MX_USART1_UART_Init+0x58>)
 8001026:	220c      	movs	r2, #12
 8001028:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800102a:	4b0b      	ldr	r3, [pc, #44]	@ (8001058 <MX_USART1_UART_Init+0x58>)
 800102c:	2200      	movs	r2, #0
 800102e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001030:	4b09      	ldr	r3, [pc, #36]	@ (8001058 <MX_USART1_UART_Init+0x58>)
 8001032:	2200      	movs	r2, #0
 8001034:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001036:	4b08      	ldr	r3, [pc, #32]	@ (8001058 <MX_USART1_UART_Init+0x58>)
 8001038:	2200      	movs	r2, #0
 800103a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800103c:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <MX_USART1_UART_Init+0x58>)
 800103e:	2200      	movs	r2, #0
 8001040:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001042:	4805      	ldr	r0, [pc, #20]	@ (8001058 <MX_USART1_UART_Init+0x58>)
 8001044:	f003 fd70 	bl	8004b28 <HAL_UART_Init>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800104e:	f7ff fd48 	bl	8000ae2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001052:	bf00      	nop
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	200001d4 	.word	0x200001d4
 800105c:	40013800 	.word	0x40013800

08001060 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08a      	sub	sp, #40	@ 0x28
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001068:	f107 0314 	add.w	r3, r7, #20
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
 8001076:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a1c      	ldr	r2, [pc, #112]	@ (80010f0 <HAL_UART_MspInit+0x90>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d131      	bne.n	80010e6 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001082:	4b1c      	ldr	r3, [pc, #112]	@ (80010f4 <HAL_UART_MspInit+0x94>)
 8001084:	699b      	ldr	r3, [r3, #24]
 8001086:	4a1b      	ldr	r2, [pc, #108]	@ (80010f4 <HAL_UART_MspInit+0x94>)
 8001088:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800108c:	6193      	str	r3, [r2, #24]
 800108e:	4b19      	ldr	r3, [pc, #100]	@ (80010f4 <HAL_UART_MspInit+0x94>)
 8001090:	699b      	ldr	r3, [r3, #24]
 8001092:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001096:	613b      	str	r3, [r7, #16]
 8001098:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800109a:	4b16      	ldr	r3, [pc, #88]	@ (80010f4 <HAL_UART_MspInit+0x94>)
 800109c:	695b      	ldr	r3, [r3, #20]
 800109e:	4a15      	ldr	r2, [pc, #84]	@ (80010f4 <HAL_UART_MspInit+0x94>)
 80010a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010a4:	6153      	str	r3, [r2, #20]
 80010a6:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <HAL_UART_MspInit+0x94>)
 80010a8:	695b      	ldr	r3, [r3, #20]
 80010aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80010b2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80010b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b8:	2302      	movs	r3, #2
 80010ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010bc:	2300      	movs	r3, #0
 80010be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010c0:	2303      	movs	r3, #3
 80010c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80010c4:	2307      	movs	r3, #7
 80010c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c8:	f107 0314 	add.w	r3, r7, #20
 80010cc:	4619      	mov	r1, r3
 80010ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d2:	f000 fe13 	bl	8001cfc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2100      	movs	r1, #0
 80010da:	2025      	movs	r0, #37	@ 0x25
 80010dc:	f000 fd5b 	bl	8001b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80010e0:	2025      	movs	r0, #37	@ 0x25
 80010e2:	f000 fd74 	bl	8001bce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80010e6:	bf00      	nop
 80010e8:	3728      	adds	r7, #40	@ 0x28
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40013800 	.word	0x40013800
 80010f4:	40021000 	.word	0x40021000

080010f8 <tim_apb1_clk_hz>:
static motor_dir_t s_dirL = MOTOR_FWD;
static motor_dir_t s_dirR = MOTOR_FWD;

// Returns the effective APB1 timer clock (TIM2/TIM3)
static uint32_t tim_apb1_clk_hz(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b088      	sub	sp, #32
 80010fc:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef clk = {0};
 80010fe:	f107 0308 	add.w	r3, r7, #8
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	60da      	str	r2, [r3, #12]
 800110c:	611a      	str	r2, [r3, #16]
    uint32_t lat;
    HAL_RCC_GetClockConfig(&clk, &lat);
 800110e:	1d3a      	adds	r2, r7, #4
 8001110:	f107 0308 	add.w	r3, r7, #8
 8001114:	4611      	mov	r1, r2
 8001116:	4618      	mov	r0, r3
 8001118:	f002 facc 	bl	80036b4 <HAL_RCC_GetClockConfig>

    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 800111c:	f002 fa86 	bl	800362c <HAL_RCC_GetPCLK1Freq>
 8001120:	61f8      	str	r0, [r7, #28]
    return (clk.APB1CLKDivider == RCC_HCLK_DIV1) ? pclk1 : (2u * pclk1);
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d002      	beq.n	800112e <tim_apb1_clk_hz+0x36>
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	005b      	lsls	r3, r3, #1
 800112c:	e000      	b.n	8001130 <tim_apb1_clk_hz+0x38>
 800112e:	69fb      	ldr	r3, [r7, #28]
}
 8001130:	4618      	mov	r0, r3
 8001132:	3720      	adds	r7, #32
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <compute_psc_arr>:

// Computes PSC and ARR values so that the timer generates a PWM signal with the requested frequency (pwm_hz), respecting 16-bit timer limits.
static void compute_psc_arr(uint32_t pwm_hz, uint32_t *psc, uint32_t *arr)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af00      	add	r7, sp, #0
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
    uint32_t clk = tim_apb1_clk_hz();
 8001144:	f7ff ffd8 	bl	80010f8 <tim_apb1_clk_hz>
 8001148:	61b8      	str	r0, [r7, #24]
    if (pwm_hz < 1u) pwm_hz = 1u;
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d101      	bne.n	8001154 <compute_psc_arr+0x1c>
 8001150:	2301      	movs	r3, #1
 8001152:	60fb      	str	r3, [r7, #12]

    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 8001154:	2300      	movs	r3, #0
 8001156:	61fb      	str	r3, [r7, #28]
 8001158:	e024      	b.n	80011a4 <compute_psc_arr+0x6c>
    {
        uint32_t denom = (p + 1u) * pwm_hz;
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	1c5a      	adds	r2, r3, #1
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	fb02 f303 	mul.w	r3, r2, r3
 8001164:	617b      	str	r3, [r7, #20]
        if (denom == 0u) continue;
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d015      	beq.n	8001198 <compute_psc_arr+0x60>

        uint32_t a = (clk / denom);
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	fbb2 f3f3 	udiv	r3, r2, r3
 8001174:	613b      	str	r3, [r7, #16]
        if (a == 0u) continue;
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d00f      	beq.n	800119c <compute_psc_arr+0x64>
        a -= 1u;
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	3b01      	subs	r3, #1
 8001180:	613b      	str	r3, [r7, #16]

        if (a <= 0xFFFFu) { *psc = p; *arr = a; return; }
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001188:	d209      	bcs.n	800119e <compute_psc_arr+0x66>
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	69fa      	ldr	r2, [r7, #28]
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	e011      	b.n	80011bc <compute_psc_arr+0x84>
        if (denom == 0u) continue;
 8001198:	bf00      	nop
 800119a:	e000      	b.n	800119e <compute_psc_arr+0x66>
        if (a == 0u) continue;
 800119c:	bf00      	nop
    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	3301      	adds	r3, #1
 80011a2:	61fb      	str	r3, [r7, #28]
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011aa:	d3d6      	bcc.n	800115a <compute_psc_arr+0x22>
    }

    *psc = 0xFFFFu;
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011b2:	601a      	str	r2, [r3, #0]
    *arr = 0xFFFFu;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011ba:	601a      	str	r2, [r3, #0]
}
 80011bc:	3720      	adds	r7, #32
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
	...

080011c4 <pct_to_freq_hz>:

// Maps 0..100% to 0..MAX_FREQ_HZ (0% => stop PWM).
static uint32_t pct_to_freq_hz(float pct)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	ed87 0a01 	vstr	s0, [r7, #4]
    if (pct <= 0.0f)  return 0u;
 80011ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80011d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011da:	d801      	bhi.n	80011e0 <pct_to_freq_hz+0x1c>
 80011dc:	2300      	movs	r3, #0
 80011de:	e02d      	b.n	800123c <pct_to_freq_hz+0x78>
    if (pct >= 100.0f) return MAX_FREQ_HZ;
 80011e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80011e4:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001248 <pct_to_freq_hz+0x84>
 80011e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f0:	db02      	blt.n	80011f8 <pct_to_freq_hz+0x34>
 80011f2:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80011f6:	e021      	b.n	800123c <pct_to_freq_hz+0x78>

    float f = (pct * (float)MAX_FREQ_HZ) / 100.0f;
 80011f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80011fc:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800124c <pct_to_freq_hz+0x88>
 8001200:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001204:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001248 <pct_to_freq_hz+0x84>
 8001208:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800120c:	edc7 7a03 	vstr	s15, [r7, #12]
    if (f < 1.0f) f = 1.0f;
 8001210:	edd7 7a03 	vldr	s15, [r7, #12]
 8001214:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001218:	eef4 7ac7 	vcmpe.f32	s15, s14
 800121c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001220:	d502      	bpl.n	8001228 <pct_to_freq_hz+0x64>
 8001222:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001226:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(f + 0.5f);
 8001228:	edd7 7a03 	vldr	s15, [r7, #12]
 800122c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001230:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001234:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001238:	ee17 3a90 	vmov	r3, s15
}
 800123c:	4618      	mov	r0, r3
 800123e:	3714      	adds	r7, #20
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	42c80000 	.word	0x42c80000
 800124c:	46c35000 	.word	0x46c35000

08001250 <pwm_set_freq_50pct>:

// Sets PWM frequency on a given timer/channel with fixed 50% duty, and starts/stops output as needed.
static void pwm_set_freq_50pct(TIM_HandleTypeDef *htim, uint32_t channel, bool *running, uint32_t freq_hz)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
 800125c:	603b      	str	r3, [r7, #0]
    if (freq_hz == 0u) {
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d10b      	bne.n	800127c <pwm_set_freq_50pct+0x2c>
        if (*running) {
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d069      	beq.n	8001340 <pwm_set_freq_50pct+0xf0>
            HAL_TIM_PWM_Stop(htim, channel);
 800126c:	68b9      	ldr	r1, [r7, #8]
 800126e:	68f8      	ldr	r0, [r7, #12]
 8001270:	f002 fd70 	bl	8003d54 <HAL_TIM_PWM_Stop>
            *running = false;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2200      	movs	r2, #0
 8001278:	701a      	strb	r2, [r3, #0]
 800127a:	e062      	b.n	8001342 <pwm_set_freq_50pct+0xf2>
        }
        return;
    }

    uint32_t psc, arr;
    compute_psc_arr(freq_hz, &psc, &arr);
 800127c:	f107 0210 	add.w	r2, r7, #16
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	4619      	mov	r1, r3
 8001286:	6838      	ldr	r0, [r7, #0]
 8001288:	f7ff ff56 	bl	8001138 <compute_psc_arr>

    __HAL_TIM_SET_PRESCALER(htim, psc);
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	697a      	ldr	r2, [r7, #20]
 8001292:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(htim, arr);
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	693a      	ldr	r2, [r7, #16]
 800129a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	60da      	str	r2, [r3, #12]

    __HAL_TIM_SET_COMPARE(htim, channel, (arr + 1u) / 2u); /* 50% */
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d106      	bne.n	80012b6 <pwm_set_freq_50pct+0x66>
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	1c5a      	adds	r2, r3, #1
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	0852      	lsrs	r2, r2, #1
 80012b2:	635a      	str	r2, [r3, #52]	@ 0x34
 80012b4:	e02d      	b.n	8001312 <pwm_set_freq_50pct+0xc2>
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	2b04      	cmp	r3, #4
 80012ba:	d106      	bne.n	80012ca <pwm_set_freq_50pct+0x7a>
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	3301      	adds	r3, #1
 80012c0:	68fa      	ldr	r2, [r7, #12]
 80012c2:	6812      	ldr	r2, [r2, #0]
 80012c4:	085b      	lsrs	r3, r3, #1
 80012c6:	6393      	str	r3, [r2, #56]	@ 0x38
 80012c8:	e023      	b.n	8001312 <pwm_set_freq_50pct+0xc2>
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	2b08      	cmp	r3, #8
 80012ce:	d106      	bne.n	80012de <pwm_set_freq_50pct+0x8e>
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	3301      	adds	r3, #1
 80012d4:	68fa      	ldr	r2, [r7, #12]
 80012d6:	6812      	ldr	r2, [r2, #0]
 80012d8:	085b      	lsrs	r3, r3, #1
 80012da:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80012dc:	e019      	b.n	8001312 <pwm_set_freq_50pct+0xc2>
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	2b0c      	cmp	r3, #12
 80012e2:	d106      	bne.n	80012f2 <pwm_set_freq_50pct+0xa2>
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	3301      	adds	r3, #1
 80012e8:	68fa      	ldr	r2, [r7, #12]
 80012ea:	6812      	ldr	r2, [r2, #0]
 80012ec:	085b      	lsrs	r3, r3, #1
 80012ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80012f0:	e00f      	b.n	8001312 <pwm_set_freq_50pct+0xc2>
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	2b10      	cmp	r3, #16
 80012f6:	d106      	bne.n	8001306 <pwm_set_freq_50pct+0xb6>
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	3301      	adds	r3, #1
 80012fc:	68fa      	ldr	r2, [r7, #12]
 80012fe:	6812      	ldr	r2, [r2, #0]
 8001300:	085b      	lsrs	r3, r3, #1
 8001302:	6593      	str	r3, [r2, #88]	@ 0x58
 8001304:	e005      	b.n	8001312 <pwm_set_freq_50pct+0xc2>
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	3301      	adds	r3, #1
 800130a:	68fa      	ldr	r2, [r7, #12]
 800130c:	6812      	ldr	r2, [r2, #0]
 800130e:	085b      	lsrs	r3, r3, #1
 8001310:	65d3      	str	r3, [r2, #92]	@ 0x5c
    __HAL_TIM_SET_COUNTER(htim, 0u);
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2200      	movs	r2, #0
 8001318:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_GenerateEvent(htim, TIM_EVENTSOURCE_UPDATE);
 800131a:	2101      	movs	r1, #1
 800131c:	68f8      	ldr	r0, [r7, #12]
 800131e:	f002 febb 	bl	8004098 <HAL_TIM_GenerateEvent>

    if (!*running) {
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	f083 0301 	eor.w	r3, r3, #1
 800132a:	b2db      	uxtb	r3, r3
 800132c:	2b00      	cmp	r3, #0
 800132e:	d008      	beq.n	8001342 <pwm_set_freq_50pct+0xf2>
        HAL_TIM_PWM_Start(htim, channel);
 8001330:	68b9      	ldr	r1, [r7, #8]
 8001332:	68f8      	ldr	r0, [r7, #12]
 8001334:	f002 fc22 	bl	8003b7c <HAL_TIM_PWM_Start>
        *running = true;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2201      	movs	r2, #1
 800133c:	701a      	strb	r2, [r3, #0]
 800133e:	e000      	b.n	8001342 <pwm_set_freq_50pct+0xf2>
        return;
 8001340:	bf00      	nop
    }
}
 8001342:	3718      	adds	r7, #24
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <motor_set_dir_left>:

// Directions control
static void motor_set_dir_left(motor_dir_t dir)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(L_DIR_GPIO_Port, L_DIR_Pin,
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	2b01      	cmp	r3, #1
 8001356:	bf0c      	ite	eq
 8001358:	2301      	moveq	r3, #1
 800135a:	2300      	movne	r3, #0
 800135c:	b2db      	uxtb	r3, r3
 800135e:	461a      	mov	r2, r3
 8001360:	2108      	movs	r1, #8
 8001362:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001366:	f000 fe3b 	bl	8001fe0 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 800136a:	bf00      	nop
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <motor_set_dir_right>:

static void motor_set_dir_right(motor_dir_t dir)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b082      	sub	sp, #8
 8001376:	af00      	add	r7, sp, #0
 8001378:	4603      	mov	r3, r0
 800137a:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(R_DIR_GPIO_Port, R_DIR_Pin,
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	2b01      	cmp	r3, #1
 8001380:	bf0c      	ite	eq
 8001382:	2301      	moveq	r3, #1
 8001384:	2300      	movne	r3, #0
 8001386:	b2db      	uxtb	r3, r3
 8001388:	461a      	mov	r2, r3
 800138a:	2110      	movs	r1, #16
 800138c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001390:	f000 fe26 	bl	8001fe0 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8001394:	bf00      	nop
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <Motors_Brake>:

// Electronic brake control
void Motors_Brake(bool enable)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	71fb      	strb	r3, [r7, #7]
  if (enable) {
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d00c      	beq.n	80013c6 <Motors_Brake+0x2a>
    // Active-LOW brake
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	2104      	movs	r1, #4
 80013b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013b4:	f000 fe14 	bl	8001fe0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_RESET);
 80013b8:	2200      	movs	r2, #0
 80013ba:	2120      	movs	r1, #32
 80013bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013c0:	f000 fe0e 	bl	8001fe0 <HAL_GPIO_WritePin>
  } else {
    // Open-drain
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_SET);
  }
}
 80013c4:	e00b      	b.n	80013de <Motors_Brake+0x42>
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_SET);
 80013c6:	2201      	movs	r2, #1
 80013c8:	2104      	movs	r1, #4
 80013ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013ce:	f000 fe07 	bl	8001fe0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_SET);
 80013d2:	2201      	movs	r2, #1
 80013d4:	2120      	movs	r1, #32
 80013d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013da:	f000 fe01 	bl	8001fe0 <HAL_GPIO_WritePin>
}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
	...

080013e8 <Motors_Init>:

// Initializes the motor PWM control state: stops TIM2/TIM3 PWM outputs, resets ramp variables, and captures the initial tick time.
void Motors_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&LEFT_TIM,  LEFT_CH);
 80013ec:	2100      	movs	r1, #0
 80013ee:	481a      	ldr	r0, [pc, #104]	@ (8001458 <Motors_Init+0x70>)
 80013f0:	f002 fcb0 	bl	8003d54 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&RIGHT_TIM, RIGHT_CH);
 80013f4:	2104      	movs	r1, #4
 80013f6:	4819      	ldr	r0, [pc, #100]	@ (800145c <Motors_Init+0x74>)
 80013f8:	f002 fcac 	bl	8003d54 <HAL_TIM_PWM_Stop>
    s_runL = false;
 80013fc:	4b18      	ldr	r3, [pc, #96]	@ (8001460 <Motors_Init+0x78>)
 80013fe:	2200      	movs	r2, #0
 8001400:	701a      	strb	r2, [r3, #0]
    s_runR = false;
 8001402:	4b18      	ldr	r3, [pc, #96]	@ (8001464 <Motors_Init+0x7c>)
 8001404:	2200      	movs	r2, #0
 8001406:	701a      	strb	r2, [r3, #0]

    s_curL = s_curR = 0.0f;
 8001408:	4b17      	ldr	r3, [pc, #92]	@ (8001468 <Motors_Init+0x80>)
 800140a:	f04f 0200 	mov.w	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	4b15      	ldr	r3, [pc, #84]	@ (8001468 <Motors_Init+0x80>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a15      	ldr	r2, [pc, #84]	@ (800146c <Motors_Init+0x84>)
 8001416:	6013      	str	r3, [r2, #0]
    s_tgtL = s_tgtR = 0.0f;
 8001418:	4b15      	ldr	r3, [pc, #84]	@ (8001470 <Motors_Init+0x88>)
 800141a:	f04f 0200 	mov.w	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	4b13      	ldr	r3, [pc, #76]	@ (8001470 <Motors_Init+0x88>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a13      	ldr	r2, [pc, #76]	@ (8001474 <Motors_Init+0x8c>)
 8001426:	6013      	str	r3, [r2, #0]
    s_lastTick = HAL_GetTick();
 8001428:	f000 face 	bl	80019c8 <HAL_GetTick>
 800142c:	4603      	mov	r3, r0
 800142e:	4a12      	ldr	r2, [pc, #72]	@ (8001478 <Motors_Init+0x90>)
 8001430:	6013      	str	r3, [r2, #0]

    s_dirL = MOTOR_FWD;
 8001432:	4b12      	ldr	r3, [pc, #72]	@ (800147c <Motors_Init+0x94>)
 8001434:	2200      	movs	r2, #0
 8001436:	701a      	strb	r2, [r3, #0]
    s_dirR = MOTOR_FWD;
 8001438:	4b11      	ldr	r3, [pc, #68]	@ (8001480 <Motors_Init+0x98>)
 800143a:	2200      	movs	r2, #0
 800143c:	701a      	strb	r2, [r3, #0]
    motor_set_dir_left(s_dirL);
 800143e:	4b0f      	ldr	r3, [pc, #60]	@ (800147c <Motors_Init+0x94>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff ff80 	bl	8001348 <motor_set_dir_left>
    motor_set_dir_right(s_dirR);
 8001448:	4b0d      	ldr	r3, [pc, #52]	@ (8001480 <Motors_Init+0x98>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff ff90 	bl	8001372 <motor_set_dir_right>
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	2000013c 	.word	0x2000013c
 800145c:	20000188 	.word	0x20000188
 8001460:	20000270 	.word	0x20000270
 8001464:	20000271 	.word	0x20000271
 8001468:	20000260 	.word	0x20000260
 800146c:	2000025c 	.word	0x2000025c
 8001470:	20000268 	.word	0x20000268
 8001474:	20000264 	.word	0x20000264
 8001478:	2000026c 	.word	0x2000026c
 800147c:	20000272 	.word	0x20000272
 8001480:	20000273 	.word	0x20000273

08001484 <Motors_Speed_inPercent>:

// Updates left/right "speed" in percent (0% => stop, 100% => 25 kHz, -100% => reverse 25kHz) using ramp.
void Motors_Speed_inPercent(float left_pct, float right_pct)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b088      	sub	sp, #32
 8001488:	af00      	add	r7, sp, #0
 800148a:	ed87 0a01 	vstr	s0, [r7, #4]
 800148e:	edc7 0a00 	vstr	s1, [r7]
    motor_dir_t reqDirL = (left_pct  < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 8001492:	edd7 7a01 	vldr	s15, [r7, #4]
 8001496:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800149a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149e:	bf4c      	ite	mi
 80014a0:	2301      	movmi	r3, #1
 80014a2:	2300      	movpl	r3, #0
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	75fb      	strb	r3, [r7, #23]
    motor_dir_t reqDirR = (right_pct < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 80014a8:	edd7 7a00 	vldr	s15, [r7]
 80014ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b4:	bf4c      	ite	mi
 80014b6:	2301      	movmi	r3, #1
 80014b8:	2300      	movpl	r3, #0
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	75bb      	strb	r3, [r7, #22]

    float absL = (left_pct  < 0.0f) ? -left_pct  : left_pct;
 80014be:	edd7 7a01 	vldr	s15, [r7, #4]
 80014c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ca:	d504      	bpl.n	80014d6 <Motors_Speed_inPercent+0x52>
 80014cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80014d0:	eef1 7a67 	vneg.f32	s15, s15
 80014d4:	e001      	b.n	80014da <Motors_Speed_inPercent+0x56>
 80014d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80014da:	edc7 7a07 	vstr	s15, [r7, #28]
    float absR = (right_pct < 0.0f) ? -right_pct : right_pct;
 80014de:	edd7 7a00 	vldr	s15, [r7]
 80014e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ea:	d504      	bpl.n	80014f6 <Motors_Speed_inPercent+0x72>
 80014ec:	edd7 7a00 	vldr	s15, [r7]
 80014f0:	eef1 7a67 	vneg.f32	s15, s15
 80014f4:	e001      	b.n	80014fa <Motors_Speed_inPercent+0x76>
 80014f6:	edd7 7a00 	vldr	s15, [r7]
 80014fa:	edc7 7a06 	vstr	s15, [r7, #24]

    if (absL > 100.0f) absL = 100.0f;
 80014fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8001502:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8001780 <Motors_Speed_inPercent+0x2fc>
 8001506:	eef4 7ac7 	vcmpe.f32	s15, s14
 800150a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800150e:	dd01      	ble.n	8001514 <Motors_Speed_inPercent+0x90>
 8001510:	4b9c      	ldr	r3, [pc, #624]	@ (8001784 <Motors_Speed_inPercent+0x300>)
 8001512:	61fb      	str	r3, [r7, #28]
    if (absR > 100.0f) absR = 100.0f;
 8001514:	edd7 7a06 	vldr	s15, [r7, #24]
 8001518:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8001780 <Motors_Speed_inPercent+0x2fc>
 800151c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001524:	dd01      	ble.n	800152a <Motors_Speed_inPercent+0xa6>
 8001526:	4b97      	ldr	r3, [pc, #604]	@ (8001784 <Motors_Speed_inPercent+0x300>)
 8001528:	61bb      	str	r3, [r7, #24]

    bool wantFlipL = (reqDirL != s_dirL);
 800152a:	4b97      	ldr	r3, [pc, #604]	@ (8001788 <Motors_Speed_inPercent+0x304>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	7dfa      	ldrb	r2, [r7, #23]
 8001530:	429a      	cmp	r2, r3
 8001532:	bf14      	ite	ne
 8001534:	2301      	movne	r3, #1
 8001536:	2300      	moveq	r3, #0
 8001538:	757b      	strb	r3, [r7, #21]
    bool wantFlipR = (reqDirR != s_dirR);
 800153a:	4b94      	ldr	r3, [pc, #592]	@ (800178c <Motors_Speed_inPercent+0x308>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	7dba      	ldrb	r2, [r7, #22]
 8001540:	429a      	cmp	r2, r3
 8001542:	bf14      	ite	ne
 8001544:	2301      	movne	r3, #1
 8001546:	2300      	moveq	r3, #0
 8001548:	753b      	strb	r3, [r7, #20]

    if (wantFlipL && s_curL > 0.0f) absL = 0.0f;
 800154a:	7d7b      	ldrb	r3, [r7, #21]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d00a      	beq.n	8001566 <Motors_Speed_inPercent+0xe2>
 8001550:	4b8f      	ldr	r3, [pc, #572]	@ (8001790 <Motors_Speed_inPercent+0x30c>)
 8001552:	edd3 7a00 	vldr	s15, [r3]
 8001556:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800155a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800155e:	dd02      	ble.n	8001566 <Motors_Speed_inPercent+0xe2>
 8001560:	f04f 0300 	mov.w	r3, #0
 8001564:	61fb      	str	r3, [r7, #28]
    if (wantFlipR && s_curR > 0.0f) absR = 0.0f;
 8001566:	7d3b      	ldrb	r3, [r7, #20]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d00a      	beq.n	8001582 <Motors_Speed_inPercent+0xfe>
 800156c:	4b89      	ldr	r3, [pc, #548]	@ (8001794 <Motors_Speed_inPercent+0x310>)
 800156e:	edd3 7a00 	vldr	s15, [r3]
 8001572:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800157a:	dd02      	ble.n	8001582 <Motors_Speed_inPercent+0xfe>
 800157c:	f04f 0300 	mov.w	r3, #0
 8001580:	61bb      	str	r3, [r7, #24]

    s_tgtL = absL;
 8001582:	4a85      	ldr	r2, [pc, #532]	@ (8001798 <Motors_Speed_inPercent+0x314>)
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	6013      	str	r3, [r2, #0]
    s_tgtR = absR;
 8001588:	4a84      	ldr	r2, [pc, #528]	@ (800179c <Motors_Speed_inPercent+0x318>)
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	6013      	str	r3, [r2, #0]

    uint32_t now = HAL_GetTick();
 800158e:	f000 fa1b 	bl	80019c8 <HAL_GetTick>
 8001592:	6138      	str	r0, [r7, #16]
    if ((now - s_lastTick) < g_step_period_ms) return;
 8001594:	4b82      	ldr	r3, [pc, #520]	@ (80017a0 <Motors_Speed_inPercent+0x31c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	1ad2      	subs	r2, r2, r3
 800159c:	4b81      	ldr	r3, [pc, #516]	@ (80017a4 <Motors_Speed_inPercent+0x320>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	f0c0 80e9 	bcc.w	8001778 <Motors_Speed_inPercent+0x2f4>
    s_lastTick = now;
 80015a6:	4a7e      	ldr	r2, [pc, #504]	@ (80017a0 <Motors_Speed_inPercent+0x31c>)
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	6013      	str	r3, [r2, #0]

    float step = g_step_pct;
 80015ac:	4b7e      	ldr	r3, [pc, #504]	@ (80017a8 <Motors_Speed_inPercent+0x324>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	60fb      	str	r3, [r7, #12]
    if (step <= 0.0f) {
 80015b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80015b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015be:	d808      	bhi.n	80015d2 <Motors_Speed_inPercent+0x14e>
        s_curL = s_tgtL;
 80015c0:	4b75      	ldr	r3, [pc, #468]	@ (8001798 <Motors_Speed_inPercent+0x314>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a72      	ldr	r2, [pc, #456]	@ (8001790 <Motors_Speed_inPercent+0x30c>)
 80015c6:	6013      	str	r3, [r2, #0]
        s_curR = s_tgtR;
 80015c8:	4b74      	ldr	r3, [pc, #464]	@ (800179c <Motors_Speed_inPercent+0x318>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a71      	ldr	r2, [pc, #452]	@ (8001794 <Motors_Speed_inPercent+0x310>)
 80015ce:	6013      	str	r3, [r2, #0]
 80015d0:	e091      	b.n	80016f6 <Motors_Speed_inPercent+0x272>
    } else {
        if (s_curL < s_tgtL) { s_curL += step; if (s_curL > s_tgtL) s_curL = s_tgtL; }
 80015d2:	4b6f      	ldr	r3, [pc, #444]	@ (8001790 <Motors_Speed_inPercent+0x30c>)
 80015d4:	ed93 7a00 	vldr	s14, [r3]
 80015d8:	4b6f      	ldr	r3, [pc, #444]	@ (8001798 <Motors_Speed_inPercent+0x314>)
 80015da:	edd3 7a00 	vldr	s15, [r3]
 80015de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e6:	d519      	bpl.n	800161c <Motors_Speed_inPercent+0x198>
 80015e8:	4b69      	ldr	r3, [pc, #420]	@ (8001790 <Motors_Speed_inPercent+0x30c>)
 80015ea:	ed93 7a00 	vldr	s14, [r3]
 80015ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80015f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015f6:	4b66      	ldr	r3, [pc, #408]	@ (8001790 <Motors_Speed_inPercent+0x30c>)
 80015f8:	edc3 7a00 	vstr	s15, [r3]
 80015fc:	4b64      	ldr	r3, [pc, #400]	@ (8001790 <Motors_Speed_inPercent+0x30c>)
 80015fe:	ed93 7a00 	vldr	s14, [r3]
 8001602:	4b65      	ldr	r3, [pc, #404]	@ (8001798 <Motors_Speed_inPercent+0x314>)
 8001604:	edd3 7a00 	vldr	s15, [r3]
 8001608:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800160c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001610:	dd28      	ble.n	8001664 <Motors_Speed_inPercent+0x1e0>
 8001612:	4b61      	ldr	r3, [pc, #388]	@ (8001798 <Motors_Speed_inPercent+0x314>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a5e      	ldr	r2, [pc, #376]	@ (8001790 <Motors_Speed_inPercent+0x30c>)
 8001618:	6013      	str	r3, [r2, #0]
 800161a:	e023      	b.n	8001664 <Motors_Speed_inPercent+0x1e0>
        else if (s_curL > s_tgtL) { s_curL -= step; if (s_curL < s_tgtL) s_curL = s_tgtL; }
 800161c:	4b5c      	ldr	r3, [pc, #368]	@ (8001790 <Motors_Speed_inPercent+0x30c>)
 800161e:	ed93 7a00 	vldr	s14, [r3]
 8001622:	4b5d      	ldr	r3, [pc, #372]	@ (8001798 <Motors_Speed_inPercent+0x314>)
 8001624:	edd3 7a00 	vldr	s15, [r3]
 8001628:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800162c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001630:	dd18      	ble.n	8001664 <Motors_Speed_inPercent+0x1e0>
 8001632:	4b57      	ldr	r3, [pc, #348]	@ (8001790 <Motors_Speed_inPercent+0x30c>)
 8001634:	ed93 7a00 	vldr	s14, [r3]
 8001638:	edd7 7a03 	vldr	s15, [r7, #12]
 800163c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001640:	4b53      	ldr	r3, [pc, #332]	@ (8001790 <Motors_Speed_inPercent+0x30c>)
 8001642:	edc3 7a00 	vstr	s15, [r3]
 8001646:	4b52      	ldr	r3, [pc, #328]	@ (8001790 <Motors_Speed_inPercent+0x30c>)
 8001648:	ed93 7a00 	vldr	s14, [r3]
 800164c:	4b52      	ldr	r3, [pc, #328]	@ (8001798 <Motors_Speed_inPercent+0x314>)
 800164e:	edd3 7a00 	vldr	s15, [r3]
 8001652:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800165a:	d503      	bpl.n	8001664 <Motors_Speed_inPercent+0x1e0>
 800165c:	4b4e      	ldr	r3, [pc, #312]	@ (8001798 <Motors_Speed_inPercent+0x314>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a4b      	ldr	r2, [pc, #300]	@ (8001790 <Motors_Speed_inPercent+0x30c>)
 8001662:	6013      	str	r3, [r2, #0]

        if (s_curR < s_tgtR) { s_curR += step; if (s_curR > s_tgtR) s_curR = s_tgtR; }
 8001664:	4b4b      	ldr	r3, [pc, #300]	@ (8001794 <Motors_Speed_inPercent+0x310>)
 8001666:	ed93 7a00 	vldr	s14, [r3]
 800166a:	4b4c      	ldr	r3, [pc, #304]	@ (800179c <Motors_Speed_inPercent+0x318>)
 800166c:	edd3 7a00 	vldr	s15, [r3]
 8001670:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001678:	d519      	bpl.n	80016ae <Motors_Speed_inPercent+0x22a>
 800167a:	4b46      	ldr	r3, [pc, #280]	@ (8001794 <Motors_Speed_inPercent+0x310>)
 800167c:	ed93 7a00 	vldr	s14, [r3]
 8001680:	edd7 7a03 	vldr	s15, [r7, #12]
 8001684:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001688:	4b42      	ldr	r3, [pc, #264]	@ (8001794 <Motors_Speed_inPercent+0x310>)
 800168a:	edc3 7a00 	vstr	s15, [r3]
 800168e:	4b41      	ldr	r3, [pc, #260]	@ (8001794 <Motors_Speed_inPercent+0x310>)
 8001690:	ed93 7a00 	vldr	s14, [r3]
 8001694:	4b41      	ldr	r3, [pc, #260]	@ (800179c <Motors_Speed_inPercent+0x318>)
 8001696:	edd3 7a00 	vldr	s15, [r3]
 800169a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800169e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a2:	dd28      	ble.n	80016f6 <Motors_Speed_inPercent+0x272>
 80016a4:	4b3d      	ldr	r3, [pc, #244]	@ (800179c <Motors_Speed_inPercent+0x318>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a3a      	ldr	r2, [pc, #232]	@ (8001794 <Motors_Speed_inPercent+0x310>)
 80016aa:	6013      	str	r3, [r2, #0]
 80016ac:	e023      	b.n	80016f6 <Motors_Speed_inPercent+0x272>
        else if (s_curR > s_tgtR) { s_curR -= step; if (s_curR < s_tgtR) s_curR = s_tgtR; }
 80016ae:	4b39      	ldr	r3, [pc, #228]	@ (8001794 <Motors_Speed_inPercent+0x310>)
 80016b0:	ed93 7a00 	vldr	s14, [r3]
 80016b4:	4b39      	ldr	r3, [pc, #228]	@ (800179c <Motors_Speed_inPercent+0x318>)
 80016b6:	edd3 7a00 	vldr	s15, [r3]
 80016ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c2:	dd18      	ble.n	80016f6 <Motors_Speed_inPercent+0x272>
 80016c4:	4b33      	ldr	r3, [pc, #204]	@ (8001794 <Motors_Speed_inPercent+0x310>)
 80016c6:	ed93 7a00 	vldr	s14, [r3]
 80016ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80016ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016d2:	4b30      	ldr	r3, [pc, #192]	@ (8001794 <Motors_Speed_inPercent+0x310>)
 80016d4:	edc3 7a00 	vstr	s15, [r3]
 80016d8:	4b2e      	ldr	r3, [pc, #184]	@ (8001794 <Motors_Speed_inPercent+0x310>)
 80016da:	ed93 7a00 	vldr	s14, [r3]
 80016de:	4b2f      	ldr	r3, [pc, #188]	@ (800179c <Motors_Speed_inPercent+0x318>)
 80016e0:	edd3 7a00 	vldr	s15, [r3]
 80016e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ec:	d503      	bpl.n	80016f6 <Motors_Speed_inPercent+0x272>
 80016ee:	4b2b      	ldr	r3, [pc, #172]	@ (800179c <Motors_Speed_inPercent+0x318>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a28      	ldr	r2, [pc, #160]	@ (8001794 <Motors_Speed_inPercent+0x310>)
 80016f4:	6013      	str	r3, [r2, #0]
    }

    if (wantFlipL && s_curL == 0.0f) {
 80016f6:	7d7b      	ldrb	r3, [r7, #21]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d00f      	beq.n	800171c <Motors_Speed_inPercent+0x298>
 80016fc:	4b24      	ldr	r3, [pc, #144]	@ (8001790 <Motors_Speed_inPercent+0x30c>)
 80016fe:	edd3 7a00 	vldr	s15, [r3]
 8001702:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800170a:	d107      	bne.n	800171c <Motors_Speed_inPercent+0x298>
        s_dirL = reqDirL;
 800170c:	4a1e      	ldr	r2, [pc, #120]	@ (8001788 <Motors_Speed_inPercent+0x304>)
 800170e:	7dfb      	ldrb	r3, [r7, #23]
 8001710:	7013      	strb	r3, [r2, #0]
        motor_set_dir_left(s_dirL);
 8001712:	4b1d      	ldr	r3, [pc, #116]	@ (8001788 <Motors_Speed_inPercent+0x304>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fe16 	bl	8001348 <motor_set_dir_left>
    }
    if (wantFlipR && s_curR == 0.0f) {
 800171c:	7d3b      	ldrb	r3, [r7, #20]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d00f      	beq.n	8001742 <Motors_Speed_inPercent+0x2be>
 8001722:	4b1c      	ldr	r3, [pc, #112]	@ (8001794 <Motors_Speed_inPercent+0x310>)
 8001724:	edd3 7a00 	vldr	s15, [r3]
 8001728:	eef5 7a40 	vcmp.f32	s15, #0.0
 800172c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001730:	d107      	bne.n	8001742 <Motors_Speed_inPercent+0x2be>
        s_dirR = reqDirR;
 8001732:	4a16      	ldr	r2, [pc, #88]	@ (800178c <Motors_Speed_inPercent+0x308>)
 8001734:	7dbb      	ldrb	r3, [r7, #22]
 8001736:	7013      	strb	r3, [r2, #0]
        motor_set_dir_right(s_dirR);
 8001738:	4b14      	ldr	r3, [pc, #80]	@ (800178c <Motors_Speed_inPercent+0x308>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff fe18 	bl	8001372 <motor_set_dir_right>
    }

    pwm_set_freq_50pct(&LEFT_TIM,  LEFT_CH,  &s_runL, pct_to_freq_hz(s_curL));
 8001742:	4b13      	ldr	r3, [pc, #76]	@ (8001790 <Motors_Speed_inPercent+0x30c>)
 8001744:	edd3 7a00 	vldr	s15, [r3]
 8001748:	eeb0 0a67 	vmov.f32	s0, s15
 800174c:	f7ff fd3a 	bl	80011c4 <pct_to_freq_hz>
 8001750:	4603      	mov	r3, r0
 8001752:	4a16      	ldr	r2, [pc, #88]	@ (80017ac <Motors_Speed_inPercent+0x328>)
 8001754:	2100      	movs	r1, #0
 8001756:	4816      	ldr	r0, [pc, #88]	@ (80017b0 <Motors_Speed_inPercent+0x32c>)
 8001758:	f7ff fd7a 	bl	8001250 <pwm_set_freq_50pct>
    pwm_set_freq_50pct(&RIGHT_TIM, RIGHT_CH, &s_runR, pct_to_freq_hz(s_curR));
 800175c:	4b0d      	ldr	r3, [pc, #52]	@ (8001794 <Motors_Speed_inPercent+0x310>)
 800175e:	edd3 7a00 	vldr	s15, [r3]
 8001762:	eeb0 0a67 	vmov.f32	s0, s15
 8001766:	f7ff fd2d 	bl	80011c4 <pct_to_freq_hz>
 800176a:	4603      	mov	r3, r0
 800176c:	4a11      	ldr	r2, [pc, #68]	@ (80017b4 <Motors_Speed_inPercent+0x330>)
 800176e:	2104      	movs	r1, #4
 8001770:	4811      	ldr	r0, [pc, #68]	@ (80017b8 <Motors_Speed_inPercent+0x334>)
 8001772:	f7ff fd6d 	bl	8001250 <pwm_set_freq_50pct>
 8001776:	e000      	b.n	800177a <Motors_Speed_inPercent+0x2f6>
    if ((now - s_lastTick) < g_step_period_ms) return;
 8001778:	bf00      	nop
}
 800177a:	3720      	adds	r7, #32
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	42c80000 	.word	0x42c80000
 8001784:	42c80000 	.word	0x42c80000
 8001788:	20000272 	.word	0x20000272
 800178c:	20000273 	.word	0x20000273
 8001790:	2000025c 	.word	0x2000025c
 8001794:	20000260 	.word	0x20000260
 8001798:	20000264 	.word	0x20000264
 800179c:	20000268 	.word	0x20000268
 80017a0:	2000026c 	.word	0x2000026c
 80017a4:	20000008 	.word	0x20000008
 80017a8:	2000000c 	.word	0x2000000c
 80017ac:	20000270 	.word	0x20000270
 80017b0:	2000013c 	.word	0x2000013c
 80017b4:	20000271 	.word	0x20000271
 80017b8:	20000188 	.word	0x20000188

080017bc <Motors_Control>:

// Update motors speed via controls
void Motors_Control(uint8_t keys_state) {
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	71fb      	strb	r3, [r7, #7]
	float left  = 0.0f;
 80017c6:	f04f 0300 	mov.w	r3, #0
 80017ca:	60fb      	str	r3, [r7, #12]
	float right = 0.0f;
 80017cc:	f04f 0300 	mov.w	r3, #0
 80017d0:	60bb      	str	r3, [r7, #8]

	if (g_keys_state & KEY_SPACE) { // brake
 80017d2:	4b2c      	ldr	r3, [pc, #176]	@ (8001884 <Motors_Control+0xc8>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	f003 0310 	and.w	r3, r3, #16
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d00f      	beq.n	8001800 <Motors_Control+0x44>
		left  = 0.0f;
 80017e0:	f04f 0300 	mov.w	r3, #0
 80017e4:	60fb      	str	r3, [r7, #12]
		right = 0.0f;
 80017e6:	f04f 0300 	mov.w	r3, #0
 80017ea:	60bb      	str	r3, [r7, #8]
		Motors_Speed_inPercent(left, right);
 80017ec:	edd7 0a02 	vldr	s1, [r7, #8]
 80017f0:	ed97 0a03 	vldr	s0, [r7, #12]
 80017f4:	f7ff fe46 	bl	8001484 <Motors_Speed_inPercent>
		Motors_Brake(true);
 80017f8:	2001      	movs	r0, #1
 80017fa:	f7ff fdcf 	bl	800139c <Motors_Brake>
 80017fe:	e037      	b.n	8001870 <Motors_Control+0xb4>
	} else {
		Motors_Brake(false);
 8001800:	2000      	movs	r0, #0
 8001802:	f7ff fdcb 	bl	800139c <Motors_Brake>

		if (g_keys_state & KEY_W) { 		// forward
 8001806:	4b1f      	ldr	r3, [pc, #124]	@ (8001884 <Motors_Control+0xc8>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	b2db      	uxtb	r3, r3
 800180c:	f003 0301 	and.w	r3, r3, #1
 8001810:	2b00      	cmp	r3, #0
 8001812:	d005      	beq.n	8001820 <Motors_Control+0x64>
			left  = -1.0f;
 8001814:	4b1c      	ldr	r3, [pc, #112]	@ (8001888 <Motors_Control+0xcc>)
 8001816:	60fb      	str	r3, [r7, #12]
			right = 1.0f;
 8001818:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800181c:	60bb      	str	r3, [r7, #8]
 800181e:	e027      	b.n	8001870 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_S) {  // reverse
 8001820:	4b18      	ldr	r3, [pc, #96]	@ (8001884 <Motors_Control+0xc8>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	b2db      	uxtb	r3, r3
 8001826:	f003 0304 	and.w	r3, r3, #4
 800182a:	2b00      	cmp	r3, #0
 800182c:	d005      	beq.n	800183a <Motors_Control+0x7e>
			left  = 1.0f;
 800182e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001832:	60fb      	str	r3, [r7, #12]
			right = -1.0f;
 8001834:	4b14      	ldr	r3, [pc, #80]	@ (8001888 <Motors_Control+0xcc>)
 8001836:	60bb      	str	r3, [r7, #8]
 8001838:	e01a      	b.n	8001870 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_A) {  // turn left
 800183a:	4b12      	ldr	r3, [pc, #72]	@ (8001884 <Motors_Control+0xc8>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	b2db      	uxtb	r3, r3
 8001840:	f003 0302 	and.w	r3, r3, #2
 8001844:	2b00      	cmp	r3, #0
 8001846:	d006      	beq.n	8001856 <Motors_Control+0x9a>
			left  = 0.5f;
 8001848:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800184c:	60fb      	str	r3, [r7, #12]
			right = 0.5f;
 800184e:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001852:	60bb      	str	r3, [r7, #8]
 8001854:	e00c      	b.n	8001870 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_D) {  // turn right
 8001856:	4b0b      	ldr	r3, [pc, #44]	@ (8001884 <Motors_Control+0xc8>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	b2db      	uxtb	r3, r3
 800185c:	f003 0308 	and.w	r3, r3, #8
 8001860:	2b00      	cmp	r3, #0
 8001862:	d005      	beq.n	8001870 <Motors_Control+0xb4>
			left  = -0.5f;
 8001864:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 8001868:	60fb      	str	r3, [r7, #12]
			right = -0.5f;
 800186a:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 800186e:	60bb      	str	r3, [r7, #8]
		}
	}

	Motors_Speed_inPercent(left, right);
 8001870:	edd7 0a02 	vldr	s1, [r7, #8]
 8001874:	ed97 0a03 	vldr	s0, [r7, #12]
 8001878:	f7ff fe04 	bl	8001484 <Motors_Speed_inPercent>
}
 800187c:	bf00      	nop
 800187e:	3710      	adds	r7, #16
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20000084 	.word	0x20000084
 8001888:	bf800000 	.word	0xbf800000

0800188c <Ultrasonic_Init>:
  }
  return 0;
}

void Ultrasonic_Init(TIM_HandleTypeDef *htim)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  u_htim = htim;
 8001894:	4a08      	ldr	r2, [pc, #32]	@ (80018b8 <Ultrasonic_Init+0x2c>)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6013      	str	r3, [r2, #0]
  HAL_TIM_Base_Start(u_htim);   // TIM1 musí bežať
 800189a:	4b07      	ldr	r3, [pc, #28]	@ (80018b8 <Ultrasonic_Init+0x2c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4618      	mov	r0, r3
 80018a0:	f002 f8b6 	bl	8003a10 <HAL_TIM_Base_Start>
  HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 80018a4:	2200      	movs	r2, #0
 80018a6:	2120      	movs	r1, #32
 80018a8:	4804      	ldr	r0, [pc, #16]	@ (80018bc <Ultrasonic_Init+0x30>)
 80018aa:	f000 fb99 	bl	8001fe0 <HAL_GPIO_WritePin>
}
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000274 	.word	0x20000274
 80018bc:	48000400 	.word	0x48000400

080018c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80018c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018f8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80018c4:	f7ff f9a8 	bl	8000c18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018c8:	480c      	ldr	r0, [pc, #48]	@ (80018fc <LoopForever+0x6>)
  ldr r1, =_edata
 80018ca:	490d      	ldr	r1, [pc, #52]	@ (8001900 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001904 <LoopForever+0xe>)
  movs r3, #0
 80018ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018d0:	e002      	b.n	80018d8 <LoopCopyDataInit>

080018d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018d6:	3304      	adds	r3, #4

080018d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018dc:	d3f9      	bcc.n	80018d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018de:	4a0a      	ldr	r2, [pc, #40]	@ (8001908 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018e0:	4c0a      	ldr	r4, [pc, #40]	@ (800190c <LoopForever+0x16>)
  movs r3, #0
 80018e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018e4:	e001      	b.n	80018ea <LoopFillZerobss>

080018e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018e8:	3204      	adds	r2, #4

080018ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018ec:	d3fb      	bcc.n	80018e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018ee:	f004 fb81 	bl	8005ff4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018f2:	f7ff f819 	bl	8000928 <main>

080018f6 <LoopForever>:

LoopForever:
    b LoopForever
 80018f6:	e7fe      	b.n	80018f6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80018f8:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80018fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001900:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001904:	08006974 	.word	0x08006974
  ldr r2, =_sbss
 8001908:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800190c:	200003c4 	.word	0x200003c4

08001910 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001910:	e7fe      	b.n	8001910 <ADC1_2_IRQHandler>
	...

08001914 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001918:	4b08      	ldr	r3, [pc, #32]	@ (800193c <HAL_Init+0x28>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a07      	ldr	r2, [pc, #28]	@ (800193c <HAL_Init+0x28>)
 800191e:	f043 0310 	orr.w	r3, r3, #16
 8001922:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001924:	2003      	movs	r0, #3
 8001926:	f000 f92b 	bl	8001b80 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800192a:	200f      	movs	r0, #15
 800192c:	f000 f808 	bl	8001940 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001930:	f7ff f8de 	bl	8000af0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40022000 	.word	0x40022000

08001940 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001948:	4b12      	ldr	r3, [pc, #72]	@ (8001994 <HAL_InitTick+0x54>)
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	4b12      	ldr	r3, [pc, #72]	@ (8001998 <HAL_InitTick+0x58>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	4619      	mov	r1, r3
 8001952:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001956:	fbb3 f3f1 	udiv	r3, r3, r1
 800195a:	fbb2 f3f3 	udiv	r3, r2, r3
 800195e:	4618      	mov	r0, r3
 8001960:	f000 f943 	bl	8001bea <HAL_SYSTICK_Config>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e00e      	b.n	800198c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2b0f      	cmp	r3, #15
 8001972:	d80a      	bhi.n	800198a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001974:	2200      	movs	r2, #0
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	f04f 30ff 	mov.w	r0, #4294967295
 800197c:	f000 f90b 	bl	8001b96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001980:	4a06      	ldr	r2, [pc, #24]	@ (800199c <HAL_InitTick+0x5c>)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001986:	2300      	movs	r3, #0
 8001988:	e000      	b.n	800198c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
}
 800198c:	4618      	mov	r0, r3
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000004 	.word	0x20000004
 8001998:	20000014 	.word	0x20000014
 800199c:	20000010 	.word	0x20000010

080019a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019a4:	4b06      	ldr	r3, [pc, #24]	@ (80019c0 <HAL_IncTick+0x20>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	461a      	mov	r2, r3
 80019aa:	4b06      	ldr	r3, [pc, #24]	@ (80019c4 <HAL_IncTick+0x24>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4413      	add	r3, r2
 80019b0:	4a04      	ldr	r2, [pc, #16]	@ (80019c4 <HAL_IncTick+0x24>)
 80019b2:	6013      	str	r3, [r2, #0]
}
 80019b4:	bf00      	nop
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	20000014 	.word	0x20000014
 80019c4:	20000278 	.word	0x20000278

080019c8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  return uwTick;  
 80019cc:	4b03      	ldr	r3, [pc, #12]	@ (80019dc <HAL_GetTick+0x14>)
 80019ce:	681b      	ldr	r3, [r3, #0]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	20000278 	.word	0x20000278

080019e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001a24 <__NVIC_SetPriorityGrouping+0x44>)
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019f6:	68ba      	ldr	r2, [r7, #8]
 80019f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019fc:	4013      	ands	r3, r2
 80019fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a12:	4a04      	ldr	r2, [pc, #16]	@ (8001a24 <__NVIC_SetPriorityGrouping+0x44>)
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	60d3      	str	r3, [r2, #12]
}
 8001a18:	bf00      	nop
 8001a1a:	3714      	adds	r7, #20
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr
 8001a24:	e000ed00 	.word	0xe000ed00

08001a28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a2c:	4b04      	ldr	r3, [pc, #16]	@ (8001a40 <__NVIC_GetPriorityGrouping+0x18>)
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	0a1b      	lsrs	r3, r3, #8
 8001a32:	f003 0307 	and.w	r3, r3, #7
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr
 8001a40:	e000ed00 	.word	0xe000ed00

08001a44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	db0b      	blt.n	8001a6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	f003 021f 	and.w	r2, r3, #31
 8001a5c:	4907      	ldr	r1, [pc, #28]	@ (8001a7c <__NVIC_EnableIRQ+0x38>)
 8001a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a62:	095b      	lsrs	r3, r3, #5
 8001a64:	2001      	movs	r0, #1
 8001a66:	fa00 f202 	lsl.w	r2, r0, r2
 8001a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	e000e100 	.word	0xe000e100

08001a80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	6039      	str	r1, [r7, #0]
 8001a8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	db0a      	blt.n	8001aaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	b2da      	uxtb	r2, r3
 8001a98:	490c      	ldr	r1, [pc, #48]	@ (8001acc <__NVIC_SetPriority+0x4c>)
 8001a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9e:	0112      	lsls	r2, r2, #4
 8001aa0:	b2d2      	uxtb	r2, r2
 8001aa2:	440b      	add	r3, r1
 8001aa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001aa8:	e00a      	b.n	8001ac0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	b2da      	uxtb	r2, r3
 8001aae:	4908      	ldr	r1, [pc, #32]	@ (8001ad0 <__NVIC_SetPriority+0x50>)
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	f003 030f 	and.w	r3, r3, #15
 8001ab6:	3b04      	subs	r3, #4
 8001ab8:	0112      	lsls	r2, r2, #4
 8001aba:	b2d2      	uxtb	r2, r2
 8001abc:	440b      	add	r3, r1
 8001abe:	761a      	strb	r2, [r3, #24]
}
 8001ac0:	bf00      	nop
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr
 8001acc:	e000e100 	.word	0xe000e100
 8001ad0:	e000ed00 	.word	0xe000ed00

08001ad4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b089      	sub	sp, #36	@ 0x24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	f1c3 0307 	rsb	r3, r3, #7
 8001aee:	2b04      	cmp	r3, #4
 8001af0:	bf28      	it	cs
 8001af2:	2304      	movcs	r3, #4
 8001af4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	3304      	adds	r3, #4
 8001afa:	2b06      	cmp	r3, #6
 8001afc:	d902      	bls.n	8001b04 <NVIC_EncodePriority+0x30>
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	3b03      	subs	r3, #3
 8001b02:	e000      	b.n	8001b06 <NVIC_EncodePriority+0x32>
 8001b04:	2300      	movs	r3, #0
 8001b06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b08:	f04f 32ff 	mov.w	r2, #4294967295
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	43da      	mvns	r2, r3
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	401a      	ands	r2, r3
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	fa01 f303 	lsl.w	r3, r1, r3
 8001b26:	43d9      	mvns	r1, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b2c:	4313      	orrs	r3, r2
         );
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3724      	adds	r7, #36	@ 0x24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
	...

08001b3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	3b01      	subs	r3, #1
 8001b48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b4c:	d301      	bcc.n	8001b52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e00f      	b.n	8001b72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b52:	4a0a      	ldr	r2, [pc, #40]	@ (8001b7c <SysTick_Config+0x40>)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	3b01      	subs	r3, #1
 8001b58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b5a:	210f      	movs	r1, #15
 8001b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b60:	f7ff ff8e 	bl	8001a80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b64:	4b05      	ldr	r3, [pc, #20]	@ (8001b7c <SysTick_Config+0x40>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b6a:	4b04      	ldr	r3, [pc, #16]	@ (8001b7c <SysTick_Config+0x40>)
 8001b6c:	2207      	movs	r2, #7
 8001b6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b70:	2300      	movs	r3, #0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	e000e010 	.word	0xe000e010

08001b80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f7ff ff29 	bl	80019e0 <__NVIC_SetPriorityGrouping>
}
 8001b8e:	bf00      	nop
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b086      	sub	sp, #24
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	60b9      	str	r1, [r7, #8]
 8001ba0:	607a      	str	r2, [r7, #4]
 8001ba2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ba8:	f7ff ff3e 	bl	8001a28 <__NVIC_GetPriorityGrouping>
 8001bac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	68b9      	ldr	r1, [r7, #8]
 8001bb2:	6978      	ldr	r0, [r7, #20]
 8001bb4:	f7ff ff8e 	bl	8001ad4 <NVIC_EncodePriority>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bbe:	4611      	mov	r1, r2
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff ff5d 	bl	8001a80 <__NVIC_SetPriority>
}
 8001bc6:	bf00      	nop
 8001bc8:	3718      	adds	r7, #24
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b082      	sub	sp, #8
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff ff31 	bl	8001a44 <__NVIC_EnableIRQ>
}
 8001be2:	bf00      	nop
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b082      	sub	sp, #8
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7ff ffa2 	bl	8001b3c <SysTick_Config>
 8001bf8:	4603      	mov	r3, r0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c02:	b480      	push	{r7}
 8001c04:	b083      	sub	sp, #12
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d101      	bne.n	8001c14 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e02e      	b.n	8001c72 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d008      	beq.n	8001c30 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2204      	movs	r2, #4
 8001c22:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e020      	b.n	8001c72 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f022 020e 	bic.w	r2, r2, #14
 8001c3e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f022 0201 	bic.w	r2, r2, #1
 8001c4e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c58:	2101      	movs	r1, #1
 8001c5a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c5e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001c70:	2300      	movs	r3, #0
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr

08001c7e <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b084      	sub	sp, #16
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c86:	2300      	movs	r3, #0
 8001c88:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d005      	beq.n	8001ca0 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2204      	movs	r2, #4
 8001c98:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	73fb      	strb	r3, [r7, #15]
 8001c9e:	e027      	b.n	8001cf0 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f022 020e 	bic.w	r2, r2, #14
 8001cae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f022 0201 	bic.w	r2, r2, #1
 8001cbe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cc8:	2101      	movs	r1, #1
 8001cca:	fa01 f202 	lsl.w	r2, r1, r2
 8001cce:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d003      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	4798      	blx	r3
    }
  }
  return status;
 8001cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
	...

08001cfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b087      	sub	sp, #28
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d06:	2300      	movs	r3, #0
 8001d08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d0a:	e14e      	b.n	8001faa <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	2101      	movs	r1, #1
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	fa01 f303 	lsl.w	r3, r1, r3
 8001d18:	4013      	ands	r3, r2
 8001d1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	f000 8140 	beq.w	8001fa4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f003 0303 	and.w	r3, r3, #3
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d005      	beq.n	8001d3c <HAL_GPIO_Init+0x40>
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f003 0303 	and.w	r3, r3, #3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d130      	bne.n	8001d9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	2203      	movs	r2, #3
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	4013      	ands	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	68da      	ldr	r2, [r3, #12]
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d72:	2201      	movs	r2, #1
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	43db      	mvns	r3, r3
 8001d7c:	693a      	ldr	r2, [r7, #16]
 8001d7e:	4013      	ands	r3, r2
 8001d80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	091b      	lsrs	r3, r3, #4
 8001d88:	f003 0201 	and.w	r2, r3, #1
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f003 0303 	and.w	r3, r3, #3
 8001da6:	2b03      	cmp	r3, #3
 8001da8:	d017      	beq.n	8001dda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	2203      	movs	r2, #3
 8001db6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dba:	43db      	mvns	r3, r3
 8001dbc:	693a      	ldr	r2, [r7, #16]
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	689a      	ldr	r2, [r3, #8]
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	fa02 f303 	lsl.w	r3, r2, r3
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f003 0303 	and.w	r3, r3, #3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d123      	bne.n	8001e2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	08da      	lsrs	r2, r3, #3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	3208      	adds	r2, #8
 8001dee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001df2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	f003 0307 	and.w	r3, r3, #7
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	220f      	movs	r2, #15
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	43db      	mvns	r3, r3
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4013      	ands	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	691a      	ldr	r2, [r3, #16]
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	08da      	lsrs	r2, r3, #3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	3208      	adds	r2, #8
 8001e28:	6939      	ldr	r1, [r7, #16]
 8001e2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	2203      	movs	r2, #3
 8001e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3e:	43db      	mvns	r3, r3
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	4013      	ands	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f003 0203 	and.w	r2, r3, #3
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	f000 809a 	beq.w	8001fa4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e70:	4b55      	ldr	r3, [pc, #340]	@ (8001fc8 <HAL_GPIO_Init+0x2cc>)
 8001e72:	699b      	ldr	r3, [r3, #24]
 8001e74:	4a54      	ldr	r2, [pc, #336]	@ (8001fc8 <HAL_GPIO_Init+0x2cc>)
 8001e76:	f043 0301 	orr.w	r3, r3, #1
 8001e7a:	6193      	str	r3, [r2, #24]
 8001e7c:	4b52      	ldr	r3, [pc, #328]	@ (8001fc8 <HAL_GPIO_Init+0x2cc>)
 8001e7e:	699b      	ldr	r3, [r3, #24]
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	60bb      	str	r3, [r7, #8]
 8001e86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e88:	4a50      	ldr	r2, [pc, #320]	@ (8001fcc <HAL_GPIO_Init+0x2d0>)
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	089b      	lsrs	r3, r3, #2
 8001e8e:	3302      	adds	r3, #2
 8001e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	f003 0303 	and.w	r3, r3, #3
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	220f      	movs	r2, #15
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001eb2:	d013      	beq.n	8001edc <HAL_GPIO_Init+0x1e0>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a46      	ldr	r2, [pc, #280]	@ (8001fd0 <HAL_GPIO_Init+0x2d4>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d00d      	beq.n	8001ed8 <HAL_GPIO_Init+0x1dc>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4a45      	ldr	r2, [pc, #276]	@ (8001fd4 <HAL_GPIO_Init+0x2d8>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d007      	beq.n	8001ed4 <HAL_GPIO_Init+0x1d8>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a44      	ldr	r2, [pc, #272]	@ (8001fd8 <HAL_GPIO_Init+0x2dc>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d101      	bne.n	8001ed0 <HAL_GPIO_Init+0x1d4>
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e006      	b.n	8001ede <HAL_GPIO_Init+0x1e2>
 8001ed0:	2305      	movs	r3, #5
 8001ed2:	e004      	b.n	8001ede <HAL_GPIO_Init+0x1e2>
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	e002      	b.n	8001ede <HAL_GPIO_Init+0x1e2>
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e000      	b.n	8001ede <HAL_GPIO_Init+0x1e2>
 8001edc:	2300      	movs	r3, #0
 8001ede:	697a      	ldr	r2, [r7, #20]
 8001ee0:	f002 0203 	and.w	r2, r2, #3
 8001ee4:	0092      	lsls	r2, r2, #2
 8001ee6:	4093      	lsls	r3, r2
 8001ee8:	693a      	ldr	r2, [r7, #16]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001eee:	4937      	ldr	r1, [pc, #220]	@ (8001fcc <HAL_GPIO_Init+0x2d0>)
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	089b      	lsrs	r3, r3, #2
 8001ef4:	3302      	adds	r3, #2
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001efc:	4b37      	ldr	r3, [pc, #220]	@ (8001fdc <HAL_GPIO_Init+0x2e0>)
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	43db      	mvns	r3, r3
 8001f06:	693a      	ldr	r2, [r7, #16]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d003      	beq.n	8001f20 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001f20:	4a2e      	ldr	r2, [pc, #184]	@ (8001fdc <HAL_GPIO_Init+0x2e0>)
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f26:	4b2d      	ldr	r3, [pc, #180]	@ (8001fdc <HAL_GPIO_Init+0x2e0>)
 8001f28:	68db      	ldr	r3, [r3, #12]
 8001f2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	43db      	mvns	r3, r3
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	4013      	ands	r3, r2
 8001f34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d003      	beq.n	8001f4a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001f4a:	4a24      	ldr	r2, [pc, #144]	@ (8001fdc <HAL_GPIO_Init+0x2e0>)
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f50:	4b22      	ldr	r3, [pc, #136]	@ (8001fdc <HAL_GPIO_Init+0x2e0>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d003      	beq.n	8001f74 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001f6c:	693a      	ldr	r2, [r7, #16]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001f74:	4a19      	ldr	r2, [pc, #100]	@ (8001fdc <HAL_GPIO_Init+0x2e0>)
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f7a:	4b18      	ldr	r3, [pc, #96]	@ (8001fdc <HAL_GPIO_Init+0x2e0>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	43db      	mvns	r3, r3
 8001f84:	693a      	ldr	r2, [r7, #16]
 8001f86:	4013      	ands	r3, r2
 8001f88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d003      	beq.n	8001f9e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f9e:	4a0f      	ldr	r2, [pc, #60]	@ (8001fdc <HAL_GPIO_Init+0x2e0>)
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	f47f aea9 	bne.w	8001d0c <HAL_GPIO_Init+0x10>
  }
}
 8001fba:	bf00      	nop
 8001fbc:	bf00      	nop
 8001fbe:	371c      	adds	r7, #28
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	40010000 	.word	0x40010000
 8001fd0:	48000400 	.word	0x48000400
 8001fd4:	48000800 	.word	0x48000800
 8001fd8:	48000c00 	.word	0x48000c00
 8001fdc:	40010400 	.word	0x40010400

08001fe0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	460b      	mov	r3, r1
 8001fea:	807b      	strh	r3, [r7, #2]
 8001fec:	4613      	mov	r3, r2
 8001fee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ff0:	787b      	ldrb	r3, [r7, #1]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d003      	beq.n	8001ffe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ff6:	887a      	ldrh	r2, [r7, #2]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ffc:	e002      	b.n	8002004 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ffe:	887a      	ldrh	r2, [r7, #2]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d101      	bne.n	8002022 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e08d      	b.n	800213e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002028:	b2db      	uxtb	r3, r3
 800202a:	2b00      	cmp	r3, #0
 800202c:	d106      	bne.n	800203c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2200      	movs	r2, #0
 8002032:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f7fe fc32 	bl	80008a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2224      	movs	r2, #36	@ 0x24
 8002040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f022 0201 	bic.w	r2, r2, #1
 8002052:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685a      	ldr	r2, [r3, #4]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002060:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	689a      	ldr	r2, [r3, #8]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002070:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d107      	bne.n	800208a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	689a      	ldr	r2, [r3, #8]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	e006      	b.n	8002098 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689a      	ldr	r2, [r3, #8]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002096:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	2b02      	cmp	r3, #2
 800209e:	d108      	bne.n	80020b2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80020ae:	605a      	str	r2, [r3, #4]
 80020b0:	e007      	b.n	80020c2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	685a      	ldr	r2, [r3, #4]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	6812      	ldr	r2, [r2, #0]
 80020cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80020d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020d4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	68da      	ldr	r2, [r3, #12]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020e4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	691a      	ldr	r2, [r3, #16]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	699b      	ldr	r3, [r3, #24]
 80020f6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	430a      	orrs	r2, r1
 80020fe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	69d9      	ldr	r1, [r3, #28]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a1a      	ldr	r2, [r3, #32]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	430a      	orrs	r2, r1
 800210e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f042 0201 	orr.w	r2, r2, #1
 800211e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2220      	movs	r2, #32
 800212a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002146:	b480      	push	{r7}
 8002148:	b083      	sub	sp, #12
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
 800214e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002156:	b2db      	uxtb	r3, r3
 8002158:	2b20      	cmp	r3, #32
 800215a:	d138      	bne.n	80021ce <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002162:	2b01      	cmp	r3, #1
 8002164:	d101      	bne.n	800216a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002166:	2302      	movs	r3, #2
 8002168:	e032      	b.n	80021d0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2201      	movs	r2, #1
 800216e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2224      	movs	r2, #36	@ 0x24
 8002176:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f022 0201 	bic.w	r2, r2, #1
 8002188:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002198:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	6819      	ldr	r1, [r3, #0]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	430a      	orrs	r2, r1
 80021a8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f042 0201 	orr.w	r2, r2, #1
 80021b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2220      	movs	r2, #32
 80021be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80021ca:	2300      	movs	r3, #0
 80021cc:	e000      	b.n	80021d0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80021ce:	2302      	movs	r3, #2
  }
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80021dc:	b480      	push	{r7}
 80021de:	b085      	sub	sp, #20
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	2b20      	cmp	r3, #32
 80021f0:	d139      	bne.n	8002266 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d101      	bne.n	8002200 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80021fc:	2302      	movs	r3, #2
 80021fe:	e033      	b.n	8002268 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2201      	movs	r2, #1
 8002204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2224      	movs	r2, #36	@ 0x24
 800220c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f022 0201 	bic.w	r2, r2, #1
 800221e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800222e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	021b      	lsls	r3, r3, #8
 8002234:	68fa      	ldr	r2, [r7, #12]
 8002236:	4313      	orrs	r3, r2
 8002238:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	68fa      	ldr	r2, [r7, #12]
 8002240:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f042 0201 	orr.w	r2, r2, #1
 8002250:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2220      	movs	r2, #32
 8002256:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002262:	2300      	movs	r3, #0
 8002264:	e000      	b.n	8002268 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002266:	2302      	movs	r3, #2
  }
}
 8002268:	4618      	mov	r0, r3
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800227a:	af00      	add	r7, sp, #0
 800227c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002280:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002284:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002286:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800228a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d102      	bne.n	800229a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	f000 bff4 	b.w	8003282 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800229a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800229e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0301 	and.w	r3, r3, #1
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	f000 816d 	beq.w	800258a <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80022b0:	4bb4      	ldr	r3, [pc, #720]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f003 030c 	and.w	r3, r3, #12
 80022b8:	2b04      	cmp	r3, #4
 80022ba:	d00c      	beq.n	80022d6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022bc:	4bb1      	ldr	r3, [pc, #708]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f003 030c 	and.w	r3, r3, #12
 80022c4:	2b08      	cmp	r3, #8
 80022c6:	d157      	bne.n	8002378 <HAL_RCC_OscConfig+0x104>
 80022c8:	4bae      	ldr	r3, [pc, #696]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022d4:	d150      	bne.n	8002378 <HAL_RCC_OscConfig+0x104>
 80022d6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022da:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022de:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80022e2:	fa93 f3a3 	rbit	r3, r3
 80022e6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80022ea:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ee:	fab3 f383 	clz	r3, r3
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80022f6:	d802      	bhi.n	80022fe <HAL_RCC_OscConfig+0x8a>
 80022f8:	4ba2      	ldr	r3, [pc, #648]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	e015      	b.n	800232a <HAL_RCC_OscConfig+0xb6>
 80022fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002302:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002306:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800230a:	fa93 f3a3 	rbit	r3, r3
 800230e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002312:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002316:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800231a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800231e:	fa93 f3a3 	rbit	r3, r3
 8002322:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002326:	4b97      	ldr	r3, [pc, #604]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 8002328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800232e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002332:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002336:	fa92 f2a2 	rbit	r2, r2
 800233a:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800233e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002342:	fab2 f282 	clz	r2, r2
 8002346:	b2d2      	uxtb	r2, r2
 8002348:	f042 0220 	orr.w	r2, r2, #32
 800234c:	b2d2      	uxtb	r2, r2
 800234e:	f002 021f 	and.w	r2, r2, #31
 8002352:	2101      	movs	r1, #1
 8002354:	fa01 f202 	lsl.w	r2, r1, r2
 8002358:	4013      	ands	r3, r2
 800235a:	2b00      	cmp	r3, #0
 800235c:	f000 8114 	beq.w	8002588 <HAL_RCC_OscConfig+0x314>
 8002360:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002364:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	2b00      	cmp	r3, #0
 800236e:	f040 810b 	bne.w	8002588 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	f000 bf85 	b.w	8003282 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002378:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800237c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002388:	d106      	bne.n	8002398 <HAL_RCC_OscConfig+0x124>
 800238a:	4b7e      	ldr	r3, [pc, #504]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a7d      	ldr	r2, [pc, #500]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 8002390:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002394:	6013      	str	r3, [r2, #0]
 8002396:	e036      	b.n	8002406 <HAL_RCC_OscConfig+0x192>
 8002398:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800239c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d10c      	bne.n	80023c2 <HAL_RCC_OscConfig+0x14e>
 80023a8:	4b76      	ldr	r3, [pc, #472]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a75      	ldr	r2, [pc, #468]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80023ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023b2:	6013      	str	r3, [r2, #0]
 80023b4:	4b73      	ldr	r3, [pc, #460]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a72      	ldr	r2, [pc, #456]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80023ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023be:	6013      	str	r3, [r2, #0]
 80023c0:	e021      	b.n	8002406 <HAL_RCC_OscConfig+0x192>
 80023c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023c6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023d2:	d10c      	bne.n	80023ee <HAL_RCC_OscConfig+0x17a>
 80023d4:	4b6b      	ldr	r3, [pc, #428]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a6a      	ldr	r2, [pc, #424]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80023da:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023de:	6013      	str	r3, [r2, #0]
 80023e0:	4b68      	ldr	r3, [pc, #416]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a67      	ldr	r2, [pc, #412]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80023e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023ea:	6013      	str	r3, [r2, #0]
 80023ec:	e00b      	b.n	8002406 <HAL_RCC_OscConfig+0x192>
 80023ee:	4b65      	ldr	r3, [pc, #404]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a64      	ldr	r2, [pc, #400]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80023f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023f8:	6013      	str	r3, [r2, #0]
 80023fa:	4b62      	ldr	r3, [pc, #392]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a61      	ldr	r2, [pc, #388]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 8002400:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002404:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002406:	4b5f      	ldr	r3, [pc, #380]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 8002408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800240a:	f023 020f 	bic.w	r2, r3, #15
 800240e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002412:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	495a      	ldr	r1, [pc, #360]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 800241c:	4313      	orrs	r3, r2
 800241e:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002420:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002424:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d054      	beq.n	80024da <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002430:	f7ff faca 	bl	80019c8 <HAL_GetTick>
 8002434:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002438:	e00a      	b.n	8002450 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800243a:	f7ff fac5 	bl	80019c8 <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b64      	cmp	r3, #100	@ 0x64
 8002448:	d902      	bls.n	8002450 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	f000 bf19 	b.w	8003282 <HAL_RCC_OscConfig+0x100e>
 8002450:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002454:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002458:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800245c:	fa93 f3a3 	rbit	r3, r3
 8002460:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002464:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002468:	fab3 f383 	clz	r3, r3
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002470:	d802      	bhi.n	8002478 <HAL_RCC_OscConfig+0x204>
 8002472:	4b44      	ldr	r3, [pc, #272]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	e015      	b.n	80024a4 <HAL_RCC_OscConfig+0x230>
 8002478:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800247c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002480:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002484:	fa93 f3a3 	rbit	r3, r3
 8002488:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800248c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002490:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002494:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002498:	fa93 f3a3 	rbit	r3, r3
 800249c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80024a0:	4b38      	ldr	r3, [pc, #224]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 80024a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80024a8:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80024ac:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80024b0:	fa92 f2a2 	rbit	r2, r2
 80024b4:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80024b8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80024bc:	fab2 f282 	clz	r2, r2
 80024c0:	b2d2      	uxtb	r2, r2
 80024c2:	f042 0220 	orr.w	r2, r2, #32
 80024c6:	b2d2      	uxtb	r2, r2
 80024c8:	f002 021f 	and.w	r2, r2, #31
 80024cc:	2101      	movs	r1, #1
 80024ce:	fa01 f202 	lsl.w	r2, r1, r2
 80024d2:	4013      	ands	r3, r2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d0b0      	beq.n	800243a <HAL_RCC_OscConfig+0x1c6>
 80024d8:	e057      	b.n	800258a <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024da:	f7ff fa75 	bl	80019c8 <HAL_GetTick>
 80024de:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024e2:	e00a      	b.n	80024fa <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024e4:	f7ff fa70 	bl	80019c8 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2b64      	cmp	r3, #100	@ 0x64
 80024f2:	d902      	bls.n	80024fa <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	f000 bec4 	b.w	8003282 <HAL_RCC_OscConfig+0x100e>
 80024fa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024fe:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002502:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002506:	fa93 f3a3 	rbit	r3, r3
 800250a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 800250e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002512:	fab3 f383 	clz	r3, r3
 8002516:	b2db      	uxtb	r3, r3
 8002518:	2b3f      	cmp	r3, #63	@ 0x3f
 800251a:	d802      	bhi.n	8002522 <HAL_RCC_OscConfig+0x2ae>
 800251c:	4b19      	ldr	r3, [pc, #100]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	e015      	b.n	800254e <HAL_RCC_OscConfig+0x2da>
 8002522:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002526:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800252a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800252e:	fa93 f3a3 	rbit	r3, r3
 8002532:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002536:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800253a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800253e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002542:	fa93 f3a3 	rbit	r3, r3
 8002546:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800254a:	4b0e      	ldr	r3, [pc, #56]	@ (8002584 <HAL_RCC_OscConfig+0x310>)
 800254c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002552:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002556:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800255a:	fa92 f2a2 	rbit	r2, r2
 800255e:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002562:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002566:	fab2 f282 	clz	r2, r2
 800256a:	b2d2      	uxtb	r2, r2
 800256c:	f042 0220 	orr.w	r2, r2, #32
 8002570:	b2d2      	uxtb	r2, r2
 8002572:	f002 021f 	and.w	r2, r2, #31
 8002576:	2101      	movs	r1, #1
 8002578:	fa01 f202 	lsl.w	r2, r1, r2
 800257c:	4013      	ands	r3, r2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1b0      	bne.n	80024e4 <HAL_RCC_OscConfig+0x270>
 8002582:	e002      	b.n	800258a <HAL_RCC_OscConfig+0x316>
 8002584:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002588:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800258a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800258e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	f000 816c 	beq.w	8002878 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80025a0:	4bcc      	ldr	r3, [pc, #816]	@ (80028d4 <HAL_RCC_OscConfig+0x660>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f003 030c 	and.w	r3, r3, #12
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d00b      	beq.n	80025c4 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80025ac:	4bc9      	ldr	r3, [pc, #804]	@ (80028d4 <HAL_RCC_OscConfig+0x660>)
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f003 030c 	and.w	r3, r3, #12
 80025b4:	2b08      	cmp	r3, #8
 80025b6:	d16d      	bne.n	8002694 <HAL_RCC_OscConfig+0x420>
 80025b8:	4bc6      	ldr	r3, [pc, #792]	@ (80028d4 <HAL_RCC_OscConfig+0x660>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d167      	bne.n	8002694 <HAL_RCC_OscConfig+0x420>
 80025c4:	2302      	movs	r3, #2
 80025c6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ca:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80025ce:	fa93 f3a3 	rbit	r3, r3
 80025d2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80025d6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025da:	fab3 f383 	clz	r3, r3
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80025e2:	d802      	bhi.n	80025ea <HAL_RCC_OscConfig+0x376>
 80025e4:	4bbb      	ldr	r3, [pc, #748]	@ (80028d4 <HAL_RCC_OscConfig+0x660>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	e013      	b.n	8002612 <HAL_RCC_OscConfig+0x39e>
 80025ea:	2302      	movs	r3, #2
 80025ec:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f0:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80025f4:	fa93 f3a3 	rbit	r3, r3
 80025f8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80025fc:	2302      	movs	r3, #2
 80025fe:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002602:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002606:	fa93 f3a3 	rbit	r3, r3
 800260a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 800260e:	4bb1      	ldr	r3, [pc, #708]	@ (80028d4 <HAL_RCC_OscConfig+0x660>)
 8002610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002612:	2202      	movs	r2, #2
 8002614:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002618:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800261c:	fa92 f2a2 	rbit	r2, r2
 8002620:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002624:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002628:	fab2 f282 	clz	r2, r2
 800262c:	b2d2      	uxtb	r2, r2
 800262e:	f042 0220 	orr.w	r2, r2, #32
 8002632:	b2d2      	uxtb	r2, r2
 8002634:	f002 021f 	and.w	r2, r2, #31
 8002638:	2101      	movs	r1, #1
 800263a:	fa01 f202 	lsl.w	r2, r1, r2
 800263e:	4013      	ands	r3, r2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00a      	beq.n	800265a <HAL_RCC_OscConfig+0x3e6>
 8002644:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002648:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	691b      	ldr	r3, [r3, #16]
 8002650:	2b01      	cmp	r3, #1
 8002652:	d002      	beq.n	800265a <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	f000 be14 	b.w	8003282 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265a:	4b9e      	ldr	r3, [pc, #632]	@ (80028d4 <HAL_RCC_OscConfig+0x660>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002662:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002666:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	695b      	ldr	r3, [r3, #20]
 800266e:	21f8      	movs	r1, #248	@ 0xf8
 8002670:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002674:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002678:	fa91 f1a1 	rbit	r1, r1
 800267c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002680:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002684:	fab1 f181 	clz	r1, r1
 8002688:	b2c9      	uxtb	r1, r1
 800268a:	408b      	lsls	r3, r1
 800268c:	4991      	ldr	r1, [pc, #580]	@ (80028d4 <HAL_RCC_OscConfig+0x660>)
 800268e:	4313      	orrs	r3, r2
 8002690:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002692:	e0f1      	b.n	8002878 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002694:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002698:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	691b      	ldr	r3, [r3, #16]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f000 8083 	beq.w	80027ac <HAL_RCC_OscConfig+0x538>
 80026a6:	2301      	movs	r3, #1
 80026a8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ac:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80026b0:	fa93 f3a3 	rbit	r3, r3
 80026b4:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80026b8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026bc:	fab3 f383 	clz	r3, r3
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80026c6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	461a      	mov	r2, r3
 80026ce:	2301      	movs	r3, #1
 80026d0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d2:	f7ff f979 	bl	80019c8 <HAL_GetTick>
 80026d6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026da:	e00a      	b.n	80026f2 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026dc:	f7ff f974 	bl	80019c8 <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d902      	bls.n	80026f2 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	f000 bdc8 	b.w	8003282 <HAL_RCC_OscConfig+0x100e>
 80026f2:	2302      	movs	r3, #2
 80026f4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80026fc:	fa93 f3a3 	rbit	r3, r3
 8002700:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002704:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002708:	fab3 f383 	clz	r3, r3
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002710:	d802      	bhi.n	8002718 <HAL_RCC_OscConfig+0x4a4>
 8002712:	4b70      	ldr	r3, [pc, #448]	@ (80028d4 <HAL_RCC_OscConfig+0x660>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	e013      	b.n	8002740 <HAL_RCC_OscConfig+0x4cc>
 8002718:	2302      	movs	r3, #2
 800271a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002722:	fa93 f3a3 	rbit	r3, r3
 8002726:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800272a:	2302      	movs	r3, #2
 800272c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002730:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002734:	fa93 f3a3 	rbit	r3, r3
 8002738:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800273c:	4b65      	ldr	r3, [pc, #404]	@ (80028d4 <HAL_RCC_OscConfig+0x660>)
 800273e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002740:	2202      	movs	r2, #2
 8002742:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002746:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800274a:	fa92 f2a2 	rbit	r2, r2
 800274e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002752:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002756:	fab2 f282 	clz	r2, r2
 800275a:	b2d2      	uxtb	r2, r2
 800275c:	f042 0220 	orr.w	r2, r2, #32
 8002760:	b2d2      	uxtb	r2, r2
 8002762:	f002 021f 	and.w	r2, r2, #31
 8002766:	2101      	movs	r1, #1
 8002768:	fa01 f202 	lsl.w	r2, r1, r2
 800276c:	4013      	ands	r3, r2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d0b4      	beq.n	80026dc <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002772:	4b58      	ldr	r3, [pc, #352]	@ (80028d4 <HAL_RCC_OscConfig+0x660>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800277a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800277e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	695b      	ldr	r3, [r3, #20]
 8002786:	21f8      	movs	r1, #248	@ 0xf8
 8002788:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002790:	fa91 f1a1 	rbit	r1, r1
 8002794:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002798:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800279c:	fab1 f181 	clz	r1, r1
 80027a0:	b2c9      	uxtb	r1, r1
 80027a2:	408b      	lsls	r3, r1
 80027a4:	494b      	ldr	r1, [pc, #300]	@ (80028d4 <HAL_RCC_OscConfig+0x660>)
 80027a6:	4313      	orrs	r3, r2
 80027a8:	600b      	str	r3, [r1, #0]
 80027aa:	e065      	b.n	8002878 <HAL_RCC_OscConfig+0x604>
 80027ac:	2301      	movs	r3, #1
 80027ae:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80027b6:	fa93 f3a3 	rbit	r3, r3
 80027ba:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 80027be:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027c2:	fab3 f383 	clz	r3, r3
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80027cc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	461a      	mov	r2, r3
 80027d4:	2300      	movs	r3, #0
 80027d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d8:	f7ff f8f6 	bl	80019c8 <HAL_GetTick>
 80027dc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027e0:	e00a      	b.n	80027f8 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027e2:	f7ff f8f1 	bl	80019c8 <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d902      	bls.n	80027f8 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	f000 bd45 	b.w	8003282 <HAL_RCC_OscConfig+0x100e>
 80027f8:	2302      	movs	r3, #2
 80027fa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027fe:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002802:	fa93 f3a3 	rbit	r3, r3
 8002806:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800280a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800280e:	fab3 f383 	clz	r3, r3
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b3f      	cmp	r3, #63	@ 0x3f
 8002816:	d802      	bhi.n	800281e <HAL_RCC_OscConfig+0x5aa>
 8002818:	4b2e      	ldr	r3, [pc, #184]	@ (80028d4 <HAL_RCC_OscConfig+0x660>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	e013      	b.n	8002846 <HAL_RCC_OscConfig+0x5d2>
 800281e:	2302      	movs	r3, #2
 8002820:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002824:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002828:	fa93 f3a3 	rbit	r3, r3
 800282c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002830:	2302      	movs	r3, #2
 8002832:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002836:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800283a:	fa93 f3a3 	rbit	r3, r3
 800283e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002842:	4b24      	ldr	r3, [pc, #144]	@ (80028d4 <HAL_RCC_OscConfig+0x660>)
 8002844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002846:	2202      	movs	r2, #2
 8002848:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800284c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002850:	fa92 f2a2 	rbit	r2, r2
 8002854:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002858:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800285c:	fab2 f282 	clz	r2, r2
 8002860:	b2d2      	uxtb	r2, r2
 8002862:	f042 0220 	orr.w	r2, r2, #32
 8002866:	b2d2      	uxtb	r2, r2
 8002868:	f002 021f 	and.w	r2, r2, #31
 800286c:	2101      	movs	r1, #1
 800286e:	fa01 f202 	lsl.w	r2, r1, r2
 8002872:	4013      	ands	r3, r2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d1b4      	bne.n	80027e2 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002878:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800287c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0308 	and.w	r3, r3, #8
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 8115 	beq.w	8002ab8 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800288e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002892:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d07e      	beq.n	800299c <HAL_RCC_OscConfig+0x728>
 800289e:	2301      	movs	r3, #1
 80028a0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80028a8:	fa93 f3a3 	rbit	r3, r3
 80028ac:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80028b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028b4:	fab3 f383 	clz	r3, r3
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	461a      	mov	r2, r3
 80028bc:	4b06      	ldr	r3, [pc, #24]	@ (80028d8 <HAL_RCC_OscConfig+0x664>)
 80028be:	4413      	add	r3, r2
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	461a      	mov	r2, r3
 80028c4:	2301      	movs	r3, #1
 80028c6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028c8:	f7ff f87e 	bl	80019c8 <HAL_GetTick>
 80028cc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028d0:	e00f      	b.n	80028f2 <HAL_RCC_OscConfig+0x67e>
 80028d2:	bf00      	nop
 80028d4:	40021000 	.word	0x40021000
 80028d8:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028dc:	f7ff f874 	bl	80019c8 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d902      	bls.n	80028f2 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	f000 bcc8 	b.w	8003282 <HAL_RCC_OscConfig+0x100e>
 80028f2:	2302      	movs	r3, #2
 80028f4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80028fc:	fa93 f3a3 	rbit	r3, r3
 8002900:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002904:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002908:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800290c:	2202      	movs	r2, #2
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002914:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	fa93 f2a3 	rbit	r2, r3
 800291e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002922:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800292c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002930:	2202      	movs	r2, #2
 8002932:	601a      	str	r2, [r3, #0]
 8002934:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002938:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	fa93 f2a3 	rbit	r2, r3
 8002942:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002946:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800294a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800294c:	4bb0      	ldr	r3, [pc, #704]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 800294e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002950:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002954:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002958:	2102      	movs	r1, #2
 800295a:	6019      	str	r1, [r3, #0]
 800295c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002960:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	fa93 f1a3 	rbit	r1, r3
 800296a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800296e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002972:	6019      	str	r1, [r3, #0]
  return result;
 8002974:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002978:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	fab3 f383 	clz	r3, r3
 8002982:	b2db      	uxtb	r3, r3
 8002984:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002988:	b2db      	uxtb	r3, r3
 800298a:	f003 031f 	and.w	r3, r3, #31
 800298e:	2101      	movs	r1, #1
 8002990:	fa01 f303 	lsl.w	r3, r1, r3
 8002994:	4013      	ands	r3, r2
 8002996:	2b00      	cmp	r3, #0
 8002998:	d0a0      	beq.n	80028dc <HAL_RCC_OscConfig+0x668>
 800299a:	e08d      	b.n	8002ab8 <HAL_RCC_OscConfig+0x844>
 800299c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80029a4:	2201      	movs	r2, #1
 80029a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ac:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	fa93 f2a3 	rbit	r2, r3
 80029b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ba:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80029be:	601a      	str	r2, [r3, #0]
  return result;
 80029c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029c4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80029c8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029ca:	fab3 f383 	clz	r3, r3
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	461a      	mov	r2, r3
 80029d2:	4b90      	ldr	r3, [pc, #576]	@ (8002c14 <HAL_RCC_OscConfig+0x9a0>)
 80029d4:	4413      	add	r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	461a      	mov	r2, r3
 80029da:	2300      	movs	r3, #0
 80029dc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029de:	f7fe fff3 	bl	80019c8 <HAL_GetTick>
 80029e2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029e6:	e00a      	b.n	80029fe <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029e8:	f7fe ffee 	bl	80019c8 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d902      	bls.n	80029fe <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	f000 bc42 	b.w	8003282 <HAL_RCC_OscConfig+0x100e>
 80029fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a02:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002a06:	2202      	movs	r2, #2
 8002a08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a0e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	fa93 f2a3 	rbit	r2, r3
 8002a18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a1c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a26:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002a2a:	2202      	movs	r2, #2
 8002a2c:	601a      	str	r2, [r3, #0]
 8002a2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a32:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	fa93 f2a3 	rbit	r2, r3
 8002a3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a40:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002a44:	601a      	str	r2, [r3, #0]
 8002a46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a4a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002a4e:	2202      	movs	r2, #2
 8002a50:	601a      	str	r2, [r3, #0]
 8002a52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a56:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	fa93 f2a3 	rbit	r2, r3
 8002a60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a64:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002a68:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a6a:	4b69      	ldr	r3, [pc, #420]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002a6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a72:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002a76:	2102      	movs	r1, #2
 8002a78:	6019      	str	r1, [r3, #0]
 8002a7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a7e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	fa93 f1a3 	rbit	r1, r3
 8002a88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a8c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a90:	6019      	str	r1, [r3, #0]
  return result;
 8002a92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a96:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	fab3 f383 	clz	r3, r3
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	f003 031f 	and.w	r3, r3, #31
 8002aac:	2101      	movs	r1, #1
 8002aae:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d197      	bne.n	80029e8 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ab8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002abc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0304 	and.w	r3, r3, #4
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f000 819e 	beq.w	8002e0a <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ad4:	4b4e      	ldr	r3, [pc, #312]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002ad6:	69db      	ldr	r3, [r3, #28]
 8002ad8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d116      	bne.n	8002b0e <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ae0:	4b4b      	ldr	r3, [pc, #300]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002ae2:	69db      	ldr	r3, [r3, #28]
 8002ae4:	4a4a      	ldr	r2, [pc, #296]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002ae6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002aea:	61d3      	str	r3, [r2, #28]
 8002aec:	4b48      	ldr	r3, [pc, #288]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002aee:	69db      	ldr	r3, [r3, #28]
 8002af0:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002af4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af8:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002afc:	601a      	str	r2, [r3, #0]
 8002afe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b02:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002b06:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b0e:	4b42      	ldr	r3, [pc, #264]	@ (8002c18 <HAL_RCC_OscConfig+0x9a4>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d11a      	bne.n	8002b50 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b1a:	4b3f      	ldr	r3, [pc, #252]	@ (8002c18 <HAL_RCC_OscConfig+0x9a4>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a3e      	ldr	r2, [pc, #248]	@ (8002c18 <HAL_RCC_OscConfig+0x9a4>)
 8002b20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b24:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b26:	f7fe ff4f 	bl	80019c8 <HAL_GetTick>
 8002b2a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b2e:	e009      	b.n	8002b44 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b30:	f7fe ff4a 	bl	80019c8 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b64      	cmp	r3, #100	@ 0x64
 8002b3e:	d901      	bls.n	8002b44 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e39e      	b.n	8003282 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b44:	4b34      	ldr	r3, [pc, #208]	@ (8002c18 <HAL_RCC_OscConfig+0x9a4>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d0ef      	beq.n	8002b30 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b54:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d106      	bne.n	8002b6e <HAL_RCC_OscConfig+0x8fa>
 8002b60:	4b2b      	ldr	r3, [pc, #172]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002b62:	6a1b      	ldr	r3, [r3, #32]
 8002b64:	4a2a      	ldr	r2, [pc, #168]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002b66:	f043 0301 	orr.w	r3, r3, #1
 8002b6a:	6213      	str	r3, [r2, #32]
 8002b6c:	e035      	b.n	8002bda <HAL_RCC_OscConfig+0x966>
 8002b6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b72:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d10c      	bne.n	8002b98 <HAL_RCC_OscConfig+0x924>
 8002b7e:	4b24      	ldr	r3, [pc, #144]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002b80:	6a1b      	ldr	r3, [r3, #32]
 8002b82:	4a23      	ldr	r2, [pc, #140]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002b84:	f023 0301 	bic.w	r3, r3, #1
 8002b88:	6213      	str	r3, [r2, #32]
 8002b8a:	4b21      	ldr	r3, [pc, #132]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002b8c:	6a1b      	ldr	r3, [r3, #32]
 8002b8e:	4a20      	ldr	r2, [pc, #128]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002b90:	f023 0304 	bic.w	r3, r3, #4
 8002b94:	6213      	str	r3, [r2, #32]
 8002b96:	e020      	b.n	8002bda <HAL_RCC_OscConfig+0x966>
 8002b98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b9c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	2b05      	cmp	r3, #5
 8002ba6:	d10c      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x94e>
 8002ba8:	4b19      	ldr	r3, [pc, #100]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	4a18      	ldr	r2, [pc, #96]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002bae:	f043 0304 	orr.w	r3, r3, #4
 8002bb2:	6213      	str	r3, [r2, #32]
 8002bb4:	4b16      	ldr	r3, [pc, #88]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002bb6:	6a1b      	ldr	r3, [r3, #32]
 8002bb8:	4a15      	ldr	r2, [pc, #84]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002bba:	f043 0301 	orr.w	r3, r3, #1
 8002bbe:	6213      	str	r3, [r2, #32]
 8002bc0:	e00b      	b.n	8002bda <HAL_RCC_OscConfig+0x966>
 8002bc2:	4b13      	ldr	r3, [pc, #76]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002bc4:	6a1b      	ldr	r3, [r3, #32]
 8002bc6:	4a12      	ldr	r2, [pc, #72]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002bc8:	f023 0301 	bic.w	r3, r3, #1
 8002bcc:	6213      	str	r3, [r2, #32]
 8002bce:	4b10      	ldr	r3, [pc, #64]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002bd0:	6a1b      	ldr	r3, [r3, #32]
 8002bd2:	4a0f      	ldr	r2, [pc, #60]	@ (8002c10 <HAL_RCC_OscConfig+0x99c>)
 8002bd4:	f023 0304 	bic.w	r3, r3, #4
 8002bd8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bde:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	f000 8087 	beq.w	8002cfa <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bec:	f7fe feec 	bl	80019c8 <HAL_GetTick>
 8002bf0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bf4:	e012      	b.n	8002c1c <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bf6:	f7fe fee7 	bl	80019c8 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d908      	bls.n	8002c1c <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e339      	b.n	8003282 <HAL_RCC_OscConfig+0x100e>
 8002c0e:	bf00      	nop
 8002c10:	40021000 	.word	0x40021000
 8002c14:	10908120 	.word	0x10908120
 8002c18:	40007000 	.word	0x40007000
 8002c1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c20:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c24:	2202      	movs	r2, #2
 8002c26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c2c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	fa93 f2a3 	rbit	r2, r3
 8002c36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c3a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002c3e:	601a      	str	r2, [r3, #0]
 8002c40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c44:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002c48:	2202      	movs	r2, #2
 8002c4a:	601a      	str	r2, [r3, #0]
 8002c4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c50:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	fa93 f2a3 	rbit	r2, r3
 8002c5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c5e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002c62:	601a      	str	r2, [r3, #0]
  return result;
 8002c64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c68:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002c6c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c6e:	fab3 f383 	clz	r3, r3
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d102      	bne.n	8002c84 <HAL_RCC_OscConfig+0xa10>
 8002c7e:	4b98      	ldr	r3, [pc, #608]	@ (8002ee0 <HAL_RCC_OscConfig+0xc6c>)
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	e013      	b.n	8002cac <HAL_RCC_OscConfig+0xa38>
 8002c84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c88:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002c8c:	2202      	movs	r2, #2
 8002c8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c94:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	fa93 f2a3 	rbit	r2, r3
 8002c9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002ca6:	601a      	str	r2, [r3, #0]
 8002ca8:	4b8d      	ldr	r3, [pc, #564]	@ (8002ee0 <HAL_RCC_OscConfig+0xc6c>)
 8002caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cb0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002cb4:	2102      	movs	r1, #2
 8002cb6:	6011      	str	r1, [r2, #0]
 8002cb8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cbc:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002cc0:	6812      	ldr	r2, [r2, #0]
 8002cc2:	fa92 f1a2 	rbit	r1, r2
 8002cc6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cca:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002cce:	6011      	str	r1, [r2, #0]
  return result;
 8002cd0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cd4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002cd8:	6812      	ldr	r2, [r2, #0]
 8002cda:	fab2 f282 	clz	r2, r2
 8002cde:	b2d2      	uxtb	r2, r2
 8002ce0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ce4:	b2d2      	uxtb	r2, r2
 8002ce6:	f002 021f 	and.w	r2, r2, #31
 8002cea:	2101      	movs	r1, #1
 8002cec:	fa01 f202 	lsl.w	r2, r1, r2
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	f43f af7f 	beq.w	8002bf6 <HAL_RCC_OscConfig+0x982>
 8002cf8:	e07d      	b.n	8002df6 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cfa:	f7fe fe65 	bl	80019c8 <HAL_GetTick>
 8002cfe:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d02:	e00b      	b.n	8002d1c <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d04:	f7fe fe60 	bl	80019c8 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d901      	bls.n	8002d1c <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e2b2      	b.n	8003282 <HAL_RCC_OscConfig+0x100e>
 8002d1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d20:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002d24:	2202      	movs	r2, #2
 8002d26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d2c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	fa93 f2a3 	rbit	r2, r3
 8002d36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d3a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d44:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002d48:	2202      	movs	r2, #2
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d50:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	fa93 f2a3 	rbit	r2, r3
 8002d5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d5e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002d62:	601a      	str	r2, [r3, #0]
  return result;
 8002d64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d68:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002d6c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d6e:	fab3 f383 	clz	r3, r3
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d102      	bne.n	8002d84 <HAL_RCC_OscConfig+0xb10>
 8002d7e:	4b58      	ldr	r3, [pc, #352]	@ (8002ee0 <HAL_RCC_OscConfig+0xc6c>)
 8002d80:	6a1b      	ldr	r3, [r3, #32]
 8002d82:	e013      	b.n	8002dac <HAL_RCC_OscConfig+0xb38>
 8002d84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d88:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002d8c:	2202      	movs	r2, #2
 8002d8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d94:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	fa93 f2a3 	rbit	r2, r3
 8002d9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002da2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	4b4d      	ldr	r3, [pc, #308]	@ (8002ee0 <HAL_RCC_OscConfig+0xc6c>)
 8002daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002db0:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002db4:	2102      	movs	r1, #2
 8002db6:	6011      	str	r1, [r2, #0]
 8002db8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002dbc:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002dc0:	6812      	ldr	r2, [r2, #0]
 8002dc2:	fa92 f1a2 	rbit	r1, r2
 8002dc6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002dca:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002dce:	6011      	str	r1, [r2, #0]
  return result;
 8002dd0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002dd4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002dd8:	6812      	ldr	r2, [r2, #0]
 8002dda:	fab2 f282 	clz	r2, r2
 8002dde:	b2d2      	uxtb	r2, r2
 8002de0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002de4:	b2d2      	uxtb	r2, r2
 8002de6:	f002 021f 	and.w	r2, r2, #31
 8002dea:	2101      	movs	r1, #1
 8002dec:	fa01 f202 	lsl.w	r2, r1, r2
 8002df0:	4013      	ands	r3, r2
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d186      	bne.n	8002d04 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002df6:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d105      	bne.n	8002e0a <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dfe:	4b38      	ldr	r3, [pc, #224]	@ (8002ee0 <HAL_RCC_OscConfig+0xc6c>)
 8002e00:	69db      	ldr	r3, [r3, #28]
 8002e02:	4a37      	ldr	r2, [pc, #220]	@ (8002ee0 <HAL_RCC_OscConfig+0xc6c>)
 8002e04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e08:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e0e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	69db      	ldr	r3, [r3, #28]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	f000 8232 	beq.w	8003280 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e1c:	4b30      	ldr	r3, [pc, #192]	@ (8002ee0 <HAL_RCC_OscConfig+0xc6c>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f003 030c 	and.w	r3, r3, #12
 8002e24:	2b08      	cmp	r3, #8
 8002e26:	f000 8201 	beq.w	800322c <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e2e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	69db      	ldr	r3, [r3, #28]
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	f040 8157 	bne.w	80030ea <HAL_RCC_OscConfig+0xe76>
 8002e3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e40:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002e44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002e48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e4e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	fa93 f2a3 	rbit	r2, r3
 8002e58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e5c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002e60:	601a      	str	r2, [r3, #0]
  return result;
 8002e62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e66:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002e6a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e6c:	fab3 f383 	clz	r3, r3
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002e76:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	461a      	mov	r2, r3
 8002e7e:	2300      	movs	r3, #0
 8002e80:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e82:	f7fe fda1 	bl	80019c8 <HAL_GetTick>
 8002e86:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e8a:	e009      	b.n	8002ea0 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e8c:	f7fe fd9c 	bl	80019c8 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002e96:	1ad3      	subs	r3, r2, r3
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d901      	bls.n	8002ea0 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	e1f0      	b.n	8003282 <HAL_RCC_OscConfig+0x100e>
 8002ea0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ea4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002ea8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002eac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eb2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	fa93 f2a3 	rbit	r2, r3
 8002ebc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ec0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002ec4:	601a      	str	r2, [r3, #0]
  return result;
 8002ec6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eca:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002ece:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ed0:	fab3 f383 	clz	r3, r3
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ed8:	d804      	bhi.n	8002ee4 <HAL_RCC_OscConfig+0xc70>
 8002eda:	4b01      	ldr	r3, [pc, #4]	@ (8002ee0 <HAL_RCC_OscConfig+0xc6c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	e029      	b.n	8002f34 <HAL_RCC_OscConfig+0xcc0>
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ee8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002eec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ef0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ef6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	fa93 f2a3 	rbit	r2, r3
 8002f00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f04:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f0e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002f12:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f1c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	fa93 f2a3 	rbit	r2, r3
 8002f26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f2a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	4bc3      	ldr	r3, [pc, #780]	@ (8003240 <HAL_RCC_OscConfig+0xfcc>)
 8002f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f34:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f38:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002f3c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002f40:	6011      	str	r1, [r2, #0]
 8002f42:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f46:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002f4a:	6812      	ldr	r2, [r2, #0]
 8002f4c:	fa92 f1a2 	rbit	r1, r2
 8002f50:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f54:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002f58:	6011      	str	r1, [r2, #0]
  return result;
 8002f5a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f5e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002f62:	6812      	ldr	r2, [r2, #0]
 8002f64:	fab2 f282 	clz	r2, r2
 8002f68:	b2d2      	uxtb	r2, r2
 8002f6a:	f042 0220 	orr.w	r2, r2, #32
 8002f6e:	b2d2      	uxtb	r2, r2
 8002f70:	f002 021f 	and.w	r2, r2, #31
 8002f74:	2101      	movs	r1, #1
 8002f76:	fa01 f202 	lsl.w	r2, r1, r2
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d185      	bne.n	8002e8c <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f80:	4baf      	ldr	r3, [pc, #700]	@ (8003240 <HAL_RCC_OscConfig+0xfcc>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002f88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f8c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002f94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f98:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	6a1b      	ldr	r3, [r3, #32]
 8002fa0:	430b      	orrs	r3, r1
 8002fa2:	49a7      	ldr	r1, [pc, #668]	@ (8003240 <HAL_RCC_OscConfig+0xfcc>)
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	604b      	str	r3, [r1, #4]
 8002fa8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fac:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002fb0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002fb4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fba:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	fa93 f2a3 	rbit	r2, r3
 8002fc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fc8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002fcc:	601a      	str	r2, [r3, #0]
  return result;
 8002fce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fd2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002fd6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fd8:	fab3 f383 	clz	r3, r3
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002fe2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	461a      	mov	r2, r3
 8002fea:	2301      	movs	r3, #1
 8002fec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fee:	f7fe fceb 	bl	80019c8 <HAL_GetTick>
 8002ff2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ff6:	e009      	b.n	800300c <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ff8:	f7fe fce6 	bl	80019c8 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	2b02      	cmp	r3, #2
 8003006:	d901      	bls.n	800300c <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e13a      	b.n	8003282 <HAL_RCC_OscConfig+0x100e>
 800300c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003010:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003014:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003018:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800301a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800301e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	fa93 f2a3 	rbit	r2, r3
 8003028:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800302c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003030:	601a      	str	r2, [r3, #0]
  return result;
 8003032:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003036:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800303a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800303c:	fab3 f383 	clz	r3, r3
 8003040:	b2db      	uxtb	r3, r3
 8003042:	2b3f      	cmp	r3, #63	@ 0x3f
 8003044:	d802      	bhi.n	800304c <HAL_RCC_OscConfig+0xdd8>
 8003046:	4b7e      	ldr	r3, [pc, #504]	@ (8003240 <HAL_RCC_OscConfig+0xfcc>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	e027      	b.n	800309c <HAL_RCC_OscConfig+0xe28>
 800304c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003050:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003054:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003058:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800305a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800305e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	fa93 f2a3 	rbit	r2, r3
 8003068:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800306c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003070:	601a      	str	r2, [r3, #0]
 8003072:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003076:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800307a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800307e:	601a      	str	r2, [r3, #0]
 8003080:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003084:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	fa93 f2a3 	rbit	r2, r3
 800308e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003092:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003096:	601a      	str	r2, [r3, #0]
 8003098:	4b69      	ldr	r3, [pc, #420]	@ (8003240 <HAL_RCC_OscConfig+0xfcc>)
 800309a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030a0:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80030a4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80030a8:	6011      	str	r1, [r2, #0]
 80030aa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030ae:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80030b2:	6812      	ldr	r2, [r2, #0]
 80030b4:	fa92 f1a2 	rbit	r1, r2
 80030b8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030bc:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80030c0:	6011      	str	r1, [r2, #0]
  return result;
 80030c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80030c6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80030ca:	6812      	ldr	r2, [r2, #0]
 80030cc:	fab2 f282 	clz	r2, r2
 80030d0:	b2d2      	uxtb	r2, r2
 80030d2:	f042 0220 	orr.w	r2, r2, #32
 80030d6:	b2d2      	uxtb	r2, r2
 80030d8:	f002 021f 	and.w	r2, r2, #31
 80030dc:	2101      	movs	r1, #1
 80030de:	fa01 f202 	lsl.w	r2, r1, r2
 80030e2:	4013      	ands	r3, r2
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d087      	beq.n	8002ff8 <HAL_RCC_OscConfig+0xd84>
 80030e8:	e0ca      	b.n	8003280 <HAL_RCC_OscConfig+0x100c>
 80030ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ee:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80030f2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80030f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030fc:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	fa93 f2a3 	rbit	r2, r3
 8003106:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800310a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800310e:	601a      	str	r2, [r3, #0]
  return result;
 8003110:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003114:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003118:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800311a:	fab3 f383 	clz	r3, r3
 800311e:	b2db      	uxtb	r3, r3
 8003120:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003124:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	461a      	mov	r2, r3
 800312c:	2300      	movs	r3, #0
 800312e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003130:	f7fe fc4a 	bl	80019c8 <HAL_GetTick>
 8003134:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003138:	e009      	b.n	800314e <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800313a:	f7fe fc45 	bl	80019c8 <HAL_GetTick>
 800313e:	4602      	mov	r2, r0
 8003140:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b02      	cmp	r3, #2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e099      	b.n	8003282 <HAL_RCC_OscConfig+0x100e>
 800314e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003152:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003156:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800315a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003160:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	fa93 f2a3 	rbit	r2, r3
 800316a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800316e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003172:	601a      	str	r2, [r3, #0]
  return result;
 8003174:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003178:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800317c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800317e:	fab3 f383 	clz	r3, r3
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b3f      	cmp	r3, #63	@ 0x3f
 8003186:	d802      	bhi.n	800318e <HAL_RCC_OscConfig+0xf1a>
 8003188:	4b2d      	ldr	r3, [pc, #180]	@ (8003240 <HAL_RCC_OscConfig+0xfcc>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	e027      	b.n	80031de <HAL_RCC_OscConfig+0xf6a>
 800318e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003192:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003196:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800319a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800319c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031a0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	fa93 f2a3 	rbit	r2, r3
 80031aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ae:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b8:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80031bc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80031c0:	601a      	str	r2, [r3, #0]
 80031c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031c6:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	fa93 f2a3 	rbit	r2, r3
 80031d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031d4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80031d8:	601a      	str	r2, [r3, #0]
 80031da:	4b19      	ldr	r3, [pc, #100]	@ (8003240 <HAL_RCC_OscConfig+0xfcc>)
 80031dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031de:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031e2:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80031e6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80031ea:	6011      	str	r1, [r2, #0]
 80031ec:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031f0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80031f4:	6812      	ldr	r2, [r2, #0]
 80031f6:	fa92 f1a2 	rbit	r1, r2
 80031fa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031fe:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003202:	6011      	str	r1, [r2, #0]
  return result;
 8003204:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003208:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800320c:	6812      	ldr	r2, [r2, #0]
 800320e:	fab2 f282 	clz	r2, r2
 8003212:	b2d2      	uxtb	r2, r2
 8003214:	f042 0220 	orr.w	r2, r2, #32
 8003218:	b2d2      	uxtb	r2, r2
 800321a:	f002 021f 	and.w	r2, r2, #31
 800321e:	2101      	movs	r1, #1
 8003220:	fa01 f202 	lsl.w	r2, r1, r2
 8003224:	4013      	ands	r3, r2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d187      	bne.n	800313a <HAL_RCC_OscConfig+0xec6>
 800322a:	e029      	b.n	8003280 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800322c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003230:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	69db      	ldr	r3, [r3, #28]
 8003238:	2b01      	cmp	r3, #1
 800323a:	d103      	bne.n	8003244 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e020      	b.n	8003282 <HAL_RCC_OscConfig+0x100e>
 8003240:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003244:	4b11      	ldr	r3, [pc, #68]	@ (800328c <HAL_RCC_OscConfig+0x1018>)
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800324c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003250:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003254:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003258:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	6a1b      	ldr	r3, [r3, #32]
 8003260:	429a      	cmp	r2, r3
 8003262:	d10b      	bne.n	800327c <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003264:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003268:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800326c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003270:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003278:	429a      	cmp	r2, r3
 800327a:	d001      	beq.n	8003280 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e000      	b.n	8003282 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40021000 	.word	0x40021000

08003290 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b09e      	sub	sp, #120	@ 0x78
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800329a:	2300      	movs	r3, #0
 800329c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d101      	bne.n	80032a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e154      	b.n	8003552 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032a8:	4b89      	ldr	r3, [pc, #548]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0307 	and.w	r3, r3, #7
 80032b0:	683a      	ldr	r2, [r7, #0]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d910      	bls.n	80032d8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032b6:	4b86      	ldr	r3, [pc, #536]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f023 0207 	bic.w	r2, r3, #7
 80032be:	4984      	ldr	r1, [pc, #528]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c6:	4b82      	ldr	r3, [pc, #520]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	683a      	ldr	r2, [r7, #0]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d001      	beq.n	80032d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e13c      	b.n	8003552 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0302 	and.w	r3, r3, #2
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d008      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032e4:	4b7b      	ldr	r3, [pc, #492]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	4978      	ldr	r1, [pc, #480]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	2b00      	cmp	r3, #0
 8003300:	f000 80cd 	beq.w	800349e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d137      	bne.n	800337c <HAL_RCC_ClockConfig+0xec>
 800330c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003310:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003312:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003314:	fa93 f3a3 	rbit	r3, r3
 8003318:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800331a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800331c:	fab3 f383 	clz	r3, r3
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b3f      	cmp	r3, #63	@ 0x3f
 8003324:	d802      	bhi.n	800332c <HAL_RCC_ClockConfig+0x9c>
 8003326:	4b6b      	ldr	r3, [pc, #428]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	e00f      	b.n	800334c <HAL_RCC_ClockConfig+0xbc>
 800332c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003330:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003332:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003334:	fa93 f3a3 	rbit	r3, r3
 8003338:	667b      	str	r3, [r7, #100]	@ 0x64
 800333a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800333e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003340:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003342:	fa93 f3a3 	rbit	r3, r3
 8003346:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003348:	4b62      	ldr	r3, [pc, #392]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 800334a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003350:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003352:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003354:	fa92 f2a2 	rbit	r2, r2
 8003358:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800335a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800335c:	fab2 f282 	clz	r2, r2
 8003360:	b2d2      	uxtb	r2, r2
 8003362:	f042 0220 	orr.w	r2, r2, #32
 8003366:	b2d2      	uxtb	r2, r2
 8003368:	f002 021f 	and.w	r2, r2, #31
 800336c:	2101      	movs	r1, #1
 800336e:	fa01 f202 	lsl.w	r2, r1, r2
 8003372:	4013      	ands	r3, r2
 8003374:	2b00      	cmp	r3, #0
 8003376:	d171      	bne.n	800345c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e0ea      	b.n	8003552 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	2b02      	cmp	r3, #2
 8003382:	d137      	bne.n	80033f4 <HAL_RCC_ClockConfig+0x164>
 8003384:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003388:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800338c:	fa93 f3a3 	rbit	r3, r3
 8003390:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003392:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003394:	fab3 f383 	clz	r3, r3
 8003398:	b2db      	uxtb	r3, r3
 800339a:	2b3f      	cmp	r3, #63	@ 0x3f
 800339c:	d802      	bhi.n	80033a4 <HAL_RCC_ClockConfig+0x114>
 800339e:	4b4d      	ldr	r3, [pc, #308]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	e00f      	b.n	80033c4 <HAL_RCC_ClockConfig+0x134>
 80033a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80033ac:	fa93 f3a3 	rbit	r3, r3
 80033b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80033b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80033b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033ba:	fa93 f3a3 	rbit	r3, r3
 80033be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033c0:	4b44      	ldr	r3, [pc, #272]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 80033c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80033c8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80033ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80033cc:	fa92 f2a2 	rbit	r2, r2
 80033d0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80033d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80033d4:	fab2 f282 	clz	r2, r2
 80033d8:	b2d2      	uxtb	r2, r2
 80033da:	f042 0220 	orr.w	r2, r2, #32
 80033de:	b2d2      	uxtb	r2, r2
 80033e0:	f002 021f 	and.w	r2, r2, #31
 80033e4:	2101      	movs	r1, #1
 80033e6:	fa01 f202 	lsl.w	r2, r1, r2
 80033ea:	4013      	ands	r3, r2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d135      	bne.n	800345c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e0ae      	b.n	8003552 <HAL_RCC_ClockConfig+0x2c2>
 80033f4:	2302      	movs	r3, #2
 80033f6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033fa:	fa93 f3a3 	rbit	r3, r3
 80033fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003402:	fab3 f383 	clz	r3, r3
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b3f      	cmp	r3, #63	@ 0x3f
 800340a:	d802      	bhi.n	8003412 <HAL_RCC_ClockConfig+0x182>
 800340c:	4b31      	ldr	r3, [pc, #196]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	e00d      	b.n	800342e <HAL_RCC_ClockConfig+0x19e>
 8003412:	2302      	movs	r3, #2
 8003414:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003418:	fa93 f3a3 	rbit	r3, r3
 800341c:	627b      	str	r3, [r7, #36]	@ 0x24
 800341e:	2302      	movs	r3, #2
 8003420:	623b      	str	r3, [r7, #32]
 8003422:	6a3b      	ldr	r3, [r7, #32]
 8003424:	fa93 f3a3 	rbit	r3, r3
 8003428:	61fb      	str	r3, [r7, #28]
 800342a:	4b2a      	ldr	r3, [pc, #168]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 800342c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342e:	2202      	movs	r2, #2
 8003430:	61ba      	str	r2, [r7, #24]
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	fa92 f2a2 	rbit	r2, r2
 8003438:	617a      	str	r2, [r7, #20]
  return result;
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	fab2 f282 	clz	r2, r2
 8003440:	b2d2      	uxtb	r2, r2
 8003442:	f042 0220 	orr.w	r2, r2, #32
 8003446:	b2d2      	uxtb	r2, r2
 8003448:	f002 021f 	and.w	r2, r2, #31
 800344c:	2101      	movs	r1, #1
 800344e:	fa01 f202 	lsl.w	r2, r1, r2
 8003452:	4013      	ands	r3, r2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d101      	bne.n	800345c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e07a      	b.n	8003552 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800345c:	4b1d      	ldr	r3, [pc, #116]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f023 0203 	bic.w	r2, r3, #3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	491a      	ldr	r1, [pc, #104]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 800346a:	4313      	orrs	r3, r2
 800346c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800346e:	f7fe faab 	bl	80019c8 <HAL_GetTick>
 8003472:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003474:	e00a      	b.n	800348c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003476:	f7fe faa7 	bl	80019c8 <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003484:	4293      	cmp	r3, r2
 8003486:	d901      	bls.n	800348c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e062      	b.n	8003552 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800348c:	4b11      	ldr	r3, [pc, #68]	@ (80034d4 <HAL_RCC_ClockConfig+0x244>)
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f003 020c 	and.w	r2, r3, #12
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	429a      	cmp	r2, r3
 800349c:	d1eb      	bne.n	8003476 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800349e:	4b0c      	ldr	r3, [pc, #48]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 0307 	and.w	r3, r3, #7
 80034a6:	683a      	ldr	r2, [r7, #0]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d215      	bcs.n	80034d8 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ac:	4b08      	ldr	r3, [pc, #32]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f023 0207 	bic.w	r2, r3, #7
 80034b4:	4906      	ldr	r1, [pc, #24]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034bc:	4b04      	ldr	r3, [pc, #16]	@ (80034d0 <HAL_RCC_ClockConfig+0x240>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0307 	and.w	r3, r3, #7
 80034c4:	683a      	ldr	r2, [r7, #0]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d006      	beq.n	80034d8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e041      	b.n	8003552 <HAL_RCC_ClockConfig+0x2c2>
 80034ce:	bf00      	nop
 80034d0:	40022000 	.word	0x40022000
 80034d4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0304 	and.w	r3, r3, #4
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d008      	beq.n	80034f6 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034e4:	4b1d      	ldr	r3, [pc, #116]	@ (800355c <HAL_RCC_ClockConfig+0x2cc>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	491a      	ldr	r1, [pc, #104]	@ (800355c <HAL_RCC_ClockConfig+0x2cc>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0308 	and.w	r3, r3, #8
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d009      	beq.n	8003516 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003502:	4b16      	ldr	r3, [pc, #88]	@ (800355c <HAL_RCC_ClockConfig+0x2cc>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	00db      	lsls	r3, r3, #3
 8003510:	4912      	ldr	r1, [pc, #72]	@ (800355c <HAL_RCC_ClockConfig+0x2cc>)
 8003512:	4313      	orrs	r3, r2
 8003514:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003516:	f000 f829 	bl	800356c <HAL_RCC_GetSysClockFreq>
 800351a:	4601      	mov	r1, r0
 800351c:	4b0f      	ldr	r3, [pc, #60]	@ (800355c <HAL_RCC_ClockConfig+0x2cc>)
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003524:	22f0      	movs	r2, #240	@ 0xf0
 8003526:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003528:	693a      	ldr	r2, [r7, #16]
 800352a:	fa92 f2a2 	rbit	r2, r2
 800352e:	60fa      	str	r2, [r7, #12]
  return result;
 8003530:	68fa      	ldr	r2, [r7, #12]
 8003532:	fab2 f282 	clz	r2, r2
 8003536:	b2d2      	uxtb	r2, r2
 8003538:	40d3      	lsrs	r3, r2
 800353a:	4a09      	ldr	r2, [pc, #36]	@ (8003560 <HAL_RCC_ClockConfig+0x2d0>)
 800353c:	5cd3      	ldrb	r3, [r2, r3]
 800353e:	fa21 f303 	lsr.w	r3, r1, r3
 8003542:	4a08      	ldr	r2, [pc, #32]	@ (8003564 <HAL_RCC_ClockConfig+0x2d4>)
 8003544:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003546:	4b08      	ldr	r3, [pc, #32]	@ (8003568 <HAL_RCC_ClockConfig+0x2d8>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4618      	mov	r0, r3
 800354c:	f7fe f9f8 	bl	8001940 <HAL_InitTick>
  
  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3778      	adds	r7, #120	@ 0x78
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	40021000 	.word	0x40021000
 8003560:	080068f8 	.word	0x080068f8
 8003564:	20000004 	.word	0x20000004
 8003568:	20000010 	.word	0x20000010

0800356c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800356c:	b480      	push	{r7}
 800356e:	b087      	sub	sp, #28
 8003570:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003572:	2300      	movs	r3, #0
 8003574:	60fb      	str	r3, [r7, #12]
 8003576:	2300      	movs	r3, #0
 8003578:	60bb      	str	r3, [r7, #8]
 800357a:	2300      	movs	r3, #0
 800357c:	617b      	str	r3, [r7, #20]
 800357e:	2300      	movs	r3, #0
 8003580:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003582:	2300      	movs	r3, #0
 8003584:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003586:	4b1e      	ldr	r3, [pc, #120]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x94>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f003 030c 	and.w	r3, r3, #12
 8003592:	2b04      	cmp	r3, #4
 8003594:	d002      	beq.n	800359c <HAL_RCC_GetSysClockFreq+0x30>
 8003596:	2b08      	cmp	r3, #8
 8003598:	d003      	beq.n	80035a2 <HAL_RCC_GetSysClockFreq+0x36>
 800359a:	e026      	b.n	80035ea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800359c:	4b19      	ldr	r3, [pc, #100]	@ (8003604 <HAL_RCC_GetSysClockFreq+0x98>)
 800359e:	613b      	str	r3, [r7, #16]
      break;
 80035a0:	e026      	b.n	80035f0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	0c9b      	lsrs	r3, r3, #18
 80035a6:	f003 030f 	and.w	r3, r3, #15
 80035aa:	4a17      	ldr	r2, [pc, #92]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035ac:	5cd3      	ldrb	r3, [r2, r3]
 80035ae:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80035b0:	4b13      	ldr	r3, [pc, #76]	@ (8003600 <HAL_RCC_GetSysClockFreq+0x94>)
 80035b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b4:	f003 030f 	and.w	r3, r3, #15
 80035b8:	4a14      	ldr	r2, [pc, #80]	@ (800360c <HAL_RCC_GetSysClockFreq+0xa0>)
 80035ba:	5cd3      	ldrb	r3, [r2, r3]
 80035bc:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d008      	beq.n	80035da <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80035c8:	4a0e      	ldr	r2, [pc, #56]	@ (8003604 <HAL_RCC_GetSysClockFreq+0x98>)
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	fb02 f303 	mul.w	r3, r2, r3
 80035d6:	617b      	str	r3, [r7, #20]
 80035d8:	e004      	b.n	80035e4 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a0c      	ldr	r2, [pc, #48]	@ (8003610 <HAL_RCC_GetSysClockFreq+0xa4>)
 80035de:	fb02 f303 	mul.w	r3, r2, r3
 80035e2:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	613b      	str	r3, [r7, #16]
      break;
 80035e8:	e002      	b.n	80035f0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80035ea:	4b06      	ldr	r3, [pc, #24]	@ (8003604 <HAL_RCC_GetSysClockFreq+0x98>)
 80035ec:	613b      	str	r3, [r7, #16]
      break;
 80035ee:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035f0:	693b      	ldr	r3, [r7, #16]
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	371c      	adds	r7, #28
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	40021000 	.word	0x40021000
 8003604:	007a1200 	.word	0x007a1200
 8003608:	08006910 	.word	0x08006910
 800360c:	08006920 	.word	0x08006920
 8003610:	003d0900 	.word	0x003d0900

08003614 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003614:	b480      	push	{r7}
 8003616:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003618:	4b03      	ldr	r3, [pc, #12]	@ (8003628 <HAL_RCC_GetHCLKFreq+0x14>)
 800361a:	681b      	ldr	r3, [r3, #0]
}
 800361c:	4618      	mov	r0, r3
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	20000004 	.word	0x20000004

0800362c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003632:	f7ff ffef 	bl	8003614 <HAL_RCC_GetHCLKFreq>
 8003636:	4601      	mov	r1, r0
 8003638:	4b0b      	ldr	r3, [pc, #44]	@ (8003668 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003640:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003644:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	fa92 f2a2 	rbit	r2, r2
 800364c:	603a      	str	r2, [r7, #0]
  return result;
 800364e:	683a      	ldr	r2, [r7, #0]
 8003650:	fab2 f282 	clz	r2, r2
 8003654:	b2d2      	uxtb	r2, r2
 8003656:	40d3      	lsrs	r3, r2
 8003658:	4a04      	ldr	r2, [pc, #16]	@ (800366c <HAL_RCC_GetPCLK1Freq+0x40>)
 800365a:	5cd3      	ldrb	r3, [r2, r3]
 800365c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003660:	4618      	mov	r0, r3
 8003662:	3708      	adds	r7, #8
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	40021000 	.word	0x40021000
 800366c:	08006908 	.word	0x08006908

08003670 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003676:	f7ff ffcd 	bl	8003614 <HAL_RCC_GetHCLKFreq>
 800367a:	4601      	mov	r1, r0
 800367c:	4b0b      	ldr	r3, [pc, #44]	@ (80036ac <HAL_RCC_GetPCLK2Freq+0x3c>)
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003684:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003688:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	fa92 f2a2 	rbit	r2, r2
 8003690:	603a      	str	r2, [r7, #0]
  return result;
 8003692:	683a      	ldr	r2, [r7, #0]
 8003694:	fab2 f282 	clz	r2, r2
 8003698:	b2d2      	uxtb	r2, r2
 800369a:	40d3      	lsrs	r3, r2
 800369c:	4a04      	ldr	r2, [pc, #16]	@ (80036b0 <HAL_RCC_GetPCLK2Freq+0x40>)
 800369e:	5cd3      	ldrb	r3, [r2, r3]
 80036a0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80036a4:	4618      	mov	r0, r3
 80036a6:	3708      	adds	r7, #8
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	40021000 	.word	0x40021000
 80036b0:	08006908 	.word	0x08006908

080036b4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	220f      	movs	r2, #15
 80036c2:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80036c4:	4b12      	ldr	r3, [pc, #72]	@ (8003710 <HAL_RCC_GetClockConfig+0x5c>)
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f003 0203 	and.w	r2, r3, #3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80036d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003710 <HAL_RCC_GetClockConfig+0x5c>)
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80036dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003710 <HAL_RCC_GetClockConfig+0x5c>)
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80036e8:	4b09      	ldr	r3, [pc, #36]	@ (8003710 <HAL_RCC_GetClockConfig+0x5c>)
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	08db      	lsrs	r3, r3, #3
 80036ee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80036f6:	4b07      	ldr	r3, [pc, #28]	@ (8003714 <HAL_RCC_GetClockConfig+0x60>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0207 	and.w	r2, r3, #7
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	601a      	str	r2, [r3, #0]
}
 8003702:	bf00      	nop
 8003704:	370c      	adds	r7, #12
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop
 8003710:	40021000 	.word	0x40021000
 8003714:	40022000 	.word	0x40022000

08003718 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b092      	sub	sp, #72	@ 0x48
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003724:	2300      	movs	r3, #0
 8003726:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003728:	2300      	movs	r3, #0
 800372a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003736:	2b00      	cmp	r3, #0
 8003738:	f000 80cb 	beq.w	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800373c:	4b85      	ldr	r3, [pc, #532]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d10e      	bne.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003748:	4b82      	ldr	r3, [pc, #520]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800374a:	69db      	ldr	r3, [r3, #28]
 800374c:	4a81      	ldr	r2, [pc, #516]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800374e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003752:	61d3      	str	r3, [r2, #28]
 8003754:	4b7f      	ldr	r3, [pc, #508]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003756:	69db      	ldr	r3, [r3, #28]
 8003758:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800375c:	60bb      	str	r3, [r7, #8]
 800375e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003760:	2301      	movs	r3, #1
 8003762:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003766:	4b7c      	ldr	r3, [pc, #496]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800376e:	2b00      	cmp	r3, #0
 8003770:	d118      	bne.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003772:	4b79      	ldr	r3, [pc, #484]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a78      	ldr	r2, [pc, #480]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003778:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800377c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800377e:	f7fe f923 	bl	80019c8 <HAL_GetTick>
 8003782:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003784:	e008      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003786:	f7fe f91f 	bl	80019c8 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b64      	cmp	r3, #100	@ 0x64
 8003792:	d901      	bls.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e0d9      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003798:	4b6f      	ldr	r3, [pc, #444]	@ (8003958 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d0f0      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037a4:	4b6b      	ldr	r3, [pc, #428]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80037a6:	6a1b      	ldr	r3, [r3, #32]
 80037a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d07b      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x194>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80037be:	429a      	cmp	r2, r3
 80037c0:	d074      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037c2:	4b64      	ldr	r3, [pc, #400]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80037c4:	6a1b      	ldr	r3, [r3, #32]
 80037c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80037d0:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037d4:	fa93 f3a3 	rbit	r3, r3
 80037d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80037da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037dc:	fab3 f383 	clz	r3, r3
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	461a      	mov	r2, r3
 80037e4:	4b5d      	ldr	r3, [pc, #372]	@ (800395c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80037e6:	4413      	add	r3, r2
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	461a      	mov	r2, r3
 80037ec:	2301      	movs	r3, #1
 80037ee:	6013      	str	r3, [r2, #0]
 80037f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80037f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037f8:	fa93 f3a3 	rbit	r3, r3
 80037fc:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80037fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003800:	fab3 f383 	clz	r3, r3
 8003804:	b2db      	uxtb	r3, r3
 8003806:	461a      	mov	r2, r3
 8003808:	4b54      	ldr	r3, [pc, #336]	@ (800395c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800380a:	4413      	add	r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	461a      	mov	r2, r3
 8003810:	2300      	movs	r3, #0
 8003812:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003814:	4a4f      	ldr	r2, [pc, #316]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003816:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003818:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800381a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800381c:	f003 0301 	and.w	r3, r3, #1
 8003820:	2b00      	cmp	r3, #0
 8003822:	d043      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003824:	f7fe f8d0 	bl	80019c8 <HAL_GetTick>
 8003828:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800382a:	e00a      	b.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800382c:	f7fe f8cc 	bl	80019c8 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800383a:	4293      	cmp	r3, r2
 800383c:	d901      	bls.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e084      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8003842:	2302      	movs	r3, #2
 8003844:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003848:	fa93 f3a3 	rbit	r3, r3
 800384c:	627b      	str	r3, [r7, #36]	@ 0x24
 800384e:	2302      	movs	r3, #2
 8003850:	623b      	str	r3, [r7, #32]
 8003852:	6a3b      	ldr	r3, [r7, #32]
 8003854:	fa93 f3a3 	rbit	r3, r3
 8003858:	61fb      	str	r3, [r7, #28]
  return result;
 800385a:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800385c:	fab3 f383 	clz	r3, r3
 8003860:	b2db      	uxtb	r3, r3
 8003862:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003866:	b2db      	uxtb	r3, r3
 8003868:	2b00      	cmp	r3, #0
 800386a:	d102      	bne.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800386c:	4b39      	ldr	r3, [pc, #228]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800386e:	6a1b      	ldr	r3, [r3, #32]
 8003870:	e007      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8003872:	2302      	movs	r3, #2
 8003874:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	fa93 f3a3 	rbit	r3, r3
 800387c:	617b      	str	r3, [r7, #20]
 800387e:	4b35      	ldr	r3, [pc, #212]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003882:	2202      	movs	r2, #2
 8003884:	613a      	str	r2, [r7, #16]
 8003886:	693a      	ldr	r2, [r7, #16]
 8003888:	fa92 f2a2 	rbit	r2, r2
 800388c:	60fa      	str	r2, [r7, #12]
  return result;
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	fab2 f282 	clz	r2, r2
 8003894:	b2d2      	uxtb	r2, r2
 8003896:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800389a:	b2d2      	uxtb	r2, r2
 800389c:	f002 021f 	and.w	r2, r2, #31
 80038a0:	2101      	movs	r1, #1
 80038a2:	fa01 f202 	lsl.w	r2, r1, r2
 80038a6:	4013      	ands	r3, r2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d0bf      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80038ac:	4b29      	ldr	r3, [pc, #164]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80038ae:	6a1b      	ldr	r3, [r3, #32]
 80038b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	4926      	ldr	r1, [pc, #152]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80038be:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d105      	bne.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038c6:	4b23      	ldr	r3, [pc, #140]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80038c8:	69db      	ldr	r3, [r3, #28]
 80038ca:	4a22      	ldr	r2, [pc, #136]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80038cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038d0:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0301 	and.w	r3, r3, #1
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d008      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038de:	4b1d      	ldr	r3, [pc, #116]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80038e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038e2:	f023 0203 	bic.w	r2, r3, #3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	491a      	ldr	r1, [pc, #104]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0320 	and.w	r3, r3, #32
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d008      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038fc:	4b15      	ldr	r3, [pc, #84]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80038fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003900:	f023 0210 	bic.w	r2, r3, #16
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	4912      	ldr	r1, [pc, #72]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800390a:	4313      	orrs	r3, r2
 800390c:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003916:	2b00      	cmp	r3, #0
 8003918:	d008      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800391a:	4b0e      	ldr	r3, [pc, #56]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800391c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391e:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	691b      	ldr	r3, [r3, #16]
 8003926:	490b      	ldr	r1, [pc, #44]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003928:	4313      	orrs	r3, r2
 800392a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d008      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003938:	4b06      	ldr	r3, [pc, #24]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800393a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800393c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	4903      	ldr	r1, [pc, #12]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003946:	4313      	orrs	r3, r2
 8003948:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800394a:	2300      	movs	r3, #0
}
 800394c:	4618      	mov	r0, r3
 800394e:	3748      	adds	r7, #72	@ 0x48
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	40021000 	.word	0x40021000
 8003958:	40007000 	.word	0x40007000
 800395c:	10908100 	.word	0x10908100

08003960 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d101      	bne.n	8003972 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e049      	b.n	8003a06 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	d106      	bne.n	800398c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f7fd fa9a 	bl	8000ec0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2202      	movs	r2, #2
 8003990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	3304      	adds	r3, #4
 800399c:	4619      	mov	r1, r3
 800399e:	4610      	mov	r0, r2
 80039a0:	f000 fc6a 	bl	8004278 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2201      	movs	r2, #1
 80039b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2201      	movs	r2, #1
 80039c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a04:	2300      	movs	r3, #0
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3708      	adds	r7, #8
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
	...

08003a10 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d001      	beq.n	8003a28 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e038      	b.n	8003a9a <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a1c      	ldr	r2, [pc, #112]	@ (8003aa8 <HAL_TIM_Base_Start+0x98>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d00e      	beq.n	8003a58 <HAL_TIM_Base_Start+0x48>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a42:	d009      	beq.n	8003a58 <HAL_TIM_Base_Start+0x48>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a18      	ldr	r2, [pc, #96]	@ (8003aac <HAL_TIM_Base_Start+0x9c>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d004      	beq.n	8003a58 <HAL_TIM_Base_Start+0x48>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a17      	ldr	r2, [pc, #92]	@ (8003ab0 <HAL_TIM_Base_Start+0xa0>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d115      	bne.n	8003a84 <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	689a      	ldr	r2, [r3, #8]
 8003a5e:	4b15      	ldr	r3, [pc, #84]	@ (8003ab4 <HAL_TIM_Base_Start+0xa4>)
 8003a60:	4013      	ands	r3, r2
 8003a62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2b06      	cmp	r3, #6
 8003a68:	d015      	beq.n	8003a96 <HAL_TIM_Base_Start+0x86>
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a70:	d011      	beq.n	8003a96 <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f042 0201 	orr.w	r2, r2, #1
 8003a80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a82:	e008      	b.n	8003a96 <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f042 0201 	orr.w	r2, r2, #1
 8003a92:	601a      	str	r2, [r3, #0]
 8003a94:	e000      	b.n	8003a98 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a96:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003a98:	2300      	movs	r3, #0
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3714      	adds	r7, #20
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	40012c00 	.word	0x40012c00
 8003aac:	40000400 	.word	0x40000400
 8003ab0:	40014000 	.word	0x40014000
 8003ab4:	00010007 	.word	0x00010007

08003ab8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e049      	b.n	8003b5e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f841 	bl	8003b66 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3304      	adds	r3, #4
 8003af4:	4619      	mov	r1, r3
 8003af6:	4610      	mov	r0, r2
 8003af8:	f000 fbbe 	bl	8004278 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3708      	adds	r7, #8
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}

08003b66 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003b66:	b480      	push	{r7}
 8003b68:	b083      	sub	sp, #12
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003b6e:	bf00      	nop
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
	...

08003b7c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d109      	bne.n	8003ba0 <HAL_TIM_PWM_Start+0x24>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	bf14      	ite	ne
 8003b98:	2301      	movne	r3, #1
 8003b9a:	2300      	moveq	r3, #0
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	e03c      	b.n	8003c1a <HAL_TIM_PWM_Start+0x9e>
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	d109      	bne.n	8003bba <HAL_TIM_PWM_Start+0x3e>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	bf14      	ite	ne
 8003bb2:	2301      	movne	r3, #1
 8003bb4:	2300      	moveq	r3, #0
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	e02f      	b.n	8003c1a <HAL_TIM_PWM_Start+0x9e>
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	2b08      	cmp	r3, #8
 8003bbe:	d109      	bne.n	8003bd4 <HAL_TIM_PWM_Start+0x58>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	bf14      	ite	ne
 8003bcc:	2301      	movne	r3, #1
 8003bce:	2300      	moveq	r3, #0
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	e022      	b.n	8003c1a <HAL_TIM_PWM_Start+0x9e>
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	2b0c      	cmp	r3, #12
 8003bd8:	d109      	bne.n	8003bee <HAL_TIM_PWM_Start+0x72>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	bf14      	ite	ne
 8003be6:	2301      	movne	r3, #1
 8003be8:	2300      	moveq	r3, #0
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	e015      	b.n	8003c1a <HAL_TIM_PWM_Start+0x9e>
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	2b10      	cmp	r3, #16
 8003bf2:	d109      	bne.n	8003c08 <HAL_TIM_PWM_Start+0x8c>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	bf14      	ite	ne
 8003c00:	2301      	movne	r3, #1
 8003c02:	2300      	moveq	r3, #0
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	e008      	b.n	8003c1a <HAL_TIM_PWM_Start+0x9e>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	bf14      	ite	ne
 8003c14:	2301      	movne	r3, #1
 8003c16:	2300      	moveq	r3, #0
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e088      	b.n	8003d34 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d104      	bne.n	8003c32 <HAL_TIM_PWM_Start+0xb6>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c30:	e023      	b.n	8003c7a <HAL_TIM_PWM_Start+0xfe>
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	2b04      	cmp	r3, #4
 8003c36:	d104      	bne.n	8003c42 <HAL_TIM_PWM_Start+0xc6>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2202      	movs	r2, #2
 8003c3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c40:	e01b      	b.n	8003c7a <HAL_TIM_PWM_Start+0xfe>
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	2b08      	cmp	r3, #8
 8003c46:	d104      	bne.n	8003c52 <HAL_TIM_PWM_Start+0xd6>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c50:	e013      	b.n	8003c7a <HAL_TIM_PWM_Start+0xfe>
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	2b0c      	cmp	r3, #12
 8003c56:	d104      	bne.n	8003c62 <HAL_TIM_PWM_Start+0xe6>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003c60:	e00b      	b.n	8003c7a <HAL_TIM_PWM_Start+0xfe>
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	2b10      	cmp	r3, #16
 8003c66:	d104      	bne.n	8003c72 <HAL_TIM_PWM_Start+0xf6>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c70:	e003      	b.n	8003c7a <HAL_TIM_PWM_Start+0xfe>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2202      	movs	r2, #2
 8003c76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	6839      	ldr	r1, [r7, #0]
 8003c82:	4618      	mov	r0, r3
 8003c84:	f000 febc 	bl	8004a00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a2b      	ldr	r2, [pc, #172]	@ (8003d3c <HAL_TIM_PWM_Start+0x1c0>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d00e      	beq.n	8003cb0 <HAL_TIM_PWM_Start+0x134>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a2a      	ldr	r2, [pc, #168]	@ (8003d40 <HAL_TIM_PWM_Start+0x1c4>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d009      	beq.n	8003cb0 <HAL_TIM_PWM_Start+0x134>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a28      	ldr	r2, [pc, #160]	@ (8003d44 <HAL_TIM_PWM_Start+0x1c8>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d004      	beq.n	8003cb0 <HAL_TIM_PWM_Start+0x134>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a27      	ldr	r2, [pc, #156]	@ (8003d48 <HAL_TIM_PWM_Start+0x1cc>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d101      	bne.n	8003cb4 <HAL_TIM_PWM_Start+0x138>
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e000      	b.n	8003cb6 <HAL_TIM_PWM_Start+0x13a>
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d007      	beq.n	8003cca <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003cc8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a1b      	ldr	r2, [pc, #108]	@ (8003d3c <HAL_TIM_PWM_Start+0x1c0>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d00e      	beq.n	8003cf2 <HAL_TIM_PWM_Start+0x176>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cdc:	d009      	beq.n	8003cf2 <HAL_TIM_PWM_Start+0x176>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a1a      	ldr	r2, [pc, #104]	@ (8003d4c <HAL_TIM_PWM_Start+0x1d0>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d004      	beq.n	8003cf2 <HAL_TIM_PWM_Start+0x176>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a14      	ldr	r2, [pc, #80]	@ (8003d40 <HAL_TIM_PWM_Start+0x1c4>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d115      	bne.n	8003d1e <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	689a      	ldr	r2, [r3, #8]
 8003cf8:	4b15      	ldr	r3, [pc, #84]	@ (8003d50 <HAL_TIM_PWM_Start+0x1d4>)
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2b06      	cmp	r3, #6
 8003d02:	d015      	beq.n	8003d30 <HAL_TIM_PWM_Start+0x1b4>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d0a:	d011      	beq.n	8003d30 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0201 	orr.w	r2, r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d1c:	e008      	b.n	8003d30 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f042 0201 	orr.w	r2, r2, #1
 8003d2c:	601a      	str	r2, [r3, #0]
 8003d2e:	e000      	b.n	8003d32 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d30:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3710      	adds	r7, #16
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40012c00 	.word	0x40012c00
 8003d40:	40014000 	.word	0x40014000
 8003d44:	40014400 	.word	0x40014400
 8003d48:	40014800 	.word	0x40014800
 8003d4c:	40000400 	.word	0x40000400
 8003d50:	00010007 	.word	0x00010007

08003d54 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2200      	movs	r2, #0
 8003d64:	6839      	ldr	r1, [r7, #0]
 8003d66:	4618      	mov	r0, r3
 8003d68:	f000 fe4a 	bl	8004a00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a3b      	ldr	r2, [pc, #236]	@ (8003e60 <HAL_TIM_PWM_Stop+0x10c>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d00e      	beq.n	8003d94 <HAL_TIM_PWM_Stop+0x40>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a3a      	ldr	r2, [pc, #232]	@ (8003e64 <HAL_TIM_PWM_Stop+0x110>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d009      	beq.n	8003d94 <HAL_TIM_PWM_Stop+0x40>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a38      	ldr	r2, [pc, #224]	@ (8003e68 <HAL_TIM_PWM_Stop+0x114>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d004      	beq.n	8003d94 <HAL_TIM_PWM_Stop+0x40>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a37      	ldr	r2, [pc, #220]	@ (8003e6c <HAL_TIM_PWM_Stop+0x118>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d101      	bne.n	8003d98 <HAL_TIM_PWM_Stop+0x44>
 8003d94:	2301      	movs	r3, #1
 8003d96:	e000      	b.n	8003d9a <HAL_TIM_PWM_Stop+0x46>
 8003d98:	2300      	movs	r3, #0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d017      	beq.n	8003dce <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	6a1a      	ldr	r2, [r3, #32]
 8003da4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003da8:	4013      	ands	r3, r2
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d10f      	bne.n	8003dce <HAL_TIM_PWM_Stop+0x7a>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	6a1a      	ldr	r2, [r3, #32]
 8003db4:	f240 4344 	movw	r3, #1092	@ 0x444
 8003db8:	4013      	ands	r3, r2
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d107      	bne.n	8003dce <HAL_TIM_PWM_Stop+0x7a>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003dcc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	6a1a      	ldr	r2, [r3, #32]
 8003dd4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003dd8:	4013      	ands	r3, r2
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d10f      	bne.n	8003dfe <HAL_TIM_PWM_Stop+0xaa>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	6a1a      	ldr	r2, [r3, #32]
 8003de4:	f240 4344 	movw	r3, #1092	@ 0x444
 8003de8:	4013      	ands	r3, r2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d107      	bne.n	8003dfe <HAL_TIM_PWM_Stop+0xaa>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f022 0201 	bic.w	r2, r2, #1
 8003dfc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d104      	bne.n	8003e0e <HAL_TIM_PWM_Stop+0xba>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e0c:	e023      	b.n	8003e56 <HAL_TIM_PWM_Stop+0x102>
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	2b04      	cmp	r3, #4
 8003e12:	d104      	bne.n	8003e1e <HAL_TIM_PWM_Stop+0xca>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e1c:	e01b      	b.n	8003e56 <HAL_TIM_PWM_Stop+0x102>
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	2b08      	cmp	r3, #8
 8003e22:	d104      	bne.n	8003e2e <HAL_TIM_PWM_Stop+0xda>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e2c:	e013      	b.n	8003e56 <HAL_TIM_PWM_Stop+0x102>
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	2b0c      	cmp	r3, #12
 8003e32:	d104      	bne.n	8003e3e <HAL_TIM_PWM_Stop+0xea>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003e3c:	e00b      	b.n	8003e56 <HAL_TIM_PWM_Stop+0x102>
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	2b10      	cmp	r3, #16
 8003e42:	d104      	bne.n	8003e4e <HAL_TIM_PWM_Stop+0xfa>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e4c:	e003      	b.n	8003e56 <HAL_TIM_PWM_Stop+0x102>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2201      	movs	r2, #1
 8003e52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3708      	adds	r7, #8
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	40012c00 	.word	0x40012c00
 8003e64:	40014000 	.word	0x40014000
 8003e68:	40014400 	.word	0x40014400
 8003e6c:	40014800 	.word	0x40014800

08003e70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d101      	bne.n	8003e8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003e8a:	2302      	movs	r3, #2
 8003e8c:	e0ff      	b.n	800408e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2201      	movs	r2, #1
 8003e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2b14      	cmp	r3, #20
 8003e9a:	f200 80f0 	bhi.w	800407e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003e9e:	a201      	add	r2, pc, #4	@ (adr r2, 8003ea4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ea4:	08003ef9 	.word	0x08003ef9
 8003ea8:	0800407f 	.word	0x0800407f
 8003eac:	0800407f 	.word	0x0800407f
 8003eb0:	0800407f 	.word	0x0800407f
 8003eb4:	08003f39 	.word	0x08003f39
 8003eb8:	0800407f 	.word	0x0800407f
 8003ebc:	0800407f 	.word	0x0800407f
 8003ec0:	0800407f 	.word	0x0800407f
 8003ec4:	08003f7b 	.word	0x08003f7b
 8003ec8:	0800407f 	.word	0x0800407f
 8003ecc:	0800407f 	.word	0x0800407f
 8003ed0:	0800407f 	.word	0x0800407f
 8003ed4:	08003fbb 	.word	0x08003fbb
 8003ed8:	0800407f 	.word	0x0800407f
 8003edc:	0800407f 	.word	0x0800407f
 8003ee0:	0800407f 	.word	0x0800407f
 8003ee4:	08003ffd 	.word	0x08003ffd
 8003ee8:	0800407f 	.word	0x0800407f
 8003eec:	0800407f 	.word	0x0800407f
 8003ef0:	0800407f 	.word	0x0800407f
 8003ef4:	0800403d 	.word	0x0800403d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68b9      	ldr	r1, [r7, #8]
 8003efe:	4618      	mov	r0, r3
 8003f00:	f000 fa3e 	bl	8004380 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	699a      	ldr	r2, [r3, #24]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f042 0208 	orr.w	r2, r2, #8
 8003f12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	699a      	ldr	r2, [r3, #24]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 0204 	bic.w	r2, r2, #4
 8003f22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	6999      	ldr	r1, [r3, #24]
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	691a      	ldr	r2, [r3, #16]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	430a      	orrs	r2, r1
 8003f34:	619a      	str	r2, [r3, #24]
      break;
 8003f36:	e0a5      	b.n	8004084 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	68b9      	ldr	r1, [r7, #8]
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f000 faa4 	bl	800448c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	699a      	ldr	r2, [r3, #24]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	699a      	ldr	r2, [r3, #24]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	6999      	ldr	r1, [r3, #24]
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	021a      	lsls	r2, r3, #8
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	430a      	orrs	r2, r1
 8003f76:	619a      	str	r2, [r3, #24]
      break;
 8003f78:	e084      	b.n	8004084 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	68b9      	ldr	r1, [r7, #8]
 8003f80:	4618      	mov	r0, r3
 8003f82:	f000 fb03 	bl	800458c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	69da      	ldr	r2, [r3, #28]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f042 0208 	orr.w	r2, r2, #8
 8003f94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	69da      	ldr	r2, [r3, #28]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 0204 	bic.w	r2, r2, #4
 8003fa4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	69d9      	ldr	r1, [r3, #28]
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	691a      	ldr	r2, [r3, #16]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	430a      	orrs	r2, r1
 8003fb6:	61da      	str	r2, [r3, #28]
      break;
 8003fb8:	e064      	b.n	8004084 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	68b9      	ldr	r1, [r7, #8]
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f000 fb61 	bl	8004688 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	69da      	ldr	r2, [r3, #28]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003fd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	69da      	ldr	r2, [r3, #28]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fe4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	69d9      	ldr	r1, [r3, #28]
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	021a      	lsls	r2, r3, #8
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	61da      	str	r2, [r3, #28]
      break;
 8003ffa:	e043      	b.n	8004084 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68b9      	ldr	r1, [r7, #8]
 8004002:	4618      	mov	r0, r3
 8004004:	f000 fba4 	bl	8004750 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f042 0208 	orr.w	r2, r2, #8
 8004016:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f022 0204 	bic.w	r2, r2, #4
 8004026:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	691a      	ldr	r2, [r3, #16]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	430a      	orrs	r2, r1
 8004038:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800403a:	e023      	b.n	8004084 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68b9      	ldr	r1, [r7, #8]
 8004042:	4618      	mov	r0, r3
 8004044:	f000 fbe2 	bl	800480c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004056:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004066:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	691b      	ldr	r3, [r3, #16]
 8004072:	021a      	lsls	r2, r3, #8
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	430a      	orrs	r2, r1
 800407a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800407c:	e002      	b.n	8004084 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	75fb      	strb	r3, [r7, #23]
      break;
 8004082:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800408c:	7dfb      	ldrb	r3, [r7, #23]
}
 800408e:	4618      	mov	r0, r3
 8004090:	3718      	adds	r7, #24
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop

08004098 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d101      	bne.n	80040b0 <HAL_TIM_GenerateEvent+0x18>
 80040ac:	2302      	movs	r3, #2
 80040ae:	e014      	b.n	80040da <HAL_TIM_GenerateEvent+0x42>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2202      	movs	r2, #2
 80040bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	683a      	ldr	r2, [r7, #0]
 80040c6:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr

080040e6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b084      	sub	sp, #16
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
 80040ee:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040f0:	2300      	movs	r3, #0
 80040f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d101      	bne.n	8004102 <HAL_TIM_ConfigClockSource+0x1c>
 80040fe:	2302      	movs	r3, #2
 8004100:	e0b6      	b.n	8004270 <HAL_TIM_ConfigClockSource+0x18a>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2201      	movs	r2, #1
 8004106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2202      	movs	r2, #2
 800410e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004120:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004124:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800412c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68ba      	ldr	r2, [r7, #8]
 8004134:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800413e:	d03e      	beq.n	80041be <HAL_TIM_ConfigClockSource+0xd8>
 8004140:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004144:	f200 8087 	bhi.w	8004256 <HAL_TIM_ConfigClockSource+0x170>
 8004148:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800414c:	f000 8086 	beq.w	800425c <HAL_TIM_ConfigClockSource+0x176>
 8004150:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004154:	d87f      	bhi.n	8004256 <HAL_TIM_ConfigClockSource+0x170>
 8004156:	2b70      	cmp	r3, #112	@ 0x70
 8004158:	d01a      	beq.n	8004190 <HAL_TIM_ConfigClockSource+0xaa>
 800415a:	2b70      	cmp	r3, #112	@ 0x70
 800415c:	d87b      	bhi.n	8004256 <HAL_TIM_ConfigClockSource+0x170>
 800415e:	2b60      	cmp	r3, #96	@ 0x60
 8004160:	d050      	beq.n	8004204 <HAL_TIM_ConfigClockSource+0x11e>
 8004162:	2b60      	cmp	r3, #96	@ 0x60
 8004164:	d877      	bhi.n	8004256 <HAL_TIM_ConfigClockSource+0x170>
 8004166:	2b50      	cmp	r3, #80	@ 0x50
 8004168:	d03c      	beq.n	80041e4 <HAL_TIM_ConfigClockSource+0xfe>
 800416a:	2b50      	cmp	r3, #80	@ 0x50
 800416c:	d873      	bhi.n	8004256 <HAL_TIM_ConfigClockSource+0x170>
 800416e:	2b40      	cmp	r3, #64	@ 0x40
 8004170:	d058      	beq.n	8004224 <HAL_TIM_ConfigClockSource+0x13e>
 8004172:	2b40      	cmp	r3, #64	@ 0x40
 8004174:	d86f      	bhi.n	8004256 <HAL_TIM_ConfigClockSource+0x170>
 8004176:	2b30      	cmp	r3, #48	@ 0x30
 8004178:	d064      	beq.n	8004244 <HAL_TIM_ConfigClockSource+0x15e>
 800417a:	2b30      	cmp	r3, #48	@ 0x30
 800417c:	d86b      	bhi.n	8004256 <HAL_TIM_ConfigClockSource+0x170>
 800417e:	2b20      	cmp	r3, #32
 8004180:	d060      	beq.n	8004244 <HAL_TIM_ConfigClockSource+0x15e>
 8004182:	2b20      	cmp	r3, #32
 8004184:	d867      	bhi.n	8004256 <HAL_TIM_ConfigClockSource+0x170>
 8004186:	2b00      	cmp	r3, #0
 8004188:	d05c      	beq.n	8004244 <HAL_TIM_ConfigClockSource+0x15e>
 800418a:	2b10      	cmp	r3, #16
 800418c:	d05a      	beq.n	8004244 <HAL_TIM_ConfigClockSource+0x15e>
 800418e:	e062      	b.n	8004256 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80041a0:	f000 fc0e 	bl	80049c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80041b2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68ba      	ldr	r2, [r7, #8]
 80041ba:	609a      	str	r2, [r3, #8]
      break;
 80041bc:	e04f      	b.n	800425e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80041ce:	f000 fbf7 	bl	80049c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	689a      	ldr	r2, [r3, #8]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80041e0:	609a      	str	r2, [r3, #8]
      break;
 80041e2:	e03c      	b.n	800425e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041f0:	461a      	mov	r2, r3
 80041f2:	f000 fb6b 	bl	80048cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2150      	movs	r1, #80	@ 0x50
 80041fc:	4618      	mov	r0, r3
 80041fe:	f000 fbc4 	bl	800498a <TIM_ITRx_SetConfig>
      break;
 8004202:	e02c      	b.n	800425e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004210:	461a      	mov	r2, r3
 8004212:	f000 fb8a 	bl	800492a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2160      	movs	r1, #96	@ 0x60
 800421c:	4618      	mov	r0, r3
 800421e:	f000 fbb4 	bl	800498a <TIM_ITRx_SetConfig>
      break;
 8004222:	e01c      	b.n	800425e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004230:	461a      	mov	r2, r3
 8004232:	f000 fb4b 	bl	80048cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2140      	movs	r1, #64	@ 0x40
 800423c:	4618      	mov	r0, r3
 800423e:	f000 fba4 	bl	800498a <TIM_ITRx_SetConfig>
      break;
 8004242:	e00c      	b.n	800425e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4619      	mov	r1, r3
 800424e:	4610      	mov	r0, r2
 8004250:	f000 fb9b 	bl	800498a <TIM_ITRx_SetConfig>
      break;
 8004254:	e003      	b.n	800425e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	73fb      	strb	r3, [r7, #15]
      break;
 800425a:	e000      	b.n	800425e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800425c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2201      	movs	r2, #1
 8004262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800426e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004270:	4618      	mov	r0, r3
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a38      	ldr	r2, [pc, #224]	@ (800436c <TIM_Base_SetConfig+0xf4>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d007      	beq.n	80042a0 <TIM_Base_SetConfig+0x28>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004296:	d003      	beq.n	80042a0 <TIM_Base_SetConfig+0x28>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	4a35      	ldr	r2, [pc, #212]	@ (8004370 <TIM_Base_SetConfig+0xf8>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d108      	bne.n	80042b2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	68fa      	ldr	r2, [r7, #12]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a2d      	ldr	r2, [pc, #180]	@ (800436c <TIM_Base_SetConfig+0xf4>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d013      	beq.n	80042e2 <TIM_Base_SetConfig+0x6a>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042c0:	d00f      	beq.n	80042e2 <TIM_Base_SetConfig+0x6a>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a2a      	ldr	r2, [pc, #168]	@ (8004370 <TIM_Base_SetConfig+0xf8>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d00b      	beq.n	80042e2 <TIM_Base_SetConfig+0x6a>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a29      	ldr	r2, [pc, #164]	@ (8004374 <TIM_Base_SetConfig+0xfc>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d007      	beq.n	80042e2 <TIM_Base_SetConfig+0x6a>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a28      	ldr	r2, [pc, #160]	@ (8004378 <TIM_Base_SetConfig+0x100>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d003      	beq.n	80042e2 <TIM_Base_SetConfig+0x6a>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a27      	ldr	r2, [pc, #156]	@ (800437c <TIM_Base_SetConfig+0x104>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d108      	bne.n	80042f4 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	68fa      	ldr	r2, [r7, #12]
 80042f0:	4313      	orrs	r3, r2
 80042f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	695b      	ldr	r3, [r3, #20]
 80042fe:	4313      	orrs	r3, r2
 8004300:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	68fa      	ldr	r2, [r7, #12]
 8004306:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	689a      	ldr	r2, [r3, #8]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a14      	ldr	r2, [pc, #80]	@ (800436c <TIM_Base_SetConfig+0xf4>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d00b      	beq.n	8004338 <TIM_Base_SetConfig+0xc0>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a14      	ldr	r2, [pc, #80]	@ (8004374 <TIM_Base_SetConfig+0xfc>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d007      	beq.n	8004338 <TIM_Base_SetConfig+0xc0>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	4a13      	ldr	r2, [pc, #76]	@ (8004378 <TIM_Base_SetConfig+0x100>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d003      	beq.n	8004338 <TIM_Base_SetConfig+0xc0>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a12      	ldr	r2, [pc, #72]	@ (800437c <TIM_Base_SetConfig+0x104>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d103      	bne.n	8004340 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	691a      	ldr	r2, [r3, #16]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	f003 0301 	and.w	r3, r3, #1
 800434e:	2b01      	cmp	r3, #1
 8004350:	d105      	bne.n	800435e <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	f023 0201 	bic.w	r2, r3, #1
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	611a      	str	r2, [r3, #16]
  }
}
 800435e:	bf00      	nop
 8004360:	3714      	adds	r7, #20
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	40012c00 	.word	0x40012c00
 8004370:	40000400 	.word	0x40000400
 8004374:	40014000 	.word	0x40014000
 8004378:	40014400 	.word	0x40014400
 800437c:	40014800 	.word	0x40014800

08004380 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004380:	b480      	push	{r7}
 8004382:	b087      	sub	sp, #28
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a1b      	ldr	r3, [r3, #32]
 800438e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	f023 0201 	bic.w	r2, r3, #1
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	699b      	ldr	r3, [r3, #24]
 80043a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f023 0303 	bic.w	r3, r3, #3
 80043ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	68fa      	ldr	r2, [r7, #12]
 80043c2:	4313      	orrs	r3, r2
 80043c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	f023 0302 	bic.w	r3, r3, #2
 80043cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	697a      	ldr	r2, [r7, #20]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a28      	ldr	r2, [pc, #160]	@ (800447c <TIM_OC1_SetConfig+0xfc>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d00b      	beq.n	80043f8 <TIM_OC1_SetConfig+0x78>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a27      	ldr	r2, [pc, #156]	@ (8004480 <TIM_OC1_SetConfig+0x100>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d007      	beq.n	80043f8 <TIM_OC1_SetConfig+0x78>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a26      	ldr	r2, [pc, #152]	@ (8004484 <TIM_OC1_SetConfig+0x104>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d003      	beq.n	80043f8 <TIM_OC1_SetConfig+0x78>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a25      	ldr	r2, [pc, #148]	@ (8004488 <TIM_OC1_SetConfig+0x108>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d10c      	bne.n	8004412 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	f023 0308 	bic.w	r3, r3, #8
 80043fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	697a      	ldr	r2, [r7, #20]
 8004406:	4313      	orrs	r3, r2
 8004408:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	f023 0304 	bic.w	r3, r3, #4
 8004410:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4a19      	ldr	r2, [pc, #100]	@ (800447c <TIM_OC1_SetConfig+0xfc>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d00b      	beq.n	8004432 <TIM_OC1_SetConfig+0xb2>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a18      	ldr	r2, [pc, #96]	@ (8004480 <TIM_OC1_SetConfig+0x100>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d007      	beq.n	8004432 <TIM_OC1_SetConfig+0xb2>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a17      	ldr	r2, [pc, #92]	@ (8004484 <TIM_OC1_SetConfig+0x104>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d003      	beq.n	8004432 <TIM_OC1_SetConfig+0xb2>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a16      	ldr	r2, [pc, #88]	@ (8004488 <TIM_OC1_SetConfig+0x108>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d111      	bne.n	8004456 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004438:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004440:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	695b      	ldr	r3, [r3, #20]
 8004446:	693a      	ldr	r2, [r7, #16]
 8004448:	4313      	orrs	r3, r2
 800444a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	699b      	ldr	r3, [r3, #24]
 8004450:	693a      	ldr	r2, [r7, #16]
 8004452:	4313      	orrs	r3, r2
 8004454:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	693a      	ldr	r2, [r7, #16]
 800445a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	68fa      	ldr	r2, [r7, #12]
 8004460:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	685a      	ldr	r2, [r3, #4]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	697a      	ldr	r2, [r7, #20]
 800446e:	621a      	str	r2, [r3, #32]
}
 8004470:	bf00      	nop
 8004472:	371c      	adds	r7, #28
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr
 800447c:	40012c00 	.word	0x40012c00
 8004480:	40014000 	.word	0x40014000
 8004484:	40014400 	.word	0x40014400
 8004488:	40014800 	.word	0x40014800

0800448c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800448c:	b480      	push	{r7}
 800448e:	b087      	sub	sp, #28
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a1b      	ldr	r3, [r3, #32]
 80044a0:	f023 0210 	bic.w	r2, r3, #16
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	021b      	lsls	r3, r3, #8
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	f023 0320 	bic.w	r3, r3, #32
 80044da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	011b      	lsls	r3, r3, #4
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	4a24      	ldr	r2, [pc, #144]	@ (800457c <TIM_OC2_SetConfig+0xf0>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d10d      	bne.n	800450c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	011b      	lsls	r3, r3, #4
 80044fe:	697a      	ldr	r2, [r7, #20]
 8004500:	4313      	orrs	r3, r2
 8004502:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800450a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a1b      	ldr	r2, [pc, #108]	@ (800457c <TIM_OC2_SetConfig+0xf0>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d00b      	beq.n	800452c <TIM_OC2_SetConfig+0xa0>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a1a      	ldr	r2, [pc, #104]	@ (8004580 <TIM_OC2_SetConfig+0xf4>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d007      	beq.n	800452c <TIM_OC2_SetConfig+0xa0>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a19      	ldr	r2, [pc, #100]	@ (8004584 <TIM_OC2_SetConfig+0xf8>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d003      	beq.n	800452c <TIM_OC2_SetConfig+0xa0>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a18      	ldr	r2, [pc, #96]	@ (8004588 <TIM_OC2_SetConfig+0xfc>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d113      	bne.n	8004554 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004532:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800453a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	695b      	ldr	r3, [r3, #20]
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	693a      	ldr	r2, [r7, #16]
 8004544:	4313      	orrs	r3, r2
 8004546:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	693a      	ldr	r2, [r7, #16]
 8004550:	4313      	orrs	r3, r2
 8004552:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	68fa      	ldr	r2, [r7, #12]
 800455e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	685a      	ldr	r2, [r3, #4]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	621a      	str	r2, [r3, #32]
}
 800456e:	bf00      	nop
 8004570:	371c      	adds	r7, #28
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	40012c00 	.word	0x40012c00
 8004580:	40014000 	.word	0x40014000
 8004584:	40014400 	.word	0x40014400
 8004588:	40014800 	.word	0x40014800

0800458c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800458c:	b480      	push	{r7}
 800458e:	b087      	sub	sp, #28
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6a1b      	ldr	r3, [r3, #32]
 80045a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	69db      	ldr	r3, [r3, #28]
 80045b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f023 0303 	bic.w	r3, r3, #3
 80045c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80045d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	021b      	lsls	r3, r3, #8
 80045e0:	697a      	ldr	r2, [r7, #20]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a23      	ldr	r2, [pc, #140]	@ (8004678 <TIM_OC3_SetConfig+0xec>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d10d      	bne.n	800460a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80045f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	021b      	lsls	r3, r3, #8
 80045fc:	697a      	ldr	r2, [r7, #20]
 80045fe:	4313      	orrs	r3, r2
 8004600:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004608:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a1a      	ldr	r2, [pc, #104]	@ (8004678 <TIM_OC3_SetConfig+0xec>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d00b      	beq.n	800462a <TIM_OC3_SetConfig+0x9e>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a19      	ldr	r2, [pc, #100]	@ (800467c <TIM_OC3_SetConfig+0xf0>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d007      	beq.n	800462a <TIM_OC3_SetConfig+0x9e>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a18      	ldr	r2, [pc, #96]	@ (8004680 <TIM_OC3_SetConfig+0xf4>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d003      	beq.n	800462a <TIM_OC3_SetConfig+0x9e>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a17      	ldr	r2, [pc, #92]	@ (8004684 <TIM_OC3_SetConfig+0xf8>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d113      	bne.n	8004652 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004630:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004638:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	011b      	lsls	r3, r3, #4
 8004640:	693a      	ldr	r2, [r7, #16]
 8004642:	4313      	orrs	r3, r2
 8004644:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	699b      	ldr	r3, [r3, #24]
 800464a:	011b      	lsls	r3, r3, #4
 800464c:	693a      	ldr	r2, [r7, #16]
 800464e:	4313      	orrs	r3, r2
 8004650:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	693a      	ldr	r2, [r7, #16]
 8004656:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	685a      	ldr	r2, [r3, #4]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	697a      	ldr	r2, [r7, #20]
 800466a:	621a      	str	r2, [r3, #32]
}
 800466c:	bf00      	nop
 800466e:	371c      	adds	r7, #28
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr
 8004678:	40012c00 	.word	0x40012c00
 800467c:	40014000 	.word	0x40014000
 8004680:	40014400 	.word	0x40014400
 8004684:	40014800 	.word	0x40014800

08004688 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004688:	b480      	push	{r7}
 800468a:	b087      	sub	sp, #28
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a1b      	ldr	r3, [r3, #32]
 8004696:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	69db      	ldr	r3, [r3, #28]
 80046ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	021b      	lsls	r3, r3, #8
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	031b      	lsls	r3, r3, #12
 80046de:	693a      	ldr	r2, [r7, #16]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a16      	ldr	r2, [pc, #88]	@ (8004740 <TIM_OC4_SetConfig+0xb8>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d00b      	beq.n	8004704 <TIM_OC4_SetConfig+0x7c>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a15      	ldr	r2, [pc, #84]	@ (8004744 <TIM_OC4_SetConfig+0xbc>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d007      	beq.n	8004704 <TIM_OC4_SetConfig+0x7c>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a14      	ldr	r2, [pc, #80]	@ (8004748 <TIM_OC4_SetConfig+0xc0>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d003      	beq.n	8004704 <TIM_OC4_SetConfig+0x7c>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a13      	ldr	r2, [pc, #76]	@ (800474c <TIM_OC4_SetConfig+0xc4>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d109      	bne.n	8004718 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800470a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	695b      	ldr	r3, [r3, #20]
 8004710:	019b      	lsls	r3, r3, #6
 8004712:	697a      	ldr	r2, [r7, #20]
 8004714:	4313      	orrs	r3, r2
 8004716:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	697a      	ldr	r2, [r7, #20]
 800471c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68fa      	ldr	r2, [r7, #12]
 8004722:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	685a      	ldr	r2, [r3, #4]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	621a      	str	r2, [r3, #32]
}
 8004732:	bf00      	nop
 8004734:	371c      	adds	r7, #28
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	40012c00 	.word	0x40012c00
 8004744:	40014000 	.word	0x40014000
 8004748:	40014400 	.word	0x40014400
 800474c:	40014800 	.word	0x40014800

08004750 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004750:	b480      	push	{r7}
 8004752:	b087      	sub	sp, #28
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800477e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004782:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68fa      	ldr	r2, [r7, #12]
 800478a:	4313      	orrs	r3, r2
 800478c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004794:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	041b      	lsls	r3, r3, #16
 800479c:	693a      	ldr	r2, [r7, #16]
 800479e:	4313      	orrs	r3, r2
 80047a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a15      	ldr	r2, [pc, #84]	@ (80047fc <TIM_OC5_SetConfig+0xac>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d00b      	beq.n	80047c2 <TIM_OC5_SetConfig+0x72>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a14      	ldr	r2, [pc, #80]	@ (8004800 <TIM_OC5_SetConfig+0xb0>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d007      	beq.n	80047c2 <TIM_OC5_SetConfig+0x72>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a13      	ldr	r2, [pc, #76]	@ (8004804 <TIM_OC5_SetConfig+0xb4>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d003      	beq.n	80047c2 <TIM_OC5_SetConfig+0x72>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a12      	ldr	r2, [pc, #72]	@ (8004808 <TIM_OC5_SetConfig+0xb8>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d109      	bne.n	80047d6 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	021b      	lsls	r3, r3, #8
 80047d0:	697a      	ldr	r2, [r7, #20]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	697a      	ldr	r2, [r7, #20]
 80047da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	693a      	ldr	r2, [r7, #16]
 80047ee:	621a      	str	r2, [r3, #32]
}
 80047f0:	bf00      	nop
 80047f2:	371c      	adds	r7, #28
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr
 80047fc:	40012c00 	.word	0x40012c00
 8004800:	40014000 	.word	0x40014000
 8004804:	40014400 	.word	0x40014400
 8004808:	40014800 	.word	0x40014800

0800480c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800480c:	b480      	push	{r7}
 800480e:	b087      	sub	sp, #28
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a1b      	ldr	r3, [r3, #32]
 800481a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a1b      	ldr	r3, [r3, #32]
 8004820:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800483a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800483e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	021b      	lsls	r3, r3, #8
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	4313      	orrs	r3, r2
 800484a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004852:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	051b      	lsls	r3, r3, #20
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	4313      	orrs	r3, r2
 800485e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a16      	ldr	r2, [pc, #88]	@ (80048bc <TIM_OC6_SetConfig+0xb0>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d00b      	beq.n	8004880 <TIM_OC6_SetConfig+0x74>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	4a15      	ldr	r2, [pc, #84]	@ (80048c0 <TIM_OC6_SetConfig+0xb4>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d007      	beq.n	8004880 <TIM_OC6_SetConfig+0x74>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a14      	ldr	r2, [pc, #80]	@ (80048c4 <TIM_OC6_SetConfig+0xb8>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d003      	beq.n	8004880 <TIM_OC6_SetConfig+0x74>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a13      	ldr	r2, [pc, #76]	@ (80048c8 <TIM_OC6_SetConfig+0xbc>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d109      	bne.n	8004894 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004886:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	029b      	lsls	r3, r3, #10
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	4313      	orrs	r3, r2
 8004892:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	697a      	ldr	r2, [r7, #20]
 8004898:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	68fa      	ldr	r2, [r7, #12]
 800489e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	685a      	ldr	r2, [r3, #4]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	621a      	str	r2, [r3, #32]
}
 80048ae:	bf00      	nop
 80048b0:	371c      	adds	r7, #28
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
 80048ba:	bf00      	nop
 80048bc:	40012c00 	.word	0x40012c00
 80048c0:	40014000 	.word	0x40014000
 80048c4:	40014400 	.word	0x40014400
 80048c8:	40014800 	.word	0x40014800

080048cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b087      	sub	sp, #28
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6a1b      	ldr	r3, [r3, #32]
 80048dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6a1b      	ldr	r3, [r3, #32]
 80048e2:	f023 0201 	bic.w	r2, r3, #1
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80048f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	011b      	lsls	r3, r3, #4
 80048fc:	693a      	ldr	r2, [r7, #16]
 80048fe:	4313      	orrs	r3, r2
 8004900:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	f023 030a 	bic.w	r3, r3, #10
 8004908:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800490a:	697a      	ldr	r2, [r7, #20]
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	4313      	orrs	r3, r2
 8004910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	693a      	ldr	r2, [r7, #16]
 8004916:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	697a      	ldr	r2, [r7, #20]
 800491c:	621a      	str	r2, [r3, #32]
}
 800491e:	bf00      	nop
 8004920:	371c      	adds	r7, #28
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr

0800492a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800492a:	b480      	push	{r7}
 800492c:	b087      	sub	sp, #28
 800492e:	af00      	add	r7, sp, #0
 8004930:	60f8      	str	r0, [r7, #12]
 8004932:	60b9      	str	r1, [r7, #8]
 8004934:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6a1b      	ldr	r3, [r3, #32]
 800493a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6a1b      	ldr	r3, [r3, #32]
 8004940:	f023 0210 	bic.w	r2, r3, #16
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	699b      	ldr	r3, [r3, #24]
 800494c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004954:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	031b      	lsls	r3, r3, #12
 800495a:	693a      	ldr	r2, [r7, #16]
 800495c:	4313      	orrs	r3, r2
 800495e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004966:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	011b      	lsls	r3, r3, #4
 800496c:	697a      	ldr	r2, [r7, #20]
 800496e:	4313      	orrs	r3, r2
 8004970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	693a      	ldr	r2, [r7, #16]
 8004976:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	697a      	ldr	r2, [r7, #20]
 800497c:	621a      	str	r2, [r3, #32]
}
 800497e:	bf00      	nop
 8004980:	371c      	adds	r7, #28
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr

0800498a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800498a:	b480      	push	{r7}
 800498c:	b085      	sub	sp, #20
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
 8004992:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	f043 0307 	orr.w	r3, r3, #7
 80049ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	609a      	str	r2, [r3, #8]
}
 80049b4:	bf00      	nop
 80049b6:	3714      	adds	r7, #20
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b087      	sub	sp, #28
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	607a      	str	r2, [r7, #4]
 80049cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80049da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	021a      	lsls	r2, r3, #8
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	431a      	orrs	r2, r3
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	697a      	ldr	r2, [r7, #20]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	697a      	ldr	r2, [r7, #20]
 80049f2:	609a      	str	r2, [r3, #8]
}
 80049f4:	bf00      	nop
 80049f6:	371c      	adds	r7, #28
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b087      	sub	sp, #28
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	f003 031f 	and.w	r3, r3, #31
 8004a12:	2201      	movs	r2, #1
 8004a14:	fa02 f303 	lsl.w	r3, r2, r3
 8004a18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6a1a      	ldr	r2, [r3, #32]
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	43db      	mvns	r3, r3
 8004a22:	401a      	ands	r2, r3
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6a1a      	ldr	r2, [r3, #32]
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	f003 031f 	and.w	r3, r3, #31
 8004a32:	6879      	ldr	r1, [r7, #4]
 8004a34:	fa01 f303 	lsl.w	r3, r1, r3
 8004a38:	431a      	orrs	r2, r3
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	621a      	str	r2, [r3, #32]
}
 8004a3e:	bf00      	nop
 8004a40:	371c      	adds	r7, #28
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
	...

08004a4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b085      	sub	sp, #20
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d101      	bne.n	8004a64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a60:	2302      	movs	r3, #2
 8004a62:	e054      	b.n	8004b0e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2202      	movs	r2, #2
 8004a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a24      	ldr	r2, [pc, #144]	@ (8004b1c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d108      	bne.n	8004aa0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004a94:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	68fa      	ldr	r2, [r7, #12]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aa6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	68fa      	ldr	r2, [r7, #12]
 8004ab8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a17      	ldr	r2, [pc, #92]	@ (8004b1c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d00e      	beq.n	8004ae2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004acc:	d009      	beq.n	8004ae2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a13      	ldr	r2, [pc, #76]	@ (8004b20 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d004      	beq.n	8004ae2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a11      	ldr	r2, [pc, #68]	@ (8004b24 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d10c      	bne.n	8004afc <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ae8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	68ba      	ldr	r2, [r7, #8]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	68ba      	ldr	r2, [r7, #8]
 8004afa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3714      	adds	r7, #20
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	40012c00 	.word	0x40012c00
 8004b20:	40000400 	.word	0x40000400
 8004b24:	40014000 	.word	0x40014000

08004b28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d101      	bne.n	8004b3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e040      	b.n	8004bbc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d106      	bne.n	8004b50 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7fc fa88 	bl	8001060 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2224      	movs	r2, #36	@ 0x24
 8004b54:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f022 0201 	bic.w	r2, r2, #1
 8004b64:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d002      	beq.n	8004b74 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 fd28 	bl	80055c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f000 fbef 	bl	8005358 <UART_SetConfig>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d101      	bne.n	8004b84 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e01b      	b.n	8004bbc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685a      	ldr	r2, [r3, #4]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689a      	ldr	r2, [r3, #8]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ba2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f042 0201 	orr.w	r2, r2, #1
 8004bb2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f000 fda7 	bl	8005708 <UART_CheckIdleState>
 8004bba:	4603      	mov	r3, r0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3708      	adds	r7, #8
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b08a      	sub	sp, #40	@ 0x28
 8004bc8:	af02      	add	r7, sp, #8
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	603b      	str	r3, [r7, #0]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bd8:	2b20      	cmp	r3, #32
 8004bda:	d177      	bne.n	8004ccc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d002      	beq.n	8004be8 <HAL_UART_Transmit+0x24>
 8004be2:	88fb      	ldrh	r3, [r7, #6]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d101      	bne.n	8004bec <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004be8:	2301      	movs	r3, #1
 8004bea:	e070      	b.n	8004cce <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2221      	movs	r2, #33	@ 0x21
 8004bf8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bfa:	f7fc fee5 	bl	80019c8 <HAL_GetTick>
 8004bfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	88fa      	ldrh	r2, [r7, #6]
 8004c04:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	88fa      	ldrh	r2, [r7, #6]
 8004c0c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c18:	d108      	bne.n	8004c2c <HAL_UART_Transmit+0x68>
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	691b      	ldr	r3, [r3, #16]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d104      	bne.n	8004c2c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004c22:	2300      	movs	r3, #0
 8004c24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	61bb      	str	r3, [r7, #24]
 8004c2a:	e003      	b.n	8004c34 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c30:	2300      	movs	r3, #0
 8004c32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c34:	e02f      	b.n	8004c96 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	9300      	str	r3, [sp, #0]
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	2180      	movs	r1, #128	@ 0x80
 8004c40:	68f8      	ldr	r0, [r7, #12]
 8004c42:	f000 fe09 	bl	8005858 <UART_WaitOnFlagUntilTimeout>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d004      	beq.n	8004c56 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2220      	movs	r2, #32
 8004c50:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e03b      	b.n	8004cce <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d10b      	bne.n	8004c74 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	881a      	ldrh	r2, [r3, #0]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c68:	b292      	uxth	r2, r2
 8004c6a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	3302      	adds	r3, #2
 8004c70:	61bb      	str	r3, [r7, #24]
 8004c72:	e007      	b.n	8004c84 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	781a      	ldrb	r2, [r3, #0]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	3301      	adds	r3, #1
 8004c82:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	3b01      	subs	r3, #1
 8004c8e:	b29a      	uxth	r2, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1c9      	bne.n	8004c36 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	9300      	str	r3, [sp, #0]
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	2140      	movs	r1, #64	@ 0x40
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f000 fdd3 	bl	8005858 <UART_WaitOnFlagUntilTimeout>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d004      	beq.n	8004cc2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2220      	movs	r2, #32
 8004cbc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e005      	b.n	8004cce <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2220      	movs	r2, #32
 8004cc6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	e000      	b.n	8004cce <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004ccc:	2302      	movs	r3, #2
  }
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3720      	adds	r7, #32
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}

08004cd6 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b08a      	sub	sp, #40	@ 0x28
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	60f8      	str	r0, [r7, #12]
 8004cde:	60b9      	str	r1, [r7, #8]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cea:	2b20      	cmp	r3, #32
 8004cec:	d132      	bne.n	8004d54 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d002      	beq.n	8004cfa <HAL_UART_Receive_IT+0x24>
 8004cf4:	88fb      	ldrh	r3, [r7, #6]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d101      	bne.n	8004cfe <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e02b      	b.n	8004d56 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d018      	beq.n	8004d44 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	e853 3f00 	ldrex	r3, [r3]
 8004d1e:	613b      	str	r3, [r7, #16]
   return(result);
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004d26:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d30:	623b      	str	r3, [r7, #32]
 8004d32:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d34:	69f9      	ldr	r1, [r7, #28]
 8004d36:	6a3a      	ldr	r2, [r7, #32]
 8004d38:	e841 2300 	strex	r3, r2, [r1]
 8004d3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1e6      	bne.n	8004d12 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004d44:	88fb      	ldrh	r3, [r7, #6]
 8004d46:	461a      	mov	r2, r3
 8004d48:	68b9      	ldr	r1, [r7, #8]
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f000 fdf2 	bl	8005934 <UART_Start_Receive_IT>
 8004d50:	4603      	mov	r3, r0
 8004d52:	e000      	b.n	8004d56 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8004d54:	2302      	movs	r3, #2
  }
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3728      	adds	r7, #40	@ 0x28
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
	...

08004d60 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b0ba      	sub	sp, #232	@ 0xe8
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	69db      	ldr	r3, [r3, #28]
 8004d6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004d86:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004d8a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004d8e:	4013      	ands	r3, r2
 8004d90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004d94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d115      	bne.n	8004dc8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004d9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004da0:	f003 0320 	and.w	r3, r3, #32
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d00f      	beq.n	8004dc8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004da8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dac:	f003 0320 	and.w	r3, r3, #32
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d009      	beq.n	8004dc8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	f000 82ab 	beq.w	8005314 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	4798      	blx	r3
      }
      return;
 8004dc6:	e2a5      	b.n	8005314 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004dc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	f000 8117 	beq.w	8005000 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004dd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004dd6:	f003 0301 	and.w	r3, r3, #1
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d106      	bne.n	8004dec <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004dde:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004de2:	4b85      	ldr	r3, [pc, #532]	@ (8004ff8 <HAL_UART_IRQHandler+0x298>)
 8004de4:	4013      	ands	r3, r2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	f000 810a 	beq.w	8005000 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004dec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004df0:	f003 0301 	and.w	r3, r3, #1
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d011      	beq.n	8004e1c <HAL_UART_IRQHandler+0xbc>
 8004df8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d00b      	beq.n	8004e1c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e12:	f043 0201 	orr.w	r2, r3, #1
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d011      	beq.n	8004e4c <HAL_UART_IRQHandler+0xec>
 8004e28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e2c:	f003 0301 	and.w	r3, r3, #1
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d00b      	beq.n	8004e4c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2202      	movs	r2, #2
 8004e3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e42:	f043 0204 	orr.w	r2, r3, #4
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e50:	f003 0304 	and.w	r3, r3, #4
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d011      	beq.n	8004e7c <HAL_UART_IRQHandler+0x11c>
 8004e58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e5c:	f003 0301 	and.w	r3, r3, #1
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d00b      	beq.n	8004e7c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2204      	movs	r2, #4
 8004e6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e72:	f043 0202 	orr.w	r2, r3, #2
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e80:	f003 0308 	and.w	r3, r3, #8
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d017      	beq.n	8004eb8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004e88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e8c:	f003 0320 	and.w	r3, r3, #32
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d105      	bne.n	8004ea0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004e94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e98:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00b      	beq.n	8004eb8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2208      	movs	r2, #8
 8004ea6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004eae:	f043 0208 	orr.w	r2, r3, #8
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004eb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ebc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d012      	beq.n	8004eea <HAL_UART_IRQHandler+0x18a>
 8004ec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ec8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00c      	beq.n	8004eea <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004ed8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ee0:	f043 0220 	orr.w	r2, r3, #32
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f000 8211 	beq.w	8005318 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004efa:	f003 0320 	and.w	r3, r3, #32
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d00d      	beq.n	8004f1e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004f02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f06:	f003 0320 	and.w	r3, r3, #32
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d007      	beq.n	8004f1e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d003      	beq.n	8004f1e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f24:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f32:	2b40      	cmp	r3, #64	@ 0x40
 8004f34:	d005      	beq.n	8004f42 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004f36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f3a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d04f      	beq.n	8004fe2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f000 fdbc 	bl	8005ac0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f52:	2b40      	cmp	r3, #64	@ 0x40
 8004f54:	d141      	bne.n	8004fda <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	3308      	adds	r3, #8
 8004f5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f64:	e853 3f00 	ldrex	r3, [r3]
 8004f68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004f6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	3308      	adds	r3, #8
 8004f7e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004f82:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004f86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004f8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004f92:	e841 2300 	strex	r3, r2, [r1]
 8004f96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004f9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d1d9      	bne.n	8004f56 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d013      	beq.n	8004fd2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fae:	4a13      	ldr	r2, [pc, #76]	@ (8004ffc <HAL_UART_IRQHandler+0x29c>)
 8004fb0:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f7fc fe61 	bl	8001c7e <HAL_DMA_Abort_IT>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d017      	beq.n	8004ff2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004fcc:	4610      	mov	r0, r2
 8004fce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fd0:	e00f      	b.n	8004ff2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f7fb fb98 	bl	8000708 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fd8:	e00b      	b.n	8004ff2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f7fb fb94 	bl	8000708 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fe0:	e007      	b.n	8004ff2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f7fb fb90 	bl	8000708 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004ff0:	e192      	b.n	8005318 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff2:	bf00      	nop
    return;
 8004ff4:	e190      	b.n	8005318 <HAL_UART_IRQHandler+0x5b8>
 8004ff6:	bf00      	nop
 8004ff8:	04000120 	.word	0x04000120
 8004ffc:	08005b89 	.word	0x08005b89

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005004:	2b01      	cmp	r3, #1
 8005006:	f040 814b 	bne.w	80052a0 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800500a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800500e:	f003 0310 	and.w	r3, r3, #16
 8005012:	2b00      	cmp	r3, #0
 8005014:	f000 8144 	beq.w	80052a0 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005018:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800501c:	f003 0310 	and.w	r3, r3, #16
 8005020:	2b00      	cmp	r3, #0
 8005022:	f000 813d 	beq.w	80052a0 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2210      	movs	r2, #16
 800502c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005038:	2b40      	cmp	r3, #64	@ 0x40
 800503a:	f040 80b5 	bne.w	80051a8 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800504a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800504e:	2b00      	cmp	r3, #0
 8005050:	f000 8164 	beq.w	800531c <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800505a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800505e:	429a      	cmp	r2, r3
 8005060:	f080 815c 	bcs.w	800531c <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800506a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005072:	699b      	ldr	r3, [r3, #24]
 8005074:	2b20      	cmp	r3, #32
 8005076:	f000 8086 	beq.w	8005186 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005082:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005086:	e853 3f00 	ldrex	r3, [r3]
 800508a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800508e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005092:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005096:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	461a      	mov	r2, r3
 80050a0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80050a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80050a8:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ac:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80050b0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80050b4:	e841 2300 	strex	r3, r2, [r1]
 80050b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80050bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d1da      	bne.n	800507a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	3308      	adds	r3, #8
 80050ca:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050ce:	e853 3f00 	ldrex	r3, [r3]
 80050d2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80050d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050d6:	f023 0301 	bic.w	r3, r3, #1
 80050da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	3308      	adds	r3, #8
 80050e4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80050e8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80050ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ee:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80050f0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80050f4:	e841 2300 	strex	r3, r2, [r1]
 80050f8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80050fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d1e1      	bne.n	80050c4 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	3308      	adds	r3, #8
 8005106:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005108:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800510a:	e853 3f00 	ldrex	r3, [r3]
 800510e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005110:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005112:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005116:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	3308      	adds	r3, #8
 8005120:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005124:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005126:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005128:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800512a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800512c:	e841 2300 	strex	r3, r2, [r1]
 8005130:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005132:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1e3      	bne.n	8005100 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2220      	movs	r2, #32
 800513c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800514c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800514e:	e853 3f00 	ldrex	r3, [r3]
 8005152:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005154:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005156:	f023 0310 	bic.w	r3, r3, #16
 800515a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	461a      	mov	r2, r3
 8005164:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005168:	65bb      	str	r3, [r7, #88]	@ 0x58
 800516a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800516c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800516e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005170:	e841 2300 	strex	r3, r2, [r1]
 8005174:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005176:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005178:	2b00      	cmp	r3, #0
 800517a:	d1e4      	bne.n	8005146 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005180:	4618      	mov	r0, r3
 8005182:	f7fc fd3e 	bl	8001c02 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2202      	movs	r2, #2
 800518a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005198:	b29b      	uxth	r3, r3
 800519a:	1ad3      	subs	r3, r2, r3
 800519c:	b29b      	uxth	r3, r3
 800519e:	4619      	mov	r1, r3
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f000 f8cd 	bl	8005340 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80051a6:	e0b9      	b.n	800531c <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f000 80ab 	beq.w	8005320 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80051ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	f000 80a6 	beq.w	8005320 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051dc:	e853 3f00 	ldrex	r3, [r3]
 80051e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80051e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	461a      	mov	r2, r3
 80051f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80051f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80051f8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80051fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051fe:	e841 2300 	strex	r3, r2, [r1]
 8005202:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005204:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005206:	2b00      	cmp	r3, #0
 8005208:	d1e4      	bne.n	80051d4 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	3308      	adds	r3, #8
 8005210:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005214:	e853 3f00 	ldrex	r3, [r3]
 8005218:	623b      	str	r3, [r7, #32]
   return(result);
 800521a:	6a3b      	ldr	r3, [r7, #32]
 800521c:	f023 0301 	bic.w	r3, r3, #1
 8005220:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	3308      	adds	r3, #8
 800522a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800522e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005230:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005232:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005234:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005236:	e841 2300 	strex	r3, r2, [r1]
 800523a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800523c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800523e:	2b00      	cmp	r3, #0
 8005240:	d1e3      	bne.n	800520a <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2220      	movs	r2, #32
 8005246:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	e853 3f00 	ldrex	r3, [r3]
 8005262:	60fb      	str	r3, [r7, #12]
   return(result);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f023 0310 	bic.w	r3, r3, #16
 800526a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	461a      	mov	r2, r3
 8005274:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005278:	61fb      	str	r3, [r7, #28]
 800527a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800527c:	69b9      	ldr	r1, [r7, #24]
 800527e:	69fa      	ldr	r2, [r7, #28]
 8005280:	e841 2300 	strex	r3, r2, [r1]
 8005284:	617b      	str	r3, [r7, #20]
   return(result);
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1e4      	bne.n	8005256 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2202      	movs	r2, #2
 8005290:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005292:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005296:	4619      	mov	r1, r3
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f000 f851 	bl	8005340 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800529e:	e03f      	b.n	8005320 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80052a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d00e      	beq.n	80052ca <HAL_UART_IRQHandler+0x56a>
 80052ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d008      	beq.n	80052ca <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80052c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f000 fe48 	bl	8005f58 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80052c8:	e02d      	b.n	8005326 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80052ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d00e      	beq.n	80052f4 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80052d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d008      	beq.n	80052f4 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d01c      	beq.n	8005324 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	4798      	blx	r3
    }
    return;
 80052f2:	e017      	b.n	8005324 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80052f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d012      	beq.n	8005326 <HAL_UART_IRQHandler+0x5c6>
 8005300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00c      	beq.n	8005326 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f000 fc51 	bl	8005bb4 <UART_EndTransmit_IT>
    return;
 8005312:	e008      	b.n	8005326 <HAL_UART_IRQHandler+0x5c6>
      return;
 8005314:	bf00      	nop
 8005316:	e006      	b.n	8005326 <HAL_UART_IRQHandler+0x5c6>
    return;
 8005318:	bf00      	nop
 800531a:	e004      	b.n	8005326 <HAL_UART_IRQHandler+0x5c6>
      return;
 800531c:	bf00      	nop
 800531e:	e002      	b.n	8005326 <HAL_UART_IRQHandler+0x5c6>
      return;
 8005320:	bf00      	nop
 8005322:	e000      	b.n	8005326 <HAL_UART_IRQHandler+0x5c6>
    return;
 8005324:	bf00      	nop
  }

}
 8005326:	37e8      	adds	r7, #232	@ 0xe8
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}

0800532c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800532c:	b480      	push	{r7}
 800532e:	b083      	sub	sp, #12
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005334:	bf00      	nop
 8005336:	370c      	adds	r7, #12
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr

08005340 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005340:	b480      	push	{r7}
 8005342:	b083      	sub	sp, #12
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	460b      	mov	r3, r1
 800534a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800534c:	bf00      	nop
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr

08005358 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b088      	sub	sp, #32
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005360:	2300      	movs	r3, #0
 8005362:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	689a      	ldr	r2, [r3, #8]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	691b      	ldr	r3, [r3, #16]
 800536c:	431a      	orrs	r2, r3
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	431a      	orrs	r2, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	69db      	ldr	r3, [r3, #28]
 8005378:	4313      	orrs	r3, r2
 800537a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	4b8a      	ldr	r3, [pc, #552]	@ (80055ac <UART_SetConfig+0x254>)
 8005384:	4013      	ands	r3, r2
 8005386:	687a      	ldr	r2, [r7, #4]
 8005388:	6812      	ldr	r2, [r2, #0]
 800538a:	6979      	ldr	r1, [r7, #20]
 800538c:	430b      	orrs	r3, r1
 800538e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	68da      	ldr	r2, [r3, #12]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	430a      	orrs	r2, r1
 80053a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a1b      	ldr	r3, [r3, #32]
 80053b0:	697a      	ldr	r2, [r7, #20]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	697a      	ldr	r2, [r7, #20]
 80053c6:	430a      	orrs	r2, r1
 80053c8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a78      	ldr	r2, [pc, #480]	@ (80055b0 <UART_SetConfig+0x258>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d120      	bne.n	8005416 <UART_SetConfig+0xbe>
 80053d4:	4b77      	ldr	r3, [pc, #476]	@ (80055b4 <UART_SetConfig+0x25c>)
 80053d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d8:	f003 0303 	and.w	r3, r3, #3
 80053dc:	2b03      	cmp	r3, #3
 80053de:	d817      	bhi.n	8005410 <UART_SetConfig+0xb8>
 80053e0:	a201      	add	r2, pc, #4	@ (adr r2, 80053e8 <UART_SetConfig+0x90>)
 80053e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e6:	bf00      	nop
 80053e8:	080053f9 	.word	0x080053f9
 80053ec:	08005405 	.word	0x08005405
 80053f0:	0800540b 	.word	0x0800540b
 80053f4:	080053ff 	.word	0x080053ff
 80053f8:	2300      	movs	r3, #0
 80053fa:	77fb      	strb	r3, [r7, #31]
 80053fc:	e01d      	b.n	800543a <UART_SetConfig+0xe2>
 80053fe:	2302      	movs	r3, #2
 8005400:	77fb      	strb	r3, [r7, #31]
 8005402:	e01a      	b.n	800543a <UART_SetConfig+0xe2>
 8005404:	2304      	movs	r3, #4
 8005406:	77fb      	strb	r3, [r7, #31]
 8005408:	e017      	b.n	800543a <UART_SetConfig+0xe2>
 800540a:	2308      	movs	r3, #8
 800540c:	77fb      	strb	r3, [r7, #31]
 800540e:	e014      	b.n	800543a <UART_SetConfig+0xe2>
 8005410:	2310      	movs	r3, #16
 8005412:	77fb      	strb	r3, [r7, #31]
 8005414:	e011      	b.n	800543a <UART_SetConfig+0xe2>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a67      	ldr	r2, [pc, #412]	@ (80055b8 <UART_SetConfig+0x260>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d102      	bne.n	8005426 <UART_SetConfig+0xce>
 8005420:	2300      	movs	r3, #0
 8005422:	77fb      	strb	r3, [r7, #31]
 8005424:	e009      	b.n	800543a <UART_SetConfig+0xe2>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a64      	ldr	r2, [pc, #400]	@ (80055bc <UART_SetConfig+0x264>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d102      	bne.n	8005436 <UART_SetConfig+0xde>
 8005430:	2300      	movs	r3, #0
 8005432:	77fb      	strb	r3, [r7, #31]
 8005434:	e001      	b.n	800543a <UART_SetConfig+0xe2>
 8005436:	2310      	movs	r3, #16
 8005438:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	69db      	ldr	r3, [r3, #28]
 800543e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005442:	d15a      	bne.n	80054fa <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8005444:	7ffb      	ldrb	r3, [r7, #31]
 8005446:	2b08      	cmp	r3, #8
 8005448:	d827      	bhi.n	800549a <UART_SetConfig+0x142>
 800544a:	a201      	add	r2, pc, #4	@ (adr r2, 8005450 <UART_SetConfig+0xf8>)
 800544c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005450:	08005475 	.word	0x08005475
 8005454:	0800547d 	.word	0x0800547d
 8005458:	08005485 	.word	0x08005485
 800545c:	0800549b 	.word	0x0800549b
 8005460:	0800548b 	.word	0x0800548b
 8005464:	0800549b 	.word	0x0800549b
 8005468:	0800549b 	.word	0x0800549b
 800546c:	0800549b 	.word	0x0800549b
 8005470:	08005493 	.word	0x08005493
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005474:	f7fe f8da 	bl	800362c <HAL_RCC_GetPCLK1Freq>
 8005478:	61b8      	str	r0, [r7, #24]
        break;
 800547a:	e013      	b.n	80054a4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800547c:	f7fe f8f8 	bl	8003670 <HAL_RCC_GetPCLK2Freq>
 8005480:	61b8      	str	r0, [r7, #24]
        break;
 8005482:	e00f      	b.n	80054a4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005484:	4b4e      	ldr	r3, [pc, #312]	@ (80055c0 <UART_SetConfig+0x268>)
 8005486:	61bb      	str	r3, [r7, #24]
        break;
 8005488:	e00c      	b.n	80054a4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800548a:	f7fe f86f 	bl	800356c <HAL_RCC_GetSysClockFreq>
 800548e:	61b8      	str	r0, [r7, #24]
        break;
 8005490:	e008      	b.n	80054a4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005492:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005496:	61bb      	str	r3, [r7, #24]
        break;
 8005498:	e004      	b.n	80054a4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800549a:	2300      	movs	r3, #0
 800549c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	77bb      	strb	r3, [r7, #30]
        break;
 80054a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80054a4:	69bb      	ldr	r3, [r7, #24]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d074      	beq.n	8005594 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	005a      	lsls	r2, r3, #1
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	085b      	lsrs	r3, r3, #1
 80054b4:	441a      	add	r2, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80054be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	2b0f      	cmp	r3, #15
 80054c4:	d916      	bls.n	80054f4 <UART_SetConfig+0x19c>
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054cc:	d212      	bcs.n	80054f4 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	f023 030f 	bic.w	r3, r3, #15
 80054d6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	085b      	lsrs	r3, r3, #1
 80054dc:	b29b      	uxth	r3, r3
 80054de:	f003 0307 	and.w	r3, r3, #7
 80054e2:	b29a      	uxth	r2, r3
 80054e4:	89fb      	ldrh	r3, [r7, #14]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	89fa      	ldrh	r2, [r7, #14]
 80054f0:	60da      	str	r2, [r3, #12]
 80054f2:	e04f      	b.n	8005594 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	77bb      	strb	r3, [r7, #30]
 80054f8:	e04c      	b.n	8005594 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80054fa:	7ffb      	ldrb	r3, [r7, #31]
 80054fc:	2b08      	cmp	r3, #8
 80054fe:	d828      	bhi.n	8005552 <UART_SetConfig+0x1fa>
 8005500:	a201      	add	r2, pc, #4	@ (adr r2, 8005508 <UART_SetConfig+0x1b0>)
 8005502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005506:	bf00      	nop
 8005508:	0800552d 	.word	0x0800552d
 800550c:	08005535 	.word	0x08005535
 8005510:	0800553d 	.word	0x0800553d
 8005514:	08005553 	.word	0x08005553
 8005518:	08005543 	.word	0x08005543
 800551c:	08005553 	.word	0x08005553
 8005520:	08005553 	.word	0x08005553
 8005524:	08005553 	.word	0x08005553
 8005528:	0800554b 	.word	0x0800554b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800552c:	f7fe f87e 	bl	800362c <HAL_RCC_GetPCLK1Freq>
 8005530:	61b8      	str	r0, [r7, #24]
        break;
 8005532:	e013      	b.n	800555c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005534:	f7fe f89c 	bl	8003670 <HAL_RCC_GetPCLK2Freq>
 8005538:	61b8      	str	r0, [r7, #24]
        break;
 800553a:	e00f      	b.n	800555c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800553c:	4b20      	ldr	r3, [pc, #128]	@ (80055c0 <UART_SetConfig+0x268>)
 800553e:	61bb      	str	r3, [r7, #24]
        break;
 8005540:	e00c      	b.n	800555c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005542:	f7fe f813 	bl	800356c <HAL_RCC_GetSysClockFreq>
 8005546:	61b8      	str	r0, [r7, #24]
        break;
 8005548:	e008      	b.n	800555c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800554a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800554e:	61bb      	str	r3, [r7, #24]
        break;
 8005550:	e004      	b.n	800555c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005552:	2300      	movs	r3, #0
 8005554:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	77bb      	strb	r3, [r7, #30]
        break;
 800555a:	bf00      	nop
    }

    if (pclk != 0U)
 800555c:	69bb      	ldr	r3, [r7, #24]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d018      	beq.n	8005594 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	085a      	lsrs	r2, r3, #1
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	441a      	add	r2, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	fbb2 f3f3 	udiv	r3, r2, r3
 8005574:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	2b0f      	cmp	r3, #15
 800557a:	d909      	bls.n	8005590 <UART_SetConfig+0x238>
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005582:	d205      	bcs.n	8005590 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	b29a      	uxth	r2, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	60da      	str	r2, [r3, #12]
 800558e:	e001      	b.n	8005594 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80055a0:	7fbb      	ldrb	r3, [r7, #30]
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3720      	adds	r7, #32
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	efff69f3 	.word	0xefff69f3
 80055b0:	40013800 	.word	0x40013800
 80055b4:	40021000 	.word	0x40021000
 80055b8:	40004400 	.word	0x40004400
 80055bc:	40004800 	.word	0x40004800
 80055c0:	007a1200 	.word	0x007a1200

080055c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b083      	sub	sp, #12
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055d0:	f003 0308 	and.w	r3, r3, #8
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d00a      	beq.n	80055ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	430a      	orrs	r2, r1
 80055ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d00a      	beq.n	8005610 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	430a      	orrs	r2, r1
 800560e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005614:	f003 0302 	and.w	r3, r3, #2
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00a      	beq.n	8005632 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	430a      	orrs	r2, r1
 8005630:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005636:	f003 0304 	and.w	r3, r3, #4
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00a      	beq.n	8005654 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	430a      	orrs	r2, r1
 8005652:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005658:	f003 0310 	and.w	r3, r3, #16
 800565c:	2b00      	cmp	r3, #0
 800565e:	d00a      	beq.n	8005676 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	430a      	orrs	r2, r1
 8005674:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800567a:	f003 0320 	and.w	r3, r3, #32
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00a      	beq.n	8005698 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	430a      	orrs	r2, r1
 8005696:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d01a      	beq.n	80056da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	430a      	orrs	r2, r1
 80056b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056c2:	d10a      	bne.n	80056da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	430a      	orrs	r2, r1
 80056d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00a      	beq.n	80056fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	430a      	orrs	r2, r1
 80056fa:	605a      	str	r2, [r3, #4]
  }
}
 80056fc:	bf00      	nop
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr

08005708 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b098      	sub	sp, #96	@ 0x60
 800570c:	af02      	add	r7, sp, #8
 800570e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005718:	f7fc f956 	bl	80019c8 <HAL_GetTick>
 800571c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 0308 	and.w	r3, r3, #8
 8005728:	2b08      	cmp	r3, #8
 800572a:	d12e      	bne.n	800578a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800572c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005730:	9300      	str	r3, [sp, #0]
 8005732:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005734:	2200      	movs	r2, #0
 8005736:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 f88c 	bl	8005858 <UART_WaitOnFlagUntilTimeout>
 8005740:	4603      	mov	r3, r0
 8005742:	2b00      	cmp	r3, #0
 8005744:	d021      	beq.n	800578a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800574e:	e853 3f00 	ldrex	r3, [r3]
 8005752:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005756:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800575a:	653b      	str	r3, [r7, #80]	@ 0x50
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	461a      	mov	r2, r3
 8005762:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005764:	647b      	str	r3, [r7, #68]	@ 0x44
 8005766:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005768:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800576a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800576c:	e841 2300 	strex	r3, r2, [r1]
 8005770:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005772:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005774:	2b00      	cmp	r3, #0
 8005776:	d1e6      	bne.n	8005746 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2220      	movs	r2, #32
 800577c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005786:	2303      	movs	r3, #3
 8005788:	e062      	b.n	8005850 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f003 0304 	and.w	r3, r3, #4
 8005794:	2b04      	cmp	r3, #4
 8005796:	d149      	bne.n	800582c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005798:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800579c:	9300      	str	r3, [sp, #0]
 800579e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057a0:	2200      	movs	r2, #0
 80057a2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 f856 	bl	8005858 <UART_WaitOnFlagUntilTimeout>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d03c      	beq.n	800582c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ba:	e853 3f00 	ldrex	r3, [r3]
 80057be:	623b      	str	r3, [r7, #32]
   return(result);
 80057c0:	6a3b      	ldr	r3, [r7, #32]
 80057c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	461a      	mov	r2, r3
 80057ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80057d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057d8:	e841 2300 	strex	r3, r2, [r1]
 80057dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d1e6      	bne.n	80057b2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	3308      	adds	r3, #8
 80057ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	e853 3f00 	ldrex	r3, [r3]
 80057f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f023 0301 	bic.w	r3, r3, #1
 80057fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	3308      	adds	r3, #8
 8005802:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005804:	61fa      	str	r2, [r7, #28]
 8005806:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005808:	69b9      	ldr	r1, [r7, #24]
 800580a:	69fa      	ldr	r2, [r7, #28]
 800580c:	e841 2300 	strex	r3, r2, [r1]
 8005810:	617b      	str	r3, [r7, #20]
   return(result);
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d1e5      	bne.n	80057e4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2220      	movs	r2, #32
 800581c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e011      	b.n	8005850 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2220      	movs	r2, #32
 8005830:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2220      	movs	r2, #32
 8005836:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800584e:	2300      	movs	r3, #0
}
 8005850:	4618      	mov	r0, r3
 8005852:	3758      	adds	r7, #88	@ 0x58
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b084      	sub	sp, #16
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	603b      	str	r3, [r7, #0]
 8005864:	4613      	mov	r3, r2
 8005866:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005868:	e04f      	b.n	800590a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800586a:	69bb      	ldr	r3, [r7, #24]
 800586c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005870:	d04b      	beq.n	800590a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005872:	f7fc f8a9 	bl	80019c8 <HAL_GetTick>
 8005876:	4602      	mov	r2, r0
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	69ba      	ldr	r2, [r7, #24]
 800587e:	429a      	cmp	r2, r3
 8005880:	d302      	bcc.n	8005888 <UART_WaitOnFlagUntilTimeout+0x30>
 8005882:	69bb      	ldr	r3, [r7, #24]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d101      	bne.n	800588c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e04e      	b.n	800592a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 0304 	and.w	r3, r3, #4
 8005896:	2b00      	cmp	r3, #0
 8005898:	d037      	beq.n	800590a <UART_WaitOnFlagUntilTimeout+0xb2>
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	2b80      	cmp	r3, #128	@ 0x80
 800589e:	d034      	beq.n	800590a <UART_WaitOnFlagUntilTimeout+0xb2>
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	2b40      	cmp	r3, #64	@ 0x40
 80058a4:	d031      	beq.n	800590a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	69db      	ldr	r3, [r3, #28]
 80058ac:	f003 0308 	and.w	r3, r3, #8
 80058b0:	2b08      	cmp	r3, #8
 80058b2:	d110      	bne.n	80058d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2208      	movs	r2, #8
 80058ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058bc:	68f8      	ldr	r0, [r7, #12]
 80058be:	f000 f8ff 	bl	8005ac0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2208      	movs	r2, #8
 80058c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e029      	b.n	800592a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	69db      	ldr	r3, [r3, #28]
 80058dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058e4:	d111      	bne.n	800590a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80058ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058f0:	68f8      	ldr	r0, [r7, #12]
 80058f2:	f000 f8e5 	bl	8005ac0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2220      	movs	r2, #32
 80058fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e00f      	b.n	800592a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	69da      	ldr	r2, [r3, #28]
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	4013      	ands	r3, r2
 8005914:	68ba      	ldr	r2, [r7, #8]
 8005916:	429a      	cmp	r2, r3
 8005918:	bf0c      	ite	eq
 800591a:	2301      	moveq	r3, #1
 800591c:	2300      	movne	r3, #0
 800591e:	b2db      	uxtb	r3, r3
 8005920:	461a      	mov	r2, r3
 8005922:	79fb      	ldrb	r3, [r7, #7]
 8005924:	429a      	cmp	r2, r3
 8005926:	d0a0      	beq.n	800586a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005928:	2300      	movs	r3, #0
}
 800592a:	4618      	mov	r0, r3
 800592c:	3710      	adds	r7, #16
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
	...

08005934 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005934:	b480      	push	{r7}
 8005936:	b097      	sub	sp, #92	@ 0x5c
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	4613      	mov	r3, r2
 8005940:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	68ba      	ldr	r2, [r7, #8]
 8005946:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	88fa      	ldrh	r2, [r7, #6]
 800594c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	88fa      	ldrh	r2, [r7, #6]
 8005954:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2200      	movs	r2, #0
 800595c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005966:	d10e      	bne.n	8005986 <UART_Start_Receive_IT+0x52>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	691b      	ldr	r3, [r3, #16]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d105      	bne.n	800597c <UART_Start_Receive_IT+0x48>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005976:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800597a:	e02d      	b.n	80059d8 <UART_Start_Receive_IT+0xa4>
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	22ff      	movs	r2, #255	@ 0xff
 8005980:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005984:	e028      	b.n	80059d8 <UART_Start_Receive_IT+0xa4>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d10d      	bne.n	80059aa <UART_Start_Receive_IT+0x76>
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	691b      	ldr	r3, [r3, #16]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d104      	bne.n	80059a0 <UART_Start_Receive_IT+0x6c>
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	22ff      	movs	r2, #255	@ 0xff
 800599a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800599e:	e01b      	b.n	80059d8 <UART_Start_Receive_IT+0xa4>
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	227f      	movs	r2, #127	@ 0x7f
 80059a4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80059a8:	e016      	b.n	80059d8 <UART_Start_Receive_IT+0xa4>
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059b2:	d10d      	bne.n	80059d0 <UART_Start_Receive_IT+0x9c>
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	691b      	ldr	r3, [r3, #16]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d104      	bne.n	80059c6 <UART_Start_Receive_IT+0x92>
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	227f      	movs	r2, #127	@ 0x7f
 80059c0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80059c4:	e008      	b.n	80059d8 <UART_Start_Receive_IT+0xa4>
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	223f      	movs	r2, #63	@ 0x3f
 80059ca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80059ce:	e003      	b.n	80059d8 <UART_Start_Receive_IT+0xa4>
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2222      	movs	r2, #34	@ 0x22
 80059e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	3308      	adds	r3, #8
 80059ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059f2:	e853 3f00 	ldrex	r3, [r3]
 80059f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059fa:	f043 0301 	orr.w	r3, r3, #1
 80059fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	3308      	adds	r3, #8
 8005a06:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005a08:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005a0a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005a0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a10:	e841 2300 	strex	r3, r2, [r1]
 8005a14:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005a16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d1e5      	bne.n	80059e8 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a24:	d107      	bne.n	8005a36 <UART_Start_Receive_IT+0x102>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d103      	bne.n	8005a36 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	4a21      	ldr	r2, [pc, #132]	@ (8005ab8 <UART_Start_Receive_IT+0x184>)
 8005a32:	669a      	str	r2, [r3, #104]	@ 0x68
 8005a34:	e002      	b.n	8005a3c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	4a20      	ldr	r2, [pc, #128]	@ (8005abc <UART_Start_Receive_IT+0x188>)
 8005a3a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	691b      	ldr	r3, [r3, #16]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d019      	beq.n	8005a78 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a4c:	e853 3f00 	ldrex	r3, [r3]
 8005a50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a54:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005a58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	461a      	mov	r2, r3
 8005a60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a62:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a64:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a66:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005a68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005a6a:	e841 2300 	strex	r3, r2, [r1]
 8005a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1e6      	bne.n	8005a44 <UART_Start_Receive_IT+0x110>
 8005a76:	e018      	b.n	8005aaa <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	e853 3f00 	ldrex	r3, [r3]
 8005a84:	613b      	str	r3, [r7, #16]
   return(result);
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	f043 0320 	orr.w	r3, r3, #32
 8005a8c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	461a      	mov	r2, r3
 8005a94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a96:	623b      	str	r3, [r7, #32]
 8005a98:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9a:	69f9      	ldr	r1, [r7, #28]
 8005a9c:	6a3a      	ldr	r2, [r7, #32]
 8005a9e:	e841 2300 	strex	r3, r2, [r1]
 8005aa2:	61bb      	str	r3, [r7, #24]
   return(result);
 8005aa4:	69bb      	ldr	r3, [r7, #24]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1e6      	bne.n	8005a78 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8005aaa:	2300      	movs	r3, #0
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	375c      	adds	r7, #92	@ 0x5c
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr
 8005ab8:	08005db1 	.word	0x08005db1
 8005abc:	08005c09 	.word	0x08005c09

08005ac0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b095      	sub	sp, #84	@ 0x54
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ad0:	e853 3f00 	ldrex	r3, [r3]
 8005ad4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005adc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ae6:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ae8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005aec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005aee:	e841 2300 	strex	r3, r2, [r1]
 8005af2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005af4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d1e6      	bne.n	8005ac8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	3308      	adds	r3, #8
 8005b00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b02:	6a3b      	ldr	r3, [r7, #32]
 8005b04:	e853 3f00 	ldrex	r3, [r3]
 8005b08:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	f023 0301 	bic.w	r3, r3, #1
 8005b10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	3308      	adds	r3, #8
 8005b18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b22:	e841 2300 	strex	r3, r2, [r1]
 8005b26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1e5      	bne.n	8005afa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d118      	bne.n	8005b68 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	e853 3f00 	ldrex	r3, [r3]
 8005b42:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	f023 0310 	bic.w	r3, r3, #16
 8005b4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	461a      	mov	r2, r3
 8005b52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b54:	61bb      	str	r3, [r7, #24]
 8005b56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b58:	6979      	ldr	r1, [r7, #20]
 8005b5a:	69ba      	ldr	r2, [r7, #24]
 8005b5c:	e841 2300 	strex	r3, r2, [r1]
 8005b60:	613b      	str	r3, [r7, #16]
   return(result);
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d1e6      	bne.n	8005b36 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2220      	movs	r2, #32
 8005b6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005b7c:	bf00      	nop
 8005b7e:	3754      	adds	r7, #84	@ 0x54
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b94:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	f7fa fdae 	bl	8000708 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bac:	bf00      	nop
 8005bae:	3710      	adds	r7, #16
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b088      	sub	sp, #32
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	e853 3f00 	ldrex	r3, [r3]
 8005bc8:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bd0:	61fb      	str	r3, [r7, #28]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	61bb      	str	r3, [r7, #24]
 8005bdc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bde:	6979      	ldr	r1, [r7, #20]
 8005be0:	69ba      	ldr	r2, [r7, #24]
 8005be2:	e841 2300 	strex	r3, r2, [r1]
 8005be6:	613b      	str	r3, [r7, #16]
   return(result);
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1e6      	bne.n	8005bbc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2220      	movs	r2, #32
 8005bf2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f7ff fb96 	bl	800532c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c00:	bf00      	nop
 8005c02:	3720      	adds	r7, #32
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b09c      	sub	sp, #112	@ 0x70
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c16:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c20:	2b22      	cmp	r3, #34	@ 0x22
 8005c22:	f040 80b9 	bne.w	8005d98 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005c2c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005c30:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005c34:	b2d9      	uxtb	r1, r3
 8005c36:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005c3a:	b2da      	uxtb	r2, r3
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c40:	400a      	ands	r2, r1
 8005c42:	b2d2      	uxtb	r2, r2
 8005c44:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c4a:	1c5a      	adds	r2, r3, #1
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	3b01      	subs	r3, #1
 8005c5a:	b29a      	uxth	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005c68:	b29b      	uxth	r3, r3
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	f040 809c 	bne.w	8005da8 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c78:	e853 3f00 	ldrex	r3, [r3]
 8005c7c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005c7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c84:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c8e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005c90:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c92:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005c94:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005c96:	e841 2300 	strex	r3, r2, [r1]
 8005c9a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005c9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d1e6      	bne.n	8005c70 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	3308      	adds	r3, #8
 8005ca8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cac:	e853 3f00 	ldrex	r3, [r3]
 8005cb0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005cb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cb4:	f023 0301 	bic.w	r3, r3, #1
 8005cb8:	667b      	str	r3, [r7, #100]	@ 0x64
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	3308      	adds	r3, #8
 8005cc0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005cc2:	647a      	str	r2, [r7, #68]	@ 0x44
 8005cc4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005cc8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cca:	e841 2300 	strex	r3, r2, [r1]
 8005cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005cd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d1e5      	bne.n	8005ca2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2220      	movs	r2, #32
 8005cda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d018      	beq.n	8005d2a <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d00:	e853 3f00 	ldrex	r3, [r3]
 8005d04:	623b      	str	r3, [r7, #32]
   return(result);
 8005d06:	6a3b      	ldr	r3, [r7, #32]
 8005d08:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	461a      	mov	r2, r3
 8005d14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005d16:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d18:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d1e:	e841 2300 	strex	r3, r2, [r1]
 8005d22:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1e6      	bne.n	8005cf8 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	d12e      	bne.n	8005d90 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	e853 3f00 	ldrex	r3, [r3]
 8005d44:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f023 0310 	bic.w	r3, r3, #16
 8005d4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	461a      	mov	r2, r3
 8005d54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d56:	61fb      	str	r3, [r7, #28]
 8005d58:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d5a:	69b9      	ldr	r1, [r7, #24]
 8005d5c:	69fa      	ldr	r2, [r7, #28]
 8005d5e:	e841 2300 	strex	r3, r2, [r1]
 8005d62:	617b      	str	r3, [r7, #20]
   return(result);
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d1e6      	bne.n	8005d38 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	69db      	ldr	r3, [r3, #28]
 8005d70:	f003 0310 	and.w	r3, r3, #16
 8005d74:	2b10      	cmp	r3, #16
 8005d76:	d103      	bne.n	8005d80 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2210      	movs	r2, #16
 8005d7e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005d86:	4619      	mov	r1, r3
 8005d88:	6878      	ldr	r0, [r7, #4]
 8005d8a:	f7ff fad9 	bl	8005340 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005d8e:	e00b      	b.n	8005da8 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f7fa fc4f 	bl	8000634 <HAL_UART_RxCpltCallback>
}
 8005d96:	e007      	b.n	8005da8 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	699a      	ldr	r2, [r3, #24]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f042 0208 	orr.w	r2, r2, #8
 8005da6:	619a      	str	r2, [r3, #24]
}
 8005da8:	bf00      	nop
 8005daa:	3770      	adds	r7, #112	@ 0x70
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b09c      	sub	sp, #112	@ 0x70
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005dbe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dc8:	2b22      	cmp	r3, #34	@ 0x22
 8005dca:	f040 80b9 	bne.w	8005f40 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005dd4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ddc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005dde:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005de2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005de6:	4013      	ands	r3, r2
 8005de8:	b29a      	uxth	r2, r3
 8005dea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005dec:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005df2:	1c9a      	adds	r2, r3, #2
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	3b01      	subs	r3, #1
 8005e02:	b29a      	uxth	r2, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	f040 809c 	bne.w	8005f50 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e20:	e853 3f00 	ldrex	r3, [r3]
 8005e24:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005e26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e2c:	667b      	str	r3, [r7, #100]	@ 0x64
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	461a      	mov	r2, r3
 8005e34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e36:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e38:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e3a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005e3c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005e3e:	e841 2300 	strex	r3, r2, [r1]
 8005e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005e44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1e6      	bne.n	8005e18 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	3308      	adds	r3, #8
 8005e50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e54:	e853 3f00 	ldrex	r3, [r3]
 8005e58:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e5c:	f023 0301 	bic.w	r3, r3, #1
 8005e60:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	3308      	adds	r3, #8
 8005e68:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005e6a:	643a      	str	r2, [r7, #64]	@ 0x40
 8005e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005e70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e72:	e841 2300 	strex	r3, r2, [r1]
 8005e76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1e5      	bne.n	8005e4a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2220      	movs	r2, #32
 8005e82:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d018      	beq.n	8005ed2 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea6:	6a3b      	ldr	r3, [r7, #32]
 8005ea8:	e853 3f00 	ldrex	r3, [r3]
 8005eac:	61fb      	str	r3, [r7, #28]
   return(result);
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005eb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	461a      	mov	r2, r3
 8005ebc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ec0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ec4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ec6:	e841 2300 	strex	r3, r2, [r1]
 8005eca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1e6      	bne.n	8005ea0 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	d12e      	bne.n	8005f38 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	e853 3f00 	ldrex	r3, [r3]
 8005eec:	60bb      	str	r3, [r7, #8]
   return(result);
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	f023 0310 	bic.w	r3, r3, #16
 8005ef4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	461a      	mov	r2, r3
 8005efc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005efe:	61bb      	str	r3, [r7, #24]
 8005f00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f02:	6979      	ldr	r1, [r7, #20]
 8005f04:	69ba      	ldr	r2, [r7, #24]
 8005f06:	e841 2300 	strex	r3, r2, [r1]
 8005f0a:	613b      	str	r3, [r7, #16]
   return(result);
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d1e6      	bne.n	8005ee0 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	69db      	ldr	r3, [r3, #28]
 8005f18:	f003 0310 	and.w	r3, r3, #16
 8005f1c:	2b10      	cmp	r3, #16
 8005f1e:	d103      	bne.n	8005f28 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2210      	movs	r2, #16
 8005f26:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005f2e:	4619      	mov	r1, r3
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f7ff fa05 	bl	8005340 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005f36:	e00b      	b.n	8005f50 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f7fa fb7b 	bl	8000634 <HAL_UART_RxCpltCallback>
}
 8005f3e:	e007      	b.n	8005f50 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	699a      	ldr	r2, [r3, #24]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f042 0208 	orr.w	r2, r2, #8
 8005f4e:	619a      	str	r2, [r3, #24]
}
 8005f50:	bf00      	nop
 8005f52:	3770      	adds	r7, #112	@ 0x70
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <sniprintf>:
 8005f6c:	b40c      	push	{r2, r3}
 8005f6e:	b530      	push	{r4, r5, lr}
 8005f70:	4b18      	ldr	r3, [pc, #96]	@ (8005fd4 <sniprintf+0x68>)
 8005f72:	1e0c      	subs	r4, r1, #0
 8005f74:	681d      	ldr	r5, [r3, #0]
 8005f76:	b09d      	sub	sp, #116	@ 0x74
 8005f78:	da08      	bge.n	8005f8c <sniprintf+0x20>
 8005f7a:	238b      	movs	r3, #139	@ 0x8b
 8005f7c:	602b      	str	r3, [r5, #0]
 8005f7e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f82:	b01d      	add	sp, #116	@ 0x74
 8005f84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f88:	b002      	add	sp, #8
 8005f8a:	4770      	bx	lr
 8005f8c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005f90:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005f94:	f04f 0300 	mov.w	r3, #0
 8005f98:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005f9a:	bf14      	ite	ne
 8005f9c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005fa0:	4623      	moveq	r3, r4
 8005fa2:	9304      	str	r3, [sp, #16]
 8005fa4:	9307      	str	r3, [sp, #28]
 8005fa6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005faa:	9002      	str	r0, [sp, #8]
 8005fac:	9006      	str	r0, [sp, #24]
 8005fae:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005fb2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005fb4:	ab21      	add	r3, sp, #132	@ 0x84
 8005fb6:	a902      	add	r1, sp, #8
 8005fb8:	4628      	mov	r0, r5
 8005fba:	9301      	str	r3, [sp, #4]
 8005fbc:	f000 f994 	bl	80062e8 <_svfiprintf_r>
 8005fc0:	1c43      	adds	r3, r0, #1
 8005fc2:	bfbc      	itt	lt
 8005fc4:	238b      	movlt	r3, #139	@ 0x8b
 8005fc6:	602b      	strlt	r3, [r5, #0]
 8005fc8:	2c00      	cmp	r4, #0
 8005fca:	d0da      	beq.n	8005f82 <sniprintf+0x16>
 8005fcc:	9b02      	ldr	r3, [sp, #8]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	701a      	strb	r2, [r3, #0]
 8005fd2:	e7d6      	b.n	8005f82 <sniprintf+0x16>
 8005fd4:	20000018 	.word	0x20000018

08005fd8 <memset>:
 8005fd8:	4402      	add	r2, r0
 8005fda:	4603      	mov	r3, r0
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d100      	bne.n	8005fe2 <memset+0xa>
 8005fe0:	4770      	bx	lr
 8005fe2:	f803 1b01 	strb.w	r1, [r3], #1
 8005fe6:	e7f9      	b.n	8005fdc <memset+0x4>

08005fe8 <__errno>:
 8005fe8:	4b01      	ldr	r3, [pc, #4]	@ (8005ff0 <__errno+0x8>)
 8005fea:	6818      	ldr	r0, [r3, #0]
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	20000018 	.word	0x20000018

08005ff4 <__libc_init_array>:
 8005ff4:	b570      	push	{r4, r5, r6, lr}
 8005ff6:	4d0d      	ldr	r5, [pc, #52]	@ (800602c <__libc_init_array+0x38>)
 8005ff8:	4c0d      	ldr	r4, [pc, #52]	@ (8006030 <__libc_init_array+0x3c>)
 8005ffa:	1b64      	subs	r4, r4, r5
 8005ffc:	10a4      	asrs	r4, r4, #2
 8005ffe:	2600      	movs	r6, #0
 8006000:	42a6      	cmp	r6, r4
 8006002:	d109      	bne.n	8006018 <__libc_init_array+0x24>
 8006004:	4d0b      	ldr	r5, [pc, #44]	@ (8006034 <__libc_init_array+0x40>)
 8006006:	4c0c      	ldr	r4, [pc, #48]	@ (8006038 <__libc_init_array+0x44>)
 8006008:	f000 fc64 	bl	80068d4 <_init>
 800600c:	1b64      	subs	r4, r4, r5
 800600e:	10a4      	asrs	r4, r4, #2
 8006010:	2600      	movs	r6, #0
 8006012:	42a6      	cmp	r6, r4
 8006014:	d105      	bne.n	8006022 <__libc_init_array+0x2e>
 8006016:	bd70      	pop	{r4, r5, r6, pc}
 8006018:	f855 3b04 	ldr.w	r3, [r5], #4
 800601c:	4798      	blx	r3
 800601e:	3601      	adds	r6, #1
 8006020:	e7ee      	b.n	8006000 <__libc_init_array+0xc>
 8006022:	f855 3b04 	ldr.w	r3, [r5], #4
 8006026:	4798      	blx	r3
 8006028:	3601      	adds	r6, #1
 800602a:	e7f2      	b.n	8006012 <__libc_init_array+0x1e>
 800602c:	0800696c 	.word	0x0800696c
 8006030:	0800696c 	.word	0x0800696c
 8006034:	0800696c 	.word	0x0800696c
 8006038:	08006970 	.word	0x08006970

0800603c <__retarget_lock_acquire_recursive>:
 800603c:	4770      	bx	lr

0800603e <__retarget_lock_release_recursive>:
 800603e:	4770      	bx	lr

08006040 <_free_r>:
 8006040:	b538      	push	{r3, r4, r5, lr}
 8006042:	4605      	mov	r5, r0
 8006044:	2900      	cmp	r1, #0
 8006046:	d041      	beq.n	80060cc <_free_r+0x8c>
 8006048:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800604c:	1f0c      	subs	r4, r1, #4
 800604e:	2b00      	cmp	r3, #0
 8006050:	bfb8      	it	lt
 8006052:	18e4      	addlt	r4, r4, r3
 8006054:	f000 f8e0 	bl	8006218 <__malloc_lock>
 8006058:	4a1d      	ldr	r2, [pc, #116]	@ (80060d0 <_free_r+0x90>)
 800605a:	6813      	ldr	r3, [r2, #0]
 800605c:	b933      	cbnz	r3, 800606c <_free_r+0x2c>
 800605e:	6063      	str	r3, [r4, #4]
 8006060:	6014      	str	r4, [r2, #0]
 8006062:	4628      	mov	r0, r5
 8006064:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006068:	f000 b8dc 	b.w	8006224 <__malloc_unlock>
 800606c:	42a3      	cmp	r3, r4
 800606e:	d908      	bls.n	8006082 <_free_r+0x42>
 8006070:	6820      	ldr	r0, [r4, #0]
 8006072:	1821      	adds	r1, r4, r0
 8006074:	428b      	cmp	r3, r1
 8006076:	bf01      	itttt	eq
 8006078:	6819      	ldreq	r1, [r3, #0]
 800607a:	685b      	ldreq	r3, [r3, #4]
 800607c:	1809      	addeq	r1, r1, r0
 800607e:	6021      	streq	r1, [r4, #0]
 8006080:	e7ed      	b.n	800605e <_free_r+0x1e>
 8006082:	461a      	mov	r2, r3
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	b10b      	cbz	r3, 800608c <_free_r+0x4c>
 8006088:	42a3      	cmp	r3, r4
 800608a:	d9fa      	bls.n	8006082 <_free_r+0x42>
 800608c:	6811      	ldr	r1, [r2, #0]
 800608e:	1850      	adds	r0, r2, r1
 8006090:	42a0      	cmp	r0, r4
 8006092:	d10b      	bne.n	80060ac <_free_r+0x6c>
 8006094:	6820      	ldr	r0, [r4, #0]
 8006096:	4401      	add	r1, r0
 8006098:	1850      	adds	r0, r2, r1
 800609a:	4283      	cmp	r3, r0
 800609c:	6011      	str	r1, [r2, #0]
 800609e:	d1e0      	bne.n	8006062 <_free_r+0x22>
 80060a0:	6818      	ldr	r0, [r3, #0]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	6053      	str	r3, [r2, #4]
 80060a6:	4408      	add	r0, r1
 80060a8:	6010      	str	r0, [r2, #0]
 80060aa:	e7da      	b.n	8006062 <_free_r+0x22>
 80060ac:	d902      	bls.n	80060b4 <_free_r+0x74>
 80060ae:	230c      	movs	r3, #12
 80060b0:	602b      	str	r3, [r5, #0]
 80060b2:	e7d6      	b.n	8006062 <_free_r+0x22>
 80060b4:	6820      	ldr	r0, [r4, #0]
 80060b6:	1821      	adds	r1, r4, r0
 80060b8:	428b      	cmp	r3, r1
 80060ba:	bf04      	itt	eq
 80060bc:	6819      	ldreq	r1, [r3, #0]
 80060be:	685b      	ldreq	r3, [r3, #4]
 80060c0:	6063      	str	r3, [r4, #4]
 80060c2:	bf04      	itt	eq
 80060c4:	1809      	addeq	r1, r1, r0
 80060c6:	6021      	streq	r1, [r4, #0]
 80060c8:	6054      	str	r4, [r2, #4]
 80060ca:	e7ca      	b.n	8006062 <_free_r+0x22>
 80060cc:	bd38      	pop	{r3, r4, r5, pc}
 80060ce:	bf00      	nop
 80060d0:	200003c0 	.word	0x200003c0

080060d4 <sbrk_aligned>:
 80060d4:	b570      	push	{r4, r5, r6, lr}
 80060d6:	4e0f      	ldr	r6, [pc, #60]	@ (8006114 <sbrk_aligned+0x40>)
 80060d8:	460c      	mov	r4, r1
 80060da:	6831      	ldr	r1, [r6, #0]
 80060dc:	4605      	mov	r5, r0
 80060de:	b911      	cbnz	r1, 80060e6 <sbrk_aligned+0x12>
 80060e0:	f000 fba4 	bl	800682c <_sbrk_r>
 80060e4:	6030      	str	r0, [r6, #0]
 80060e6:	4621      	mov	r1, r4
 80060e8:	4628      	mov	r0, r5
 80060ea:	f000 fb9f 	bl	800682c <_sbrk_r>
 80060ee:	1c43      	adds	r3, r0, #1
 80060f0:	d103      	bne.n	80060fa <sbrk_aligned+0x26>
 80060f2:	f04f 34ff 	mov.w	r4, #4294967295
 80060f6:	4620      	mov	r0, r4
 80060f8:	bd70      	pop	{r4, r5, r6, pc}
 80060fa:	1cc4      	adds	r4, r0, #3
 80060fc:	f024 0403 	bic.w	r4, r4, #3
 8006100:	42a0      	cmp	r0, r4
 8006102:	d0f8      	beq.n	80060f6 <sbrk_aligned+0x22>
 8006104:	1a21      	subs	r1, r4, r0
 8006106:	4628      	mov	r0, r5
 8006108:	f000 fb90 	bl	800682c <_sbrk_r>
 800610c:	3001      	adds	r0, #1
 800610e:	d1f2      	bne.n	80060f6 <sbrk_aligned+0x22>
 8006110:	e7ef      	b.n	80060f2 <sbrk_aligned+0x1e>
 8006112:	bf00      	nop
 8006114:	200003bc 	.word	0x200003bc

08006118 <_malloc_r>:
 8006118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800611c:	1ccd      	adds	r5, r1, #3
 800611e:	f025 0503 	bic.w	r5, r5, #3
 8006122:	3508      	adds	r5, #8
 8006124:	2d0c      	cmp	r5, #12
 8006126:	bf38      	it	cc
 8006128:	250c      	movcc	r5, #12
 800612a:	2d00      	cmp	r5, #0
 800612c:	4606      	mov	r6, r0
 800612e:	db01      	blt.n	8006134 <_malloc_r+0x1c>
 8006130:	42a9      	cmp	r1, r5
 8006132:	d904      	bls.n	800613e <_malloc_r+0x26>
 8006134:	230c      	movs	r3, #12
 8006136:	6033      	str	r3, [r6, #0]
 8006138:	2000      	movs	r0, #0
 800613a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800613e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006214 <_malloc_r+0xfc>
 8006142:	f000 f869 	bl	8006218 <__malloc_lock>
 8006146:	f8d8 3000 	ldr.w	r3, [r8]
 800614a:	461c      	mov	r4, r3
 800614c:	bb44      	cbnz	r4, 80061a0 <_malloc_r+0x88>
 800614e:	4629      	mov	r1, r5
 8006150:	4630      	mov	r0, r6
 8006152:	f7ff ffbf 	bl	80060d4 <sbrk_aligned>
 8006156:	1c43      	adds	r3, r0, #1
 8006158:	4604      	mov	r4, r0
 800615a:	d158      	bne.n	800620e <_malloc_r+0xf6>
 800615c:	f8d8 4000 	ldr.w	r4, [r8]
 8006160:	4627      	mov	r7, r4
 8006162:	2f00      	cmp	r7, #0
 8006164:	d143      	bne.n	80061ee <_malloc_r+0xd6>
 8006166:	2c00      	cmp	r4, #0
 8006168:	d04b      	beq.n	8006202 <_malloc_r+0xea>
 800616a:	6823      	ldr	r3, [r4, #0]
 800616c:	4639      	mov	r1, r7
 800616e:	4630      	mov	r0, r6
 8006170:	eb04 0903 	add.w	r9, r4, r3
 8006174:	f000 fb5a 	bl	800682c <_sbrk_r>
 8006178:	4581      	cmp	r9, r0
 800617a:	d142      	bne.n	8006202 <_malloc_r+0xea>
 800617c:	6821      	ldr	r1, [r4, #0]
 800617e:	1a6d      	subs	r5, r5, r1
 8006180:	4629      	mov	r1, r5
 8006182:	4630      	mov	r0, r6
 8006184:	f7ff ffa6 	bl	80060d4 <sbrk_aligned>
 8006188:	3001      	adds	r0, #1
 800618a:	d03a      	beq.n	8006202 <_malloc_r+0xea>
 800618c:	6823      	ldr	r3, [r4, #0]
 800618e:	442b      	add	r3, r5
 8006190:	6023      	str	r3, [r4, #0]
 8006192:	f8d8 3000 	ldr.w	r3, [r8]
 8006196:	685a      	ldr	r2, [r3, #4]
 8006198:	bb62      	cbnz	r2, 80061f4 <_malloc_r+0xdc>
 800619a:	f8c8 7000 	str.w	r7, [r8]
 800619e:	e00f      	b.n	80061c0 <_malloc_r+0xa8>
 80061a0:	6822      	ldr	r2, [r4, #0]
 80061a2:	1b52      	subs	r2, r2, r5
 80061a4:	d420      	bmi.n	80061e8 <_malloc_r+0xd0>
 80061a6:	2a0b      	cmp	r2, #11
 80061a8:	d917      	bls.n	80061da <_malloc_r+0xc2>
 80061aa:	1961      	adds	r1, r4, r5
 80061ac:	42a3      	cmp	r3, r4
 80061ae:	6025      	str	r5, [r4, #0]
 80061b0:	bf18      	it	ne
 80061b2:	6059      	strne	r1, [r3, #4]
 80061b4:	6863      	ldr	r3, [r4, #4]
 80061b6:	bf08      	it	eq
 80061b8:	f8c8 1000 	streq.w	r1, [r8]
 80061bc:	5162      	str	r2, [r4, r5]
 80061be:	604b      	str	r3, [r1, #4]
 80061c0:	4630      	mov	r0, r6
 80061c2:	f000 f82f 	bl	8006224 <__malloc_unlock>
 80061c6:	f104 000b 	add.w	r0, r4, #11
 80061ca:	1d23      	adds	r3, r4, #4
 80061cc:	f020 0007 	bic.w	r0, r0, #7
 80061d0:	1ac2      	subs	r2, r0, r3
 80061d2:	bf1c      	itt	ne
 80061d4:	1a1b      	subne	r3, r3, r0
 80061d6:	50a3      	strne	r3, [r4, r2]
 80061d8:	e7af      	b.n	800613a <_malloc_r+0x22>
 80061da:	6862      	ldr	r2, [r4, #4]
 80061dc:	42a3      	cmp	r3, r4
 80061de:	bf0c      	ite	eq
 80061e0:	f8c8 2000 	streq.w	r2, [r8]
 80061e4:	605a      	strne	r2, [r3, #4]
 80061e6:	e7eb      	b.n	80061c0 <_malloc_r+0xa8>
 80061e8:	4623      	mov	r3, r4
 80061ea:	6864      	ldr	r4, [r4, #4]
 80061ec:	e7ae      	b.n	800614c <_malloc_r+0x34>
 80061ee:	463c      	mov	r4, r7
 80061f0:	687f      	ldr	r7, [r7, #4]
 80061f2:	e7b6      	b.n	8006162 <_malloc_r+0x4a>
 80061f4:	461a      	mov	r2, r3
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	42a3      	cmp	r3, r4
 80061fa:	d1fb      	bne.n	80061f4 <_malloc_r+0xdc>
 80061fc:	2300      	movs	r3, #0
 80061fe:	6053      	str	r3, [r2, #4]
 8006200:	e7de      	b.n	80061c0 <_malloc_r+0xa8>
 8006202:	230c      	movs	r3, #12
 8006204:	6033      	str	r3, [r6, #0]
 8006206:	4630      	mov	r0, r6
 8006208:	f000 f80c 	bl	8006224 <__malloc_unlock>
 800620c:	e794      	b.n	8006138 <_malloc_r+0x20>
 800620e:	6005      	str	r5, [r0, #0]
 8006210:	e7d6      	b.n	80061c0 <_malloc_r+0xa8>
 8006212:	bf00      	nop
 8006214:	200003c0 	.word	0x200003c0

08006218 <__malloc_lock>:
 8006218:	4801      	ldr	r0, [pc, #4]	@ (8006220 <__malloc_lock+0x8>)
 800621a:	f7ff bf0f 	b.w	800603c <__retarget_lock_acquire_recursive>
 800621e:	bf00      	nop
 8006220:	200003b8 	.word	0x200003b8

08006224 <__malloc_unlock>:
 8006224:	4801      	ldr	r0, [pc, #4]	@ (800622c <__malloc_unlock+0x8>)
 8006226:	f7ff bf0a 	b.w	800603e <__retarget_lock_release_recursive>
 800622a:	bf00      	nop
 800622c:	200003b8 	.word	0x200003b8

08006230 <__ssputs_r>:
 8006230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006234:	688e      	ldr	r6, [r1, #8]
 8006236:	461f      	mov	r7, r3
 8006238:	42be      	cmp	r6, r7
 800623a:	680b      	ldr	r3, [r1, #0]
 800623c:	4682      	mov	sl, r0
 800623e:	460c      	mov	r4, r1
 8006240:	4690      	mov	r8, r2
 8006242:	d82d      	bhi.n	80062a0 <__ssputs_r+0x70>
 8006244:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006248:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800624c:	d026      	beq.n	800629c <__ssputs_r+0x6c>
 800624e:	6965      	ldr	r5, [r4, #20]
 8006250:	6909      	ldr	r1, [r1, #16]
 8006252:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006256:	eba3 0901 	sub.w	r9, r3, r1
 800625a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800625e:	1c7b      	adds	r3, r7, #1
 8006260:	444b      	add	r3, r9
 8006262:	106d      	asrs	r5, r5, #1
 8006264:	429d      	cmp	r5, r3
 8006266:	bf38      	it	cc
 8006268:	461d      	movcc	r5, r3
 800626a:	0553      	lsls	r3, r2, #21
 800626c:	d527      	bpl.n	80062be <__ssputs_r+0x8e>
 800626e:	4629      	mov	r1, r5
 8006270:	f7ff ff52 	bl	8006118 <_malloc_r>
 8006274:	4606      	mov	r6, r0
 8006276:	b360      	cbz	r0, 80062d2 <__ssputs_r+0xa2>
 8006278:	6921      	ldr	r1, [r4, #16]
 800627a:	464a      	mov	r2, r9
 800627c:	f000 fae6 	bl	800684c <memcpy>
 8006280:	89a3      	ldrh	r3, [r4, #12]
 8006282:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006286:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800628a:	81a3      	strh	r3, [r4, #12]
 800628c:	6126      	str	r6, [r4, #16]
 800628e:	6165      	str	r5, [r4, #20]
 8006290:	444e      	add	r6, r9
 8006292:	eba5 0509 	sub.w	r5, r5, r9
 8006296:	6026      	str	r6, [r4, #0]
 8006298:	60a5      	str	r5, [r4, #8]
 800629a:	463e      	mov	r6, r7
 800629c:	42be      	cmp	r6, r7
 800629e:	d900      	bls.n	80062a2 <__ssputs_r+0x72>
 80062a0:	463e      	mov	r6, r7
 80062a2:	6820      	ldr	r0, [r4, #0]
 80062a4:	4632      	mov	r2, r6
 80062a6:	4641      	mov	r1, r8
 80062a8:	f000 faa6 	bl	80067f8 <memmove>
 80062ac:	68a3      	ldr	r3, [r4, #8]
 80062ae:	1b9b      	subs	r3, r3, r6
 80062b0:	60a3      	str	r3, [r4, #8]
 80062b2:	6823      	ldr	r3, [r4, #0]
 80062b4:	4433      	add	r3, r6
 80062b6:	6023      	str	r3, [r4, #0]
 80062b8:	2000      	movs	r0, #0
 80062ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062be:	462a      	mov	r2, r5
 80062c0:	f000 fad2 	bl	8006868 <_realloc_r>
 80062c4:	4606      	mov	r6, r0
 80062c6:	2800      	cmp	r0, #0
 80062c8:	d1e0      	bne.n	800628c <__ssputs_r+0x5c>
 80062ca:	6921      	ldr	r1, [r4, #16]
 80062cc:	4650      	mov	r0, sl
 80062ce:	f7ff feb7 	bl	8006040 <_free_r>
 80062d2:	230c      	movs	r3, #12
 80062d4:	f8ca 3000 	str.w	r3, [sl]
 80062d8:	89a3      	ldrh	r3, [r4, #12]
 80062da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062de:	81a3      	strh	r3, [r4, #12]
 80062e0:	f04f 30ff 	mov.w	r0, #4294967295
 80062e4:	e7e9      	b.n	80062ba <__ssputs_r+0x8a>
	...

080062e8 <_svfiprintf_r>:
 80062e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ec:	4698      	mov	r8, r3
 80062ee:	898b      	ldrh	r3, [r1, #12]
 80062f0:	061b      	lsls	r3, r3, #24
 80062f2:	b09d      	sub	sp, #116	@ 0x74
 80062f4:	4607      	mov	r7, r0
 80062f6:	460d      	mov	r5, r1
 80062f8:	4614      	mov	r4, r2
 80062fa:	d510      	bpl.n	800631e <_svfiprintf_r+0x36>
 80062fc:	690b      	ldr	r3, [r1, #16]
 80062fe:	b973      	cbnz	r3, 800631e <_svfiprintf_r+0x36>
 8006300:	2140      	movs	r1, #64	@ 0x40
 8006302:	f7ff ff09 	bl	8006118 <_malloc_r>
 8006306:	6028      	str	r0, [r5, #0]
 8006308:	6128      	str	r0, [r5, #16]
 800630a:	b930      	cbnz	r0, 800631a <_svfiprintf_r+0x32>
 800630c:	230c      	movs	r3, #12
 800630e:	603b      	str	r3, [r7, #0]
 8006310:	f04f 30ff 	mov.w	r0, #4294967295
 8006314:	b01d      	add	sp, #116	@ 0x74
 8006316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800631a:	2340      	movs	r3, #64	@ 0x40
 800631c:	616b      	str	r3, [r5, #20]
 800631e:	2300      	movs	r3, #0
 8006320:	9309      	str	r3, [sp, #36]	@ 0x24
 8006322:	2320      	movs	r3, #32
 8006324:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006328:	f8cd 800c 	str.w	r8, [sp, #12]
 800632c:	2330      	movs	r3, #48	@ 0x30
 800632e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80064cc <_svfiprintf_r+0x1e4>
 8006332:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006336:	f04f 0901 	mov.w	r9, #1
 800633a:	4623      	mov	r3, r4
 800633c:	469a      	mov	sl, r3
 800633e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006342:	b10a      	cbz	r2, 8006348 <_svfiprintf_r+0x60>
 8006344:	2a25      	cmp	r2, #37	@ 0x25
 8006346:	d1f9      	bne.n	800633c <_svfiprintf_r+0x54>
 8006348:	ebba 0b04 	subs.w	fp, sl, r4
 800634c:	d00b      	beq.n	8006366 <_svfiprintf_r+0x7e>
 800634e:	465b      	mov	r3, fp
 8006350:	4622      	mov	r2, r4
 8006352:	4629      	mov	r1, r5
 8006354:	4638      	mov	r0, r7
 8006356:	f7ff ff6b 	bl	8006230 <__ssputs_r>
 800635a:	3001      	adds	r0, #1
 800635c:	f000 80a7 	beq.w	80064ae <_svfiprintf_r+0x1c6>
 8006360:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006362:	445a      	add	r2, fp
 8006364:	9209      	str	r2, [sp, #36]	@ 0x24
 8006366:	f89a 3000 	ldrb.w	r3, [sl]
 800636a:	2b00      	cmp	r3, #0
 800636c:	f000 809f 	beq.w	80064ae <_svfiprintf_r+0x1c6>
 8006370:	2300      	movs	r3, #0
 8006372:	f04f 32ff 	mov.w	r2, #4294967295
 8006376:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800637a:	f10a 0a01 	add.w	sl, sl, #1
 800637e:	9304      	str	r3, [sp, #16]
 8006380:	9307      	str	r3, [sp, #28]
 8006382:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006386:	931a      	str	r3, [sp, #104]	@ 0x68
 8006388:	4654      	mov	r4, sl
 800638a:	2205      	movs	r2, #5
 800638c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006390:	484e      	ldr	r0, [pc, #312]	@ (80064cc <_svfiprintf_r+0x1e4>)
 8006392:	f7f9 ff1d 	bl	80001d0 <memchr>
 8006396:	9a04      	ldr	r2, [sp, #16]
 8006398:	b9d8      	cbnz	r0, 80063d2 <_svfiprintf_r+0xea>
 800639a:	06d0      	lsls	r0, r2, #27
 800639c:	bf44      	itt	mi
 800639e:	2320      	movmi	r3, #32
 80063a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80063a4:	0711      	lsls	r1, r2, #28
 80063a6:	bf44      	itt	mi
 80063a8:	232b      	movmi	r3, #43	@ 0x2b
 80063aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80063ae:	f89a 3000 	ldrb.w	r3, [sl]
 80063b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80063b4:	d015      	beq.n	80063e2 <_svfiprintf_r+0xfa>
 80063b6:	9a07      	ldr	r2, [sp, #28]
 80063b8:	4654      	mov	r4, sl
 80063ba:	2000      	movs	r0, #0
 80063bc:	f04f 0c0a 	mov.w	ip, #10
 80063c0:	4621      	mov	r1, r4
 80063c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063c6:	3b30      	subs	r3, #48	@ 0x30
 80063c8:	2b09      	cmp	r3, #9
 80063ca:	d94b      	bls.n	8006464 <_svfiprintf_r+0x17c>
 80063cc:	b1b0      	cbz	r0, 80063fc <_svfiprintf_r+0x114>
 80063ce:	9207      	str	r2, [sp, #28]
 80063d0:	e014      	b.n	80063fc <_svfiprintf_r+0x114>
 80063d2:	eba0 0308 	sub.w	r3, r0, r8
 80063d6:	fa09 f303 	lsl.w	r3, r9, r3
 80063da:	4313      	orrs	r3, r2
 80063dc:	9304      	str	r3, [sp, #16]
 80063de:	46a2      	mov	sl, r4
 80063e0:	e7d2      	b.n	8006388 <_svfiprintf_r+0xa0>
 80063e2:	9b03      	ldr	r3, [sp, #12]
 80063e4:	1d19      	adds	r1, r3, #4
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	9103      	str	r1, [sp, #12]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	bfbb      	ittet	lt
 80063ee:	425b      	neglt	r3, r3
 80063f0:	f042 0202 	orrlt.w	r2, r2, #2
 80063f4:	9307      	strge	r3, [sp, #28]
 80063f6:	9307      	strlt	r3, [sp, #28]
 80063f8:	bfb8      	it	lt
 80063fa:	9204      	strlt	r2, [sp, #16]
 80063fc:	7823      	ldrb	r3, [r4, #0]
 80063fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8006400:	d10a      	bne.n	8006418 <_svfiprintf_r+0x130>
 8006402:	7863      	ldrb	r3, [r4, #1]
 8006404:	2b2a      	cmp	r3, #42	@ 0x2a
 8006406:	d132      	bne.n	800646e <_svfiprintf_r+0x186>
 8006408:	9b03      	ldr	r3, [sp, #12]
 800640a:	1d1a      	adds	r2, r3, #4
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	9203      	str	r2, [sp, #12]
 8006410:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006414:	3402      	adds	r4, #2
 8006416:	9305      	str	r3, [sp, #20]
 8006418:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80064dc <_svfiprintf_r+0x1f4>
 800641c:	7821      	ldrb	r1, [r4, #0]
 800641e:	2203      	movs	r2, #3
 8006420:	4650      	mov	r0, sl
 8006422:	f7f9 fed5 	bl	80001d0 <memchr>
 8006426:	b138      	cbz	r0, 8006438 <_svfiprintf_r+0x150>
 8006428:	9b04      	ldr	r3, [sp, #16]
 800642a:	eba0 000a 	sub.w	r0, r0, sl
 800642e:	2240      	movs	r2, #64	@ 0x40
 8006430:	4082      	lsls	r2, r0
 8006432:	4313      	orrs	r3, r2
 8006434:	3401      	adds	r4, #1
 8006436:	9304      	str	r3, [sp, #16]
 8006438:	f814 1b01 	ldrb.w	r1, [r4], #1
 800643c:	4824      	ldr	r0, [pc, #144]	@ (80064d0 <_svfiprintf_r+0x1e8>)
 800643e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006442:	2206      	movs	r2, #6
 8006444:	f7f9 fec4 	bl	80001d0 <memchr>
 8006448:	2800      	cmp	r0, #0
 800644a:	d036      	beq.n	80064ba <_svfiprintf_r+0x1d2>
 800644c:	4b21      	ldr	r3, [pc, #132]	@ (80064d4 <_svfiprintf_r+0x1ec>)
 800644e:	bb1b      	cbnz	r3, 8006498 <_svfiprintf_r+0x1b0>
 8006450:	9b03      	ldr	r3, [sp, #12]
 8006452:	3307      	adds	r3, #7
 8006454:	f023 0307 	bic.w	r3, r3, #7
 8006458:	3308      	adds	r3, #8
 800645a:	9303      	str	r3, [sp, #12]
 800645c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800645e:	4433      	add	r3, r6
 8006460:	9309      	str	r3, [sp, #36]	@ 0x24
 8006462:	e76a      	b.n	800633a <_svfiprintf_r+0x52>
 8006464:	fb0c 3202 	mla	r2, ip, r2, r3
 8006468:	460c      	mov	r4, r1
 800646a:	2001      	movs	r0, #1
 800646c:	e7a8      	b.n	80063c0 <_svfiprintf_r+0xd8>
 800646e:	2300      	movs	r3, #0
 8006470:	3401      	adds	r4, #1
 8006472:	9305      	str	r3, [sp, #20]
 8006474:	4619      	mov	r1, r3
 8006476:	f04f 0c0a 	mov.w	ip, #10
 800647a:	4620      	mov	r0, r4
 800647c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006480:	3a30      	subs	r2, #48	@ 0x30
 8006482:	2a09      	cmp	r2, #9
 8006484:	d903      	bls.n	800648e <_svfiprintf_r+0x1a6>
 8006486:	2b00      	cmp	r3, #0
 8006488:	d0c6      	beq.n	8006418 <_svfiprintf_r+0x130>
 800648a:	9105      	str	r1, [sp, #20]
 800648c:	e7c4      	b.n	8006418 <_svfiprintf_r+0x130>
 800648e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006492:	4604      	mov	r4, r0
 8006494:	2301      	movs	r3, #1
 8006496:	e7f0      	b.n	800647a <_svfiprintf_r+0x192>
 8006498:	ab03      	add	r3, sp, #12
 800649a:	9300      	str	r3, [sp, #0]
 800649c:	462a      	mov	r2, r5
 800649e:	4b0e      	ldr	r3, [pc, #56]	@ (80064d8 <_svfiprintf_r+0x1f0>)
 80064a0:	a904      	add	r1, sp, #16
 80064a2:	4638      	mov	r0, r7
 80064a4:	f3af 8000 	nop.w
 80064a8:	1c42      	adds	r2, r0, #1
 80064aa:	4606      	mov	r6, r0
 80064ac:	d1d6      	bne.n	800645c <_svfiprintf_r+0x174>
 80064ae:	89ab      	ldrh	r3, [r5, #12]
 80064b0:	065b      	lsls	r3, r3, #25
 80064b2:	f53f af2d 	bmi.w	8006310 <_svfiprintf_r+0x28>
 80064b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80064b8:	e72c      	b.n	8006314 <_svfiprintf_r+0x2c>
 80064ba:	ab03      	add	r3, sp, #12
 80064bc:	9300      	str	r3, [sp, #0]
 80064be:	462a      	mov	r2, r5
 80064c0:	4b05      	ldr	r3, [pc, #20]	@ (80064d8 <_svfiprintf_r+0x1f0>)
 80064c2:	a904      	add	r1, sp, #16
 80064c4:	4638      	mov	r0, r7
 80064c6:	f000 f879 	bl	80065bc <_printf_i>
 80064ca:	e7ed      	b.n	80064a8 <_svfiprintf_r+0x1c0>
 80064cc:	08006930 	.word	0x08006930
 80064d0:	0800693a 	.word	0x0800693a
 80064d4:	00000000 	.word	0x00000000
 80064d8:	08006231 	.word	0x08006231
 80064dc:	08006936 	.word	0x08006936

080064e0 <_printf_common>:
 80064e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064e4:	4616      	mov	r6, r2
 80064e6:	4698      	mov	r8, r3
 80064e8:	688a      	ldr	r2, [r1, #8]
 80064ea:	690b      	ldr	r3, [r1, #16]
 80064ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064f0:	4293      	cmp	r3, r2
 80064f2:	bfb8      	it	lt
 80064f4:	4613      	movlt	r3, r2
 80064f6:	6033      	str	r3, [r6, #0]
 80064f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80064fc:	4607      	mov	r7, r0
 80064fe:	460c      	mov	r4, r1
 8006500:	b10a      	cbz	r2, 8006506 <_printf_common+0x26>
 8006502:	3301      	adds	r3, #1
 8006504:	6033      	str	r3, [r6, #0]
 8006506:	6823      	ldr	r3, [r4, #0]
 8006508:	0699      	lsls	r1, r3, #26
 800650a:	bf42      	ittt	mi
 800650c:	6833      	ldrmi	r3, [r6, #0]
 800650e:	3302      	addmi	r3, #2
 8006510:	6033      	strmi	r3, [r6, #0]
 8006512:	6825      	ldr	r5, [r4, #0]
 8006514:	f015 0506 	ands.w	r5, r5, #6
 8006518:	d106      	bne.n	8006528 <_printf_common+0x48>
 800651a:	f104 0a19 	add.w	sl, r4, #25
 800651e:	68e3      	ldr	r3, [r4, #12]
 8006520:	6832      	ldr	r2, [r6, #0]
 8006522:	1a9b      	subs	r3, r3, r2
 8006524:	42ab      	cmp	r3, r5
 8006526:	dc26      	bgt.n	8006576 <_printf_common+0x96>
 8006528:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800652c:	6822      	ldr	r2, [r4, #0]
 800652e:	3b00      	subs	r3, #0
 8006530:	bf18      	it	ne
 8006532:	2301      	movne	r3, #1
 8006534:	0692      	lsls	r2, r2, #26
 8006536:	d42b      	bmi.n	8006590 <_printf_common+0xb0>
 8006538:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800653c:	4641      	mov	r1, r8
 800653e:	4638      	mov	r0, r7
 8006540:	47c8      	blx	r9
 8006542:	3001      	adds	r0, #1
 8006544:	d01e      	beq.n	8006584 <_printf_common+0xa4>
 8006546:	6823      	ldr	r3, [r4, #0]
 8006548:	6922      	ldr	r2, [r4, #16]
 800654a:	f003 0306 	and.w	r3, r3, #6
 800654e:	2b04      	cmp	r3, #4
 8006550:	bf02      	ittt	eq
 8006552:	68e5      	ldreq	r5, [r4, #12]
 8006554:	6833      	ldreq	r3, [r6, #0]
 8006556:	1aed      	subeq	r5, r5, r3
 8006558:	68a3      	ldr	r3, [r4, #8]
 800655a:	bf0c      	ite	eq
 800655c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006560:	2500      	movne	r5, #0
 8006562:	4293      	cmp	r3, r2
 8006564:	bfc4      	itt	gt
 8006566:	1a9b      	subgt	r3, r3, r2
 8006568:	18ed      	addgt	r5, r5, r3
 800656a:	2600      	movs	r6, #0
 800656c:	341a      	adds	r4, #26
 800656e:	42b5      	cmp	r5, r6
 8006570:	d11a      	bne.n	80065a8 <_printf_common+0xc8>
 8006572:	2000      	movs	r0, #0
 8006574:	e008      	b.n	8006588 <_printf_common+0xa8>
 8006576:	2301      	movs	r3, #1
 8006578:	4652      	mov	r2, sl
 800657a:	4641      	mov	r1, r8
 800657c:	4638      	mov	r0, r7
 800657e:	47c8      	blx	r9
 8006580:	3001      	adds	r0, #1
 8006582:	d103      	bne.n	800658c <_printf_common+0xac>
 8006584:	f04f 30ff 	mov.w	r0, #4294967295
 8006588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800658c:	3501      	adds	r5, #1
 800658e:	e7c6      	b.n	800651e <_printf_common+0x3e>
 8006590:	18e1      	adds	r1, r4, r3
 8006592:	1c5a      	adds	r2, r3, #1
 8006594:	2030      	movs	r0, #48	@ 0x30
 8006596:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800659a:	4422      	add	r2, r4
 800659c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80065a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80065a4:	3302      	adds	r3, #2
 80065a6:	e7c7      	b.n	8006538 <_printf_common+0x58>
 80065a8:	2301      	movs	r3, #1
 80065aa:	4622      	mov	r2, r4
 80065ac:	4641      	mov	r1, r8
 80065ae:	4638      	mov	r0, r7
 80065b0:	47c8      	blx	r9
 80065b2:	3001      	adds	r0, #1
 80065b4:	d0e6      	beq.n	8006584 <_printf_common+0xa4>
 80065b6:	3601      	adds	r6, #1
 80065b8:	e7d9      	b.n	800656e <_printf_common+0x8e>
	...

080065bc <_printf_i>:
 80065bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065c0:	7e0f      	ldrb	r7, [r1, #24]
 80065c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80065c4:	2f78      	cmp	r7, #120	@ 0x78
 80065c6:	4691      	mov	r9, r2
 80065c8:	4680      	mov	r8, r0
 80065ca:	460c      	mov	r4, r1
 80065cc:	469a      	mov	sl, r3
 80065ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80065d2:	d807      	bhi.n	80065e4 <_printf_i+0x28>
 80065d4:	2f62      	cmp	r7, #98	@ 0x62
 80065d6:	d80a      	bhi.n	80065ee <_printf_i+0x32>
 80065d8:	2f00      	cmp	r7, #0
 80065da:	f000 80d1 	beq.w	8006780 <_printf_i+0x1c4>
 80065de:	2f58      	cmp	r7, #88	@ 0x58
 80065e0:	f000 80b8 	beq.w	8006754 <_printf_i+0x198>
 80065e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80065ec:	e03a      	b.n	8006664 <_printf_i+0xa8>
 80065ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80065f2:	2b15      	cmp	r3, #21
 80065f4:	d8f6      	bhi.n	80065e4 <_printf_i+0x28>
 80065f6:	a101      	add	r1, pc, #4	@ (adr r1, 80065fc <_printf_i+0x40>)
 80065f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065fc:	08006655 	.word	0x08006655
 8006600:	08006669 	.word	0x08006669
 8006604:	080065e5 	.word	0x080065e5
 8006608:	080065e5 	.word	0x080065e5
 800660c:	080065e5 	.word	0x080065e5
 8006610:	080065e5 	.word	0x080065e5
 8006614:	08006669 	.word	0x08006669
 8006618:	080065e5 	.word	0x080065e5
 800661c:	080065e5 	.word	0x080065e5
 8006620:	080065e5 	.word	0x080065e5
 8006624:	080065e5 	.word	0x080065e5
 8006628:	08006767 	.word	0x08006767
 800662c:	08006693 	.word	0x08006693
 8006630:	08006721 	.word	0x08006721
 8006634:	080065e5 	.word	0x080065e5
 8006638:	080065e5 	.word	0x080065e5
 800663c:	08006789 	.word	0x08006789
 8006640:	080065e5 	.word	0x080065e5
 8006644:	08006693 	.word	0x08006693
 8006648:	080065e5 	.word	0x080065e5
 800664c:	080065e5 	.word	0x080065e5
 8006650:	08006729 	.word	0x08006729
 8006654:	6833      	ldr	r3, [r6, #0]
 8006656:	1d1a      	adds	r2, r3, #4
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	6032      	str	r2, [r6, #0]
 800665c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006660:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006664:	2301      	movs	r3, #1
 8006666:	e09c      	b.n	80067a2 <_printf_i+0x1e6>
 8006668:	6833      	ldr	r3, [r6, #0]
 800666a:	6820      	ldr	r0, [r4, #0]
 800666c:	1d19      	adds	r1, r3, #4
 800666e:	6031      	str	r1, [r6, #0]
 8006670:	0606      	lsls	r6, r0, #24
 8006672:	d501      	bpl.n	8006678 <_printf_i+0xbc>
 8006674:	681d      	ldr	r5, [r3, #0]
 8006676:	e003      	b.n	8006680 <_printf_i+0xc4>
 8006678:	0645      	lsls	r5, r0, #25
 800667a:	d5fb      	bpl.n	8006674 <_printf_i+0xb8>
 800667c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006680:	2d00      	cmp	r5, #0
 8006682:	da03      	bge.n	800668c <_printf_i+0xd0>
 8006684:	232d      	movs	r3, #45	@ 0x2d
 8006686:	426d      	negs	r5, r5
 8006688:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800668c:	4858      	ldr	r0, [pc, #352]	@ (80067f0 <_printf_i+0x234>)
 800668e:	230a      	movs	r3, #10
 8006690:	e011      	b.n	80066b6 <_printf_i+0xfa>
 8006692:	6821      	ldr	r1, [r4, #0]
 8006694:	6833      	ldr	r3, [r6, #0]
 8006696:	0608      	lsls	r0, r1, #24
 8006698:	f853 5b04 	ldr.w	r5, [r3], #4
 800669c:	d402      	bmi.n	80066a4 <_printf_i+0xe8>
 800669e:	0649      	lsls	r1, r1, #25
 80066a0:	bf48      	it	mi
 80066a2:	b2ad      	uxthmi	r5, r5
 80066a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80066a6:	4852      	ldr	r0, [pc, #328]	@ (80067f0 <_printf_i+0x234>)
 80066a8:	6033      	str	r3, [r6, #0]
 80066aa:	bf14      	ite	ne
 80066ac:	230a      	movne	r3, #10
 80066ae:	2308      	moveq	r3, #8
 80066b0:	2100      	movs	r1, #0
 80066b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80066b6:	6866      	ldr	r6, [r4, #4]
 80066b8:	60a6      	str	r6, [r4, #8]
 80066ba:	2e00      	cmp	r6, #0
 80066bc:	db05      	blt.n	80066ca <_printf_i+0x10e>
 80066be:	6821      	ldr	r1, [r4, #0]
 80066c0:	432e      	orrs	r6, r5
 80066c2:	f021 0104 	bic.w	r1, r1, #4
 80066c6:	6021      	str	r1, [r4, #0]
 80066c8:	d04b      	beq.n	8006762 <_printf_i+0x1a6>
 80066ca:	4616      	mov	r6, r2
 80066cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80066d0:	fb03 5711 	mls	r7, r3, r1, r5
 80066d4:	5dc7      	ldrb	r7, [r0, r7]
 80066d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80066da:	462f      	mov	r7, r5
 80066dc:	42bb      	cmp	r3, r7
 80066de:	460d      	mov	r5, r1
 80066e0:	d9f4      	bls.n	80066cc <_printf_i+0x110>
 80066e2:	2b08      	cmp	r3, #8
 80066e4:	d10b      	bne.n	80066fe <_printf_i+0x142>
 80066e6:	6823      	ldr	r3, [r4, #0]
 80066e8:	07df      	lsls	r7, r3, #31
 80066ea:	d508      	bpl.n	80066fe <_printf_i+0x142>
 80066ec:	6923      	ldr	r3, [r4, #16]
 80066ee:	6861      	ldr	r1, [r4, #4]
 80066f0:	4299      	cmp	r1, r3
 80066f2:	bfde      	ittt	le
 80066f4:	2330      	movle	r3, #48	@ 0x30
 80066f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80066fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80066fe:	1b92      	subs	r2, r2, r6
 8006700:	6122      	str	r2, [r4, #16]
 8006702:	f8cd a000 	str.w	sl, [sp]
 8006706:	464b      	mov	r3, r9
 8006708:	aa03      	add	r2, sp, #12
 800670a:	4621      	mov	r1, r4
 800670c:	4640      	mov	r0, r8
 800670e:	f7ff fee7 	bl	80064e0 <_printf_common>
 8006712:	3001      	adds	r0, #1
 8006714:	d14a      	bne.n	80067ac <_printf_i+0x1f0>
 8006716:	f04f 30ff 	mov.w	r0, #4294967295
 800671a:	b004      	add	sp, #16
 800671c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006720:	6823      	ldr	r3, [r4, #0]
 8006722:	f043 0320 	orr.w	r3, r3, #32
 8006726:	6023      	str	r3, [r4, #0]
 8006728:	4832      	ldr	r0, [pc, #200]	@ (80067f4 <_printf_i+0x238>)
 800672a:	2778      	movs	r7, #120	@ 0x78
 800672c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006730:	6823      	ldr	r3, [r4, #0]
 8006732:	6831      	ldr	r1, [r6, #0]
 8006734:	061f      	lsls	r7, r3, #24
 8006736:	f851 5b04 	ldr.w	r5, [r1], #4
 800673a:	d402      	bmi.n	8006742 <_printf_i+0x186>
 800673c:	065f      	lsls	r7, r3, #25
 800673e:	bf48      	it	mi
 8006740:	b2ad      	uxthmi	r5, r5
 8006742:	6031      	str	r1, [r6, #0]
 8006744:	07d9      	lsls	r1, r3, #31
 8006746:	bf44      	itt	mi
 8006748:	f043 0320 	orrmi.w	r3, r3, #32
 800674c:	6023      	strmi	r3, [r4, #0]
 800674e:	b11d      	cbz	r5, 8006758 <_printf_i+0x19c>
 8006750:	2310      	movs	r3, #16
 8006752:	e7ad      	b.n	80066b0 <_printf_i+0xf4>
 8006754:	4826      	ldr	r0, [pc, #152]	@ (80067f0 <_printf_i+0x234>)
 8006756:	e7e9      	b.n	800672c <_printf_i+0x170>
 8006758:	6823      	ldr	r3, [r4, #0]
 800675a:	f023 0320 	bic.w	r3, r3, #32
 800675e:	6023      	str	r3, [r4, #0]
 8006760:	e7f6      	b.n	8006750 <_printf_i+0x194>
 8006762:	4616      	mov	r6, r2
 8006764:	e7bd      	b.n	80066e2 <_printf_i+0x126>
 8006766:	6833      	ldr	r3, [r6, #0]
 8006768:	6825      	ldr	r5, [r4, #0]
 800676a:	6961      	ldr	r1, [r4, #20]
 800676c:	1d18      	adds	r0, r3, #4
 800676e:	6030      	str	r0, [r6, #0]
 8006770:	062e      	lsls	r6, r5, #24
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	d501      	bpl.n	800677a <_printf_i+0x1be>
 8006776:	6019      	str	r1, [r3, #0]
 8006778:	e002      	b.n	8006780 <_printf_i+0x1c4>
 800677a:	0668      	lsls	r0, r5, #25
 800677c:	d5fb      	bpl.n	8006776 <_printf_i+0x1ba>
 800677e:	8019      	strh	r1, [r3, #0]
 8006780:	2300      	movs	r3, #0
 8006782:	6123      	str	r3, [r4, #16]
 8006784:	4616      	mov	r6, r2
 8006786:	e7bc      	b.n	8006702 <_printf_i+0x146>
 8006788:	6833      	ldr	r3, [r6, #0]
 800678a:	1d1a      	adds	r2, r3, #4
 800678c:	6032      	str	r2, [r6, #0]
 800678e:	681e      	ldr	r6, [r3, #0]
 8006790:	6862      	ldr	r2, [r4, #4]
 8006792:	2100      	movs	r1, #0
 8006794:	4630      	mov	r0, r6
 8006796:	f7f9 fd1b 	bl	80001d0 <memchr>
 800679a:	b108      	cbz	r0, 80067a0 <_printf_i+0x1e4>
 800679c:	1b80      	subs	r0, r0, r6
 800679e:	6060      	str	r0, [r4, #4]
 80067a0:	6863      	ldr	r3, [r4, #4]
 80067a2:	6123      	str	r3, [r4, #16]
 80067a4:	2300      	movs	r3, #0
 80067a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067aa:	e7aa      	b.n	8006702 <_printf_i+0x146>
 80067ac:	6923      	ldr	r3, [r4, #16]
 80067ae:	4632      	mov	r2, r6
 80067b0:	4649      	mov	r1, r9
 80067b2:	4640      	mov	r0, r8
 80067b4:	47d0      	blx	sl
 80067b6:	3001      	adds	r0, #1
 80067b8:	d0ad      	beq.n	8006716 <_printf_i+0x15a>
 80067ba:	6823      	ldr	r3, [r4, #0]
 80067bc:	079b      	lsls	r3, r3, #30
 80067be:	d413      	bmi.n	80067e8 <_printf_i+0x22c>
 80067c0:	68e0      	ldr	r0, [r4, #12]
 80067c2:	9b03      	ldr	r3, [sp, #12]
 80067c4:	4298      	cmp	r0, r3
 80067c6:	bfb8      	it	lt
 80067c8:	4618      	movlt	r0, r3
 80067ca:	e7a6      	b.n	800671a <_printf_i+0x15e>
 80067cc:	2301      	movs	r3, #1
 80067ce:	4632      	mov	r2, r6
 80067d0:	4649      	mov	r1, r9
 80067d2:	4640      	mov	r0, r8
 80067d4:	47d0      	blx	sl
 80067d6:	3001      	adds	r0, #1
 80067d8:	d09d      	beq.n	8006716 <_printf_i+0x15a>
 80067da:	3501      	adds	r5, #1
 80067dc:	68e3      	ldr	r3, [r4, #12]
 80067de:	9903      	ldr	r1, [sp, #12]
 80067e0:	1a5b      	subs	r3, r3, r1
 80067e2:	42ab      	cmp	r3, r5
 80067e4:	dcf2      	bgt.n	80067cc <_printf_i+0x210>
 80067e6:	e7eb      	b.n	80067c0 <_printf_i+0x204>
 80067e8:	2500      	movs	r5, #0
 80067ea:	f104 0619 	add.w	r6, r4, #25
 80067ee:	e7f5      	b.n	80067dc <_printf_i+0x220>
 80067f0:	08006941 	.word	0x08006941
 80067f4:	08006952 	.word	0x08006952

080067f8 <memmove>:
 80067f8:	4288      	cmp	r0, r1
 80067fa:	b510      	push	{r4, lr}
 80067fc:	eb01 0402 	add.w	r4, r1, r2
 8006800:	d902      	bls.n	8006808 <memmove+0x10>
 8006802:	4284      	cmp	r4, r0
 8006804:	4623      	mov	r3, r4
 8006806:	d807      	bhi.n	8006818 <memmove+0x20>
 8006808:	1e43      	subs	r3, r0, #1
 800680a:	42a1      	cmp	r1, r4
 800680c:	d008      	beq.n	8006820 <memmove+0x28>
 800680e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006812:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006816:	e7f8      	b.n	800680a <memmove+0x12>
 8006818:	4402      	add	r2, r0
 800681a:	4601      	mov	r1, r0
 800681c:	428a      	cmp	r2, r1
 800681e:	d100      	bne.n	8006822 <memmove+0x2a>
 8006820:	bd10      	pop	{r4, pc}
 8006822:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006826:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800682a:	e7f7      	b.n	800681c <memmove+0x24>

0800682c <_sbrk_r>:
 800682c:	b538      	push	{r3, r4, r5, lr}
 800682e:	4d06      	ldr	r5, [pc, #24]	@ (8006848 <_sbrk_r+0x1c>)
 8006830:	2300      	movs	r3, #0
 8006832:	4604      	mov	r4, r0
 8006834:	4608      	mov	r0, r1
 8006836:	602b      	str	r3, [r5, #0]
 8006838:	f7fa f9b8 	bl	8000bac <_sbrk>
 800683c:	1c43      	adds	r3, r0, #1
 800683e:	d102      	bne.n	8006846 <_sbrk_r+0x1a>
 8006840:	682b      	ldr	r3, [r5, #0]
 8006842:	b103      	cbz	r3, 8006846 <_sbrk_r+0x1a>
 8006844:	6023      	str	r3, [r4, #0]
 8006846:	bd38      	pop	{r3, r4, r5, pc}
 8006848:	200003b4 	.word	0x200003b4

0800684c <memcpy>:
 800684c:	440a      	add	r2, r1
 800684e:	4291      	cmp	r1, r2
 8006850:	f100 33ff 	add.w	r3, r0, #4294967295
 8006854:	d100      	bne.n	8006858 <memcpy+0xc>
 8006856:	4770      	bx	lr
 8006858:	b510      	push	{r4, lr}
 800685a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800685e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006862:	4291      	cmp	r1, r2
 8006864:	d1f9      	bne.n	800685a <memcpy+0xe>
 8006866:	bd10      	pop	{r4, pc}

08006868 <_realloc_r>:
 8006868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800686c:	4607      	mov	r7, r0
 800686e:	4614      	mov	r4, r2
 8006870:	460d      	mov	r5, r1
 8006872:	b921      	cbnz	r1, 800687e <_realloc_r+0x16>
 8006874:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006878:	4611      	mov	r1, r2
 800687a:	f7ff bc4d 	b.w	8006118 <_malloc_r>
 800687e:	b92a      	cbnz	r2, 800688c <_realloc_r+0x24>
 8006880:	f7ff fbde 	bl	8006040 <_free_r>
 8006884:	4625      	mov	r5, r4
 8006886:	4628      	mov	r0, r5
 8006888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800688c:	f000 f81a 	bl	80068c4 <_malloc_usable_size_r>
 8006890:	4284      	cmp	r4, r0
 8006892:	4606      	mov	r6, r0
 8006894:	d802      	bhi.n	800689c <_realloc_r+0x34>
 8006896:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800689a:	d8f4      	bhi.n	8006886 <_realloc_r+0x1e>
 800689c:	4621      	mov	r1, r4
 800689e:	4638      	mov	r0, r7
 80068a0:	f7ff fc3a 	bl	8006118 <_malloc_r>
 80068a4:	4680      	mov	r8, r0
 80068a6:	b908      	cbnz	r0, 80068ac <_realloc_r+0x44>
 80068a8:	4645      	mov	r5, r8
 80068aa:	e7ec      	b.n	8006886 <_realloc_r+0x1e>
 80068ac:	42b4      	cmp	r4, r6
 80068ae:	4622      	mov	r2, r4
 80068b0:	4629      	mov	r1, r5
 80068b2:	bf28      	it	cs
 80068b4:	4632      	movcs	r2, r6
 80068b6:	f7ff ffc9 	bl	800684c <memcpy>
 80068ba:	4629      	mov	r1, r5
 80068bc:	4638      	mov	r0, r7
 80068be:	f7ff fbbf 	bl	8006040 <_free_r>
 80068c2:	e7f1      	b.n	80068a8 <_realloc_r+0x40>

080068c4 <_malloc_usable_size_r>:
 80068c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068c8:	1f18      	subs	r0, r3, #4
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	bfbc      	itt	lt
 80068ce:	580b      	ldrlt	r3, [r1, r0]
 80068d0:	18c0      	addlt	r0, r0, r3
 80068d2:	4770      	bx	lr

080068d4 <_init>:
 80068d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068d6:	bf00      	nop
 80068d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068da:	bc08      	pop	{r3}
 80068dc:	469e      	mov	lr, r3
 80068de:	4770      	bx	lr

080068e0 <_fini>:
 80068e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068e2:	bf00      	nop
 80068e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068e6:	bc08      	pop	{r3}
 80068e8:	469e      	mov	lr, r3
 80068ea:	4770      	bx	lr
