# Four Bit Counter

> Include two Verilog files: counter.v and testbench.v.

- [ ] This counter increments from 4'b0000 to 4'b1111, and rolls back to 4'b0000.
- [ ] It will be set to 4'b0000 when the reset is 0.




# References

- [ ] [【ModelSim】查看波形图(Wave)和数据流图(DataFlow)，以4-bit计数器为例](https://blog.csdn.net/Xminyang/article/details/132780444?csdn_share_tail=%7B%22type%22%3A%22blog%22%2C%22rType%22%3A%22article%22%2C%22rId%22%3A%22132780444%22%2C%22source%22%3A%22Xminyang%22%7D)
- [ ] [4-bit counter](https://www.chipverify.com/verilog/verilog-4-bit-counter)
