\hypertarget{group___a_d_c___clock_prescaler}{}\section{A\+DC Clock\+Prescaler}
\label{group___a_d_c___clock_prescaler}\index{A\+D\+C Clock\+Prescaler@{A\+D\+C Clock\+Prescaler}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___a_d_c___clock_prescaler_ga092c0277fd6db9b905d229c9f8dda8ab}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+S\+Y\+N\+C\+\_\+\+D\+I\+V1}~(0x00000000\+U)
\item 
\#define \hyperlink{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga8603cb9fe211cb7cda8b29049dcde908}{A\+D\+C\+\_\+\+C\+F\+G\+R2\+\_\+\+C\+K\+M\+O\+D\+E\+\_\+0})
\item 
\#define \hyperlink{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gadd8d90fdb7639030c0816d24f27cad4b}{A\+D\+C\+\_\+\+C\+F\+G\+R2\+\_\+\+C\+K\+M\+O\+D\+E\+\_\+1})
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___clock_prescaler_ga092c0277fd6db9b905d229c9f8dda8ab}\label{group___a_d_c___clock_prescaler_ga092c0277fd6db9b905d229c9f8dda8ab}} 
\index{A\+D\+C Clock\+Prescaler@{A\+D\+C Clock\+Prescaler}!A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+S\+Y\+N\+C\+\_\+\+D\+I\+V1@{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+S\+Y\+N\+C\+\_\+\+D\+I\+V1}}
\index{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+S\+Y\+N\+C\+\_\+\+D\+I\+V1@{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+S\+Y\+N\+C\+\_\+\+D\+I\+V1}!A\+D\+C Clock\+Prescaler@{A\+D\+C Clock\+Prescaler}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+S\+Y\+N\+C\+\_\+\+D\+I\+V1}{ADC\_CLOCK\_ASYNC\_DIV1}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+A\+S\+Y\+N\+C\+\_\+\+D\+I\+V1~(0x00000000\+U)}

A\+DC asynchronous clock derived from A\+DC dedicated H\+SI \mbox{\Hypertarget{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}\label{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}} 
\index{A\+D\+C Clock\+Prescaler@{A\+D\+C Clock\+Prescaler}!A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V2@{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V2}}
\index{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V2@{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V2}!A\+D\+C Clock\+Prescaler@{A\+D\+C Clock\+Prescaler}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V2}{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V2~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga8603cb9fe211cb7cda8b29049dcde908}{A\+D\+C\+\_\+\+C\+F\+G\+R2\+\_\+\+C\+K\+M\+O\+D\+E\+\_\+0})}

A\+DC synchronous clock derived from A\+HB clock divided by a prescaler of 2 \mbox{\Hypertarget{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}\label{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}} 
\index{A\+D\+C Clock\+Prescaler@{A\+D\+C Clock\+Prescaler}!A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V4@{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V4}}
\index{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V4@{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V4}!A\+D\+C Clock\+Prescaler@{A\+D\+C Clock\+Prescaler}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V4}{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V4~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gadd8d90fdb7639030c0816d24f27cad4b}{A\+D\+C\+\_\+\+C\+F\+G\+R2\+\_\+\+C\+K\+M\+O\+D\+E\+\_\+1})}

A\+DC synchronous clock derived from A\+HB clock divided by a prescaler of 4 