// Seed: 1457635039
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input tri id_2,
    output tri1 id_3,
    input tri id_4,
    input uwire id_5,
    input supply0 id_6,
    input wire id_7,
    output wor id_8
);
  initial
  fork : SymbolIdentifier
  join_none : SymbolIdentifier
endmodule
module module_1 #(
    parameter id_0 = 32'd63,
    parameter id_3 = 32'd22,
    parameter id_4 = 32'd94
) (
    input wor _id_0,
    input tri id_1,
    input wor id_2,
    input uwire _id_3,
    input supply0 _id_4,
    output tri id_5
);
  logic [id_3 : id_0  &  id_4] id_7;
  assign id_5 = id_0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_5,
      id_2,
      id_2,
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wire id_8;
  ;
endmodule
