//  
//  This design was downloaded from http://www.cbl.ncsu.edu.
//  (Currently available from: http://www.archive.org)
//  
//  Users may copy and distribute the benchmarks as long as they do not 
//  charge for these services.
//  All users of these benchmarks are request to refer to them in presentations 
//  and publications as named in the respective directories (e. g. ISCAS'95,
//  LayoutSynth92, etc.), while providing a pointer to the benchmark access by 
//  ftp from benchmarks@cbl.ncsu.edu.
//  
//  The design was synthesized with Cadence RTL Compiler in a quick 
//  synthesis run.
//  
//  
//  (c) Copyright 2005, Cadence Design Systems, Inc.  All rights reserved. 
//  
//  Permission is hereby granted, free of charge, to any person obtaining
//  a copy of this software and associated documentation files (the
//  "Software"), to deal in the Software without restriction, including
//  without limitation the rights to use, copy, modify, merge, publish,
//  distribute, or sublicense, the Software, and to permit persons to whom
//  the Software is furnished to do so, subject to the following conditions:
//  
//  The above copyright notice and this permission notice shall be included
//  in all copies or substantial portions of the Software.
//  
//  All other requirements of any other incorporated license or permissions
//  statements shall apply.
//  
//  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
//  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
//  USE OF THE SOFTWARE IS AT YOUR SOLE RISK AND EXPENSE.  IN NO EVENT SHALL
//  THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
//  OTHER LIABILITY, OF ANY TYPE, WHETHER IN AN ACTION OF CONTRACT, TORT OR
//  OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR
//  THE USE OR OTHER DEALINGS IN THE SOFTWARE. 
//  

// Generated by Cadence RTL Compiler (RC) v05.10-b006_1

module s344(blif_clk_net, blif_reset_net, START, B0, B1, B2, B3,
     A0, A1, A2, A3, P4, P5, P6, P7, P0, P1, P2, P3, CNTVCON2, CNTVCO2,
     READY);
  input blif_clk_net, blif_reset_net, START, B0, B1, B2, B3, A0, A1,
       A2, A3;
  output P4, P5, P6, P7, P0, P1, P2, P3, CNTVCON2, CNTVCO2, READY;
  wire blif_clk_net, blif_reset_net, START, B0, B1, B2, B3, A0, A1, A2,
       A3;
  wire P4, P5, P6, P7, P0, P1, P2, P3, CNTVCON2, CNTVCO2, READY;
  wire ACVQN0, ACVQN1, ACVQN2, ACVQN3, AX0, AX1, AX2, AX3;
  wire CT0, CT1, CT2, MRVQN0, n_0, n_1, n_3, n_5;
  wire n_6, n_7, n_20, n_21, n_24, n_25, n_36, n_38;
  wire n_44, n_45, n_48, n_49, n_50, n_51, n_52, n_53;
  wire n_54, n_55, n_56, n_57, n_58, n_60, n_62, n_63;
  wire n_65, n_66, n_69, n_70, n_74, n_76, n_77, n_78;
  wire n_79, n_80, n_81, n_82, n_87, n_106, n_111, n_175;
  wire n_206, n_207, n_208, n_209, n_220, n_230, n_231, n_236;
  wire n_237, n_238, n_242, n_245, n_246, n_247, n_248, n_253;
  wire n_254, n_277, n_295, n_296, n_297, n_298, n_299, n_302;
  wire n_304, n_311, n_312, n_324, n_326, n_341, n_351, n_352;
  wire n_358, n_359, n_360, n_361, n_362, n_363, n_366, n_367;
  wire n_368, n_369, n_373, n_374, n_375, n_376, n_377, n_378;
  wire n_379, n_380, n_383, n_390, n_391, n_392, n_393, n_394;
  wire n_395, n_396, n_397, n_398, n_399, n_400, n_403, n_405;
  wire n_406;
  DFFSRX1 ACVQN2_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_248), .Q (ACVQN2), .QN ());
  DFFSRX1 ACVQN1_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_209), .Q (ACVQN1), .QN ());
  DFFSRX1 ACVQN3_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_238), .Q (ACVQN3), .QN ());
  DFFSRX1 ACVQN0_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_351), .Q (ACVQN0), .QN ());
  NOR2X1 g608(.A (n_77), .B (n_324), .Y (n_87));
  DFFSRX1 CT1_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_78), .Q (CT1), .QN ());
  DFFSRX1 MRVQN3_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_74), .Q (), .QN (P3));
  DFFSRX1 MRVQN1_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_79), .Q (), .QN (P1));
  DFFSRX1 MRVQN2_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_82), .Q (), .QN (P2));
  DFFSRX1 MRVQN0_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_81), .Q (MRVQN0), .QN ());
  MX2X1 g623(.A (n_1), .B (n_66), .S0 (n_80), .Y (n_82));
  MX2X1 g624(.A (n_3), .B (n_62), .S0 (n_80), .Y (n_81));
  MX2X1 g625(.A (n_0), .B (n_65), .S0 (n_80), .Y (n_79));
  AOI21X1 g614(.A0 (n_60), .A1 (n_69), .B0 (START), .Y (n_78));
  NOR2X1 g619(.A (n_76), .B (n_361), .Y (n_77));
  OAI22X1 g621(.A0 (n_63), .A1 (n_245), .B0 (n_50), .B1 (n_379), .Y
       (n_74));
  DFFSRX1 CT2_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_70), .Q (CT2), .QN ());
  DFFSRX1 AX3_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_52), .Q (AX3), .QN ());
  INVX1 g632(.A (n_399), .Y (n_76));
  DFFSRX1 AX0_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_55), .Q (AX0), .QN ());
  DFFSRX1 AX1_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_51), .Q (AX1), .QN ());
  DFFSRX1 AX2_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_54), .Q (AX2), .QN ());
  DFFSRX1 CT0_reg(.RN (n_106), .SN (1'b1), .CK (blif_clk_net), .D
       (n_57), .Q (CT0), .QN ());
  NOR2X1 g631(.A (n_49), .B (START), .Y (n_70));
  OAI21X1 g634(.A0 (n_56), .A1 (n_58), .B0 (n_48), .Y (n_69));
  OAI22X1 g643(.A0 (n_45), .A1 (P2), .B0 (READY), .B1 (B2), .Y (n_66));
  OAI22X1 g644(.A0 (n_45), .A1 (P1), .B0 (READY), .B1 (B1), .Y (n_65));
  MX2X1 g645(.A (P3), .B (B3), .S0 (n_45), .Y (n_63));
  OAI22X1 g646(.A0 (n_45), .A1 (P0), .B0 (READY), .B1 (B0), .Y (n_62));
  NAND2X1 g647(.A (READY), .B (n_58), .Y (n_60));
  NOR2X1 g635(.A (n_56), .B (START), .Y (n_57));
  MX2X1 g638(.A (n_7), .B (A0), .S0 (n_53), .Y (n_55));
  MX2X1 g640(.A (AX2), .B (A2), .S0 (n_53), .Y (n_54));
  MX2X1 g641(.A (AX3), .B (A3), .S0 (n_53), .Y (n_52));
  MX2X1 g639(.A (AX1), .B (A1), .S0 (n_53), .Y (n_51));
  AND2X1 g656(.A (n_24), .B (n_111), .Y (n_50));
  AOI21X1 g657(.A0 (n_48), .A1 (n_36), .B0 (n_25), .Y (n_49));
  INVX1 g642(.A (CNTVCON2), .Y (CNTVCO2));
  INVX1 g673(.A (n_396), .Y (n_44));
  CLKBUFX1 g650(.A (n_379), .Y (n_80));
  INVX1 g652(.A (n_397), .Y (n_38));
  AND2X1 g655(.A (n_366), .B (CT0), .Y (n_56));
  NAND2X1 g658(.A (n_20), .B (n_36), .Y (CNTVCON2));
  INVX2 g669(.A (READY), .Y (n_45));
  INVX1 g671(.A (n_366), .Y (READY));
  INVX1 g659(.A (n_220), .Y (n_53));
  NOR2X1 g675(.A (n_48), .B (n_36), .Y (n_25));
  OAI21X1 g677(.A0 (n_6), .A1 (n_405), .B0 (n_277), .Y (n_24));
  OR2X1 g665(.A (n_326), .B (n_380), .Y (n_21));
  INVX1 g686(.A (n_48), .Y (n_20));
  NAND2X1 g687(.A (CT0), .B (n_58), .Y (n_48));
  INVX1 g707(.A (n_367), .Y (n_36));
  INVX1 g696(.A (n_6), .Y (n_7));
  INVX1 g693(.A (n_5), .Y (n_58));
  INVX1 g697(.A (AX0), .Y (n_6));
  INVX1 g702(.A (P1), .Y (n_3));
  INVX1 g709(.A (blif_reset_net), .Y (n_106));
  INVX1 g694(.A (CT1), .Y (n_5));
  INVX1 g703(.A (P3), .Y (n_1));
  INVX1 g710(.A (P2), .Y (n_0));
  CLKBUFX1 g726(.A (n_383), .Y (n_111));
  INVX1 g16(.A (CT0), .Y (n_175));
  OAI21X1 g765(.A0 (n_87), .A1 (n_207), .B0 (n_208), .Y (n_209));
  INVX1 g28(.A (n_206), .Y (n_207));
  AOI21X1 g766(.A0 (n_76), .A1 (n_44), .B0 (n_379), .Y (n_206));
  AOI21X1 g767(.A0 (n_379), .A1 (n_380), .B0 (START), .Y (n_208));
  NAND3X1 g775(.A (n_175), .B (n_5), .C (n_367), .Y (n_220));
  NAND2X1 g781(.A (n_379), .B (n_295), .Y (n_230));
  INVX1 g38(.A (START), .Y (n_231));
  NAND2X1 g782(.A (n_236), .B (n_237), .Y (n_238));
  NAND3X1 g783(.A (n_245), .B (n_393), .C (n_395), .Y (n_236));
  AOI21X1 g784(.A0 (n_379), .A1 (ACVQN3), .B0 (START), .Y (n_237));
  OAI21X1 g25(.A0 (n_242), .A1 (n_246), .B0 (n_247), .Y (n_248));
  NOR2X1 g788(.A (n_394), .B (n_363), .Y (n_242));
  NAND2X1 g789(.A (n_254), .B (n_245), .Y (n_246));
  INVX2 g791(.A (n_379), .Y (n_245));
  AND2X1 g30(.A (n_230), .B (n_231), .Y (n_247));
  NAND2X1 g793(.A (n_341), .B (n_253), .Y (n_254));
  INVX1 g795(.A (n_393), .Y (n_253));
  INVX1 g804(.A (n_380), .Y (P5));
  INVX1 g813(.A (P4), .Y (n_277));
  INVX1 g32(.A (P6), .Y (n_295));
  INVX1 g33(.A (ACVQN2), .Y (P6));
  NAND2X1 g828(.A (n_298), .B (n_406), .Y (n_299));
  OAI21X1 g829(.A0 (n_296), .A1 (ACVQN3), .B0 (n_297), .Y (n_298));
  INVX1 g830(.A (AX2), .Y (n_296));
  OAI21X1 g831(.A0 (P6), .A1 (AX2), .B0 (AX3), .Y (n_297));
  INVX1 g833(.A (ACVQN3), .Y (P7));
  AND2X1 g26(.A (AX3), .B (n_406), .Y (n_302));
  NAND2X1 g834(.A (AX2), .B (n_406), .Y (n_304));
  NAND4X1 g837(.A (n_403), .B (P4), .C (AX0), .D (n_311), .Y (n_312));
  INVX1 g840(.A (ACVQN1), .Y (n_311));
  AND2X1 g850(.A (n_390), .B (n_361), .Y (n_324));
  NAND2X2 g6(.A (n_403), .B (AX1), .Y (n_326));
  AND2X1 g19(.A (n_400), .B (n_361), .Y (n_341));
  NAND2X1 g29(.A (n_377), .B (n_231), .Y (n_351));
  AND2X1 g868(.A (P6), .B (AX2), .Y (n_352));
  NOR2X1 g15(.A (n_358), .B (n_362), .Y (n_363));
  OR2X1 g17(.A (P7), .B (n_302), .Y (n_358));
  AND2X1 g872(.A (n_359), .B (n_361), .Y (n_362));
  NAND2X1 g18_dup(.A (n_396), .B (n_399), .Y (n_359));
  NAND2X2 g873(.A (n_304), .B (n_360), .Y (n_361));
  CLKBUFX1 g1(.A (ACVQN2), .Y (n_360));
  NAND3X1 g12(.A (CT0), .B (n_5), .C (CT2), .Y (n_366));
  INVX1 g14(.A (CT2), .Y (n_367));
  AOI21X1 g876(.A0 (n_369), .A1 (n_277), .B0 (n_376), .Y (n_377));
  INVX1 g877(.A (n_368), .Y (n_369));
  AND2X1 g40(.A (n_220), .B (n_366), .Y (n_368));
  NOR2X1 g878(.A (n_373), .B (n_375), .Y (n_376));
  AOI21X1 g879(.A0 (n_38), .A1 (n_326), .B0 (n_76), .Y (n_373));
  OR2X1 g880(.A (n_369), .B (n_374), .Y (n_375));
  NOR2X1 g881(.A (n_111), .B (n_21), .Y (n_374));
  INVX2 g882(.A (n_378), .Y (n_379));
  AND2X1 g40_dup(.A (n_220), .B (n_366), .Y (n_378));
  CLKBUFX1 g884(.A (ACVQN1), .Y (n_380));
  NAND3X1 g18(.A (n_403), .B (P4), .C (AX0), .Y (n_383));
  INVX1 g21(.A (ACVQN0), .Y (P4));
  NAND2X1 g889(.A (n_392), .B (n_393), .Y (n_394));
  NAND2X1 g21_dup(.A (n_390), .B (n_391), .Y (n_392));
  NAND2X2 g23(.A (n_399), .B (n_396), .Y (n_390));
  OAI21X1 g890(.A0 (n_295), .A1 (ACVQN3), .B0 (n_299), .Y (n_391));
  NAND2X1 g891(.A (n_302), .B (P7), .Y (n_393));
  NAND2X1 g892(.A (n_390), .B (n_391), .Y (n_395));
  NAND2X1 g893(.A (n_396), .B (n_399), .Y (n_400));
  NAND2X2 g894(.A (n_352), .B (n_406), .Y (n_396));
  NAND2X2 g895(.A (n_397), .B (n_398), .Y (n_399));
  NAND2X2 g896(.A (n_380), .B (n_383), .Y (n_397));
  NAND2X2 g897(.A (n_312), .B (n_326), .Y (n_398));
  INVX1 g899(.A (n_405), .Y (P0));
  INVX1 g900(.A (n_406), .Y (n_405));
  CLKBUFX2 g901(.A (n_403), .Y (n_406));
  INVX2 g902(.A (MRVQN0), .Y (n_403));
endmodule

