Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Wed Dec  4 13:38:17 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt final_project_impl_1.tws final_project_impl_1_syn.udb -gui -msgset C:/Users/jphilion/Desktop/e155-final-project/FPGA/radiant_project/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade M Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 7.21527%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade M Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
ledIDLE_i1/PADDO                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
ledIDLE_i1/DO0                          |    No arrival or required
lcdControllerCall/state__i2/D           |    No arrival or required
lcdControllerCall/state__i3/D           |    No arrival or required
lcdControllerCall/letter_reg__i1/D      |    No arrival or required
lcdControllerCall/cycle5_c/D            |    No arrival or required
lcdControllerCall/letter_reg__i5/D      |    No arrival or required
lcdControllerCall/letter_reg__i5/SP     |    No arrival or required
lcdControllerCall/letter_reg__i5/SR     |    No arrival or required
lcdControllerCall/letter_reg__i4/D      |    No arrival or required
lcdControllerCall/letter_reg__i4/SP     |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       171
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
sclk                                    |                     input
cs                                      |                     input
sdi                                     |                     input
d[6]                                    |                    output
d[5]                                    |                    output
d[4]                                    |                    output
d[3]                                    |                    output
d[2]                                    |                    output
d[1]                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
debug_counter_1115__i24/D                |    1.716 ns 
debug_counter_1115__i23/D                |    2.274 ns 
debug_counter_1115__i22/D                |    2.832 ns 
debug_counter_1115__i21/D                |    3.390 ns 
debug_counter_1115__i20/D                |    3.948 ns 
debug_counter_1115__i19/D                |    4.506 ns 
debug_counter_1115__i18/D                |    5.064 ns 
debug_counter_1115__i17/D                |    5.622 ns 
debug_counter_1115__i16/D                |    6.180 ns 
debug_counter_1115__i15/D                |    6.738 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : debug_counter_1115__i1/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i24/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 25
Delay Ratio      : 56.0% (route), 44.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 1.716 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  29      
int_osc                                                   NET DELAY            2.075                  2.075  29      
debug_counter_1115__i1/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
debug_counter_1115__i1/CK->debug_counter_1115__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  1       
n24                                                       NET DELAY            2.075                  5.541  1       
debug_counter_1115_add_4_1/C1->debug_counter_1115_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  5.885  2       
n5741                                                     NET DELAY            0.280                  6.165  2       
debug_counter_1115_add_4_3/CI0->debug_counter_1115_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.443  2       
n7443                                                     NET DELAY            0.280                  6.723  2       
debug_counter_1115_add_4_3/CI1->debug_counter_1115_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.001  2       
n5743                                                     NET DELAY            0.280                  7.281  2       
debug_counter_1115_add_4_5/CI0->debug_counter_1115_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.559  2       
n7446                                                     NET DELAY            0.280                  7.839  2       
debug_counter_1115_add_4_5/CI1->debug_counter_1115_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.117  2       
n5745                                                     NET DELAY            0.280                  8.397  2       
debug_counter_1115_add_4_7/CI0->debug_counter_1115_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  8.675  2       
n7449                                                     NET DELAY            0.280                  8.955  2       
debug_counter_1115_add_4_7/CI1->debug_counter_1115_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.233  2       
n5747                                                     NET DELAY            0.280                  9.513  2       
debug_counter_1115_add_4_9/CI0->debug_counter_1115_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.791  2       
n7452                                                     NET DELAY            0.280                 10.071  2       
debug_counter_1115_add_4_9/CI1->debug_counter_1115_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.349  2       
n5749                                                     NET DELAY            0.280                 10.629  2       
debug_counter_1115_add_4_11/CI0->debug_counter_1115_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.907  2       
n7455                                                     NET DELAY            0.280                 11.187  2       
debug_counter_1115_add_4_11/CI1->debug_counter_1115_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.465  2       
n5751                                                     NET DELAY            0.280                 11.745  2       
debug_counter_1115_add_4_13/CI0->debug_counter_1115_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.023  2       
n7458                                                     NET DELAY            0.280                 12.303  2       
debug_counter_1115_add_4_13/CI1->debug_counter_1115_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 12.581  2       
n5753                                                     NET DELAY            0.280                 12.861  2       
debug_counter_1115_add_4_15/CI0->debug_counter_1115_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.139  2       
n7461                                                     NET DELAY            0.280                 13.419  2       
debug_counter_1115_add_4_15/CI1->debug_counter_1115_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.697  2       
n5755                                                     NET DELAY            0.280                 13.977  2       
debug_counter_1115_add_4_17/CI0->debug_counter_1115_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.255  2       
n7464                                                     NET DELAY            0.280                 14.535  2       
debug_counter_1115_add_4_17/CI1->debug_counter_1115_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 14.813  2       
n5757                                                     NET DELAY            0.280                 15.093  2       
debug_counter_1115_add_4_19/CI0->debug_counter_1115_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.371  2       
n7467                                                     NET DELAY            0.280                 15.651  2       
debug_counter_1115_add_4_19/CI1->debug_counter_1115_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.929  2       
n5759                                                     NET DELAY            0.280                 16.209  2       
debug_counter_1115_add_4_21/CI0->debug_counter_1115_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 16.487  2       
n7470                                                     NET DELAY            0.280                 16.767  2       
debug_counter_1115_add_4_21/CI1->debug_counter_1115_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 17.045  2       
n5761                                                     NET DELAY            0.280                 17.325  2       
debug_counter_1115_add_4_23/CI0->debug_counter_1115_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 17.603  2       
n7473                                                     NET DELAY            0.280                 17.883  2       
debug_counter_1115_add_4_23/CI1->debug_counter_1115_add_4_23/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 18.161  2       
n5763                                                     NET DELAY            0.280                 18.441  2       
debug_counter_1115_add_4_25/D0->debug_counter_1115_add_4_25/S0
                                          FA2             D0_TO_S0_DELAY       0.477                 18.918  1       
n102                                                      NET DELAY            2.075                 20.993  1       
debug_counter_1115__i24/D                                 ENDPOINT             0.000                 20.993  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 20.833  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                 20.833  29      
int_osc                                                   NET DELAY            2.075                 22.908  29      
debug_counter_1115__i24/CK                                CLOCK PIN            0.000                 22.908  1       
                                                          Uncertainty       -(0.000)                 22.908  
                                                          Setup time        -(0.199)                 22.709  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        22.709  
Arrival Time                                                                                      -(20.992)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.716  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i1/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i23/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 24
Delay Ratio      : 56.2% (route), 43.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.274 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  29      
int_osc                                                   NET DELAY            2.075                  2.075  29      
debug_counter_1115__i1/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
debug_counter_1115__i1/CK->debug_counter_1115__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  1       
n24                                                       NET DELAY            2.075                  5.541  1       
debug_counter_1115_add_4_1/C1->debug_counter_1115_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  5.885  2       
n5741                                                     NET DELAY            0.280                  6.165  2       
debug_counter_1115_add_4_3/CI0->debug_counter_1115_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.443  2       
n7443                                                     NET DELAY            0.280                  6.723  2       
debug_counter_1115_add_4_3/CI1->debug_counter_1115_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.001  2       
n5743                                                     NET DELAY            0.280                  7.281  2       
debug_counter_1115_add_4_5/CI0->debug_counter_1115_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.559  2       
n7446                                                     NET DELAY            0.280                  7.839  2       
debug_counter_1115_add_4_5/CI1->debug_counter_1115_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.117  2       
n5745                                                     NET DELAY            0.280                  8.397  2       
debug_counter_1115_add_4_7/CI0->debug_counter_1115_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  8.675  2       
n7449                                                     NET DELAY            0.280                  8.955  2       
debug_counter_1115_add_4_7/CI1->debug_counter_1115_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.233  2       
n5747                                                     NET DELAY            0.280                  9.513  2       
debug_counter_1115_add_4_9/CI0->debug_counter_1115_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.791  2       
n7452                                                     NET DELAY            0.280                 10.071  2       
debug_counter_1115_add_4_9/CI1->debug_counter_1115_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.349  2       
n5749                                                     NET DELAY            0.280                 10.629  2       
debug_counter_1115_add_4_11/CI0->debug_counter_1115_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.907  2       
n7455                                                     NET DELAY            0.280                 11.187  2       
debug_counter_1115_add_4_11/CI1->debug_counter_1115_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.465  2       
n5751                                                     NET DELAY            0.280                 11.745  2       
debug_counter_1115_add_4_13/CI0->debug_counter_1115_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.023  2       
n7458                                                     NET DELAY            0.280                 12.303  2       
debug_counter_1115_add_4_13/CI1->debug_counter_1115_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 12.581  2       
n5753                                                     NET DELAY            0.280                 12.861  2       
debug_counter_1115_add_4_15/CI0->debug_counter_1115_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.139  2       
n7461                                                     NET DELAY            0.280                 13.419  2       
debug_counter_1115_add_4_15/CI1->debug_counter_1115_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.697  2       
n5755                                                     NET DELAY            0.280                 13.977  2       
debug_counter_1115_add_4_17/CI0->debug_counter_1115_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.255  2       
n7464                                                     NET DELAY            0.280                 14.535  2       
debug_counter_1115_add_4_17/CI1->debug_counter_1115_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 14.813  2       
n5757                                                     NET DELAY            0.280                 15.093  2       
debug_counter_1115_add_4_19/CI0->debug_counter_1115_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.371  2       
n7467                                                     NET DELAY            0.280                 15.651  2       
debug_counter_1115_add_4_19/CI1->debug_counter_1115_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.929  2       
n5759                                                     NET DELAY            0.280                 16.209  2       
debug_counter_1115_add_4_21/CI0->debug_counter_1115_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 16.487  2       
n7470                                                     NET DELAY            0.280                 16.767  2       
debug_counter_1115_add_4_21/CI1->debug_counter_1115_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 17.045  2       
n5761                                                     NET DELAY            0.280                 17.325  2       
debug_counter_1115_add_4_23/CI0->debug_counter_1115_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 17.603  2       
n7473                                                     NET DELAY            0.280                 17.883  2       
debug_counter_1115_add_4_23/D1->debug_counter_1115_add_4_23/S1
                                          FA2             D1_TO_S1_DELAY       0.477                 18.360  1       
n103                                                      NET DELAY            2.075                 20.435  1       
debug_counter_1115__i23/D                                 ENDPOINT             0.000                 20.435  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 20.833  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                 20.833  29      
int_osc                                                   NET DELAY            2.075                 22.908  29      
debug_counter_1115__i23/CK                                CLOCK PIN            0.000                 22.908  1       
                                                          Uncertainty       -(0.000)                 22.908  
                                                          Setup time        -(0.199)                 22.709  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        22.709  
Arrival Time                                                                                      -(20.434)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  2.274  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i1/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i22/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 23
Delay Ratio      : 56.3% (route), 43.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 2.832 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  29      
int_osc                                                   NET DELAY            2.075                  2.075  29      
debug_counter_1115__i1/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
debug_counter_1115__i1/CK->debug_counter_1115__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  1       
n24                                                       NET DELAY            2.075                  5.541  1       
debug_counter_1115_add_4_1/C1->debug_counter_1115_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  5.885  2       
n5741                                                     NET DELAY            0.280                  6.165  2       
debug_counter_1115_add_4_3/CI0->debug_counter_1115_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.443  2       
n7443                                                     NET DELAY            0.280                  6.723  2       
debug_counter_1115_add_4_3/CI1->debug_counter_1115_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.001  2       
n5743                                                     NET DELAY            0.280                  7.281  2       
debug_counter_1115_add_4_5/CI0->debug_counter_1115_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.559  2       
n7446                                                     NET DELAY            0.280                  7.839  2       
debug_counter_1115_add_4_5/CI1->debug_counter_1115_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.117  2       
n5745                                                     NET DELAY            0.280                  8.397  2       
debug_counter_1115_add_4_7/CI0->debug_counter_1115_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  8.675  2       
n7449                                                     NET DELAY            0.280                  8.955  2       
debug_counter_1115_add_4_7/CI1->debug_counter_1115_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.233  2       
n5747                                                     NET DELAY            0.280                  9.513  2       
debug_counter_1115_add_4_9/CI0->debug_counter_1115_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.791  2       
n7452                                                     NET DELAY            0.280                 10.071  2       
debug_counter_1115_add_4_9/CI1->debug_counter_1115_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.349  2       
n5749                                                     NET DELAY            0.280                 10.629  2       
debug_counter_1115_add_4_11/CI0->debug_counter_1115_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.907  2       
n7455                                                     NET DELAY            0.280                 11.187  2       
debug_counter_1115_add_4_11/CI1->debug_counter_1115_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.465  2       
n5751                                                     NET DELAY            0.280                 11.745  2       
debug_counter_1115_add_4_13/CI0->debug_counter_1115_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.023  2       
n7458                                                     NET DELAY            0.280                 12.303  2       
debug_counter_1115_add_4_13/CI1->debug_counter_1115_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 12.581  2       
n5753                                                     NET DELAY            0.280                 12.861  2       
debug_counter_1115_add_4_15/CI0->debug_counter_1115_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.139  2       
n7461                                                     NET DELAY            0.280                 13.419  2       
debug_counter_1115_add_4_15/CI1->debug_counter_1115_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.697  2       
n5755                                                     NET DELAY            0.280                 13.977  2       
debug_counter_1115_add_4_17/CI0->debug_counter_1115_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.255  2       
n7464                                                     NET DELAY            0.280                 14.535  2       
debug_counter_1115_add_4_17/CI1->debug_counter_1115_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 14.813  2       
n5757                                                     NET DELAY            0.280                 15.093  2       
debug_counter_1115_add_4_19/CI0->debug_counter_1115_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.371  2       
n7467                                                     NET DELAY            0.280                 15.651  2       
debug_counter_1115_add_4_19/CI1->debug_counter_1115_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.929  2       
n5759                                                     NET DELAY            0.280                 16.209  2       
debug_counter_1115_add_4_21/CI0->debug_counter_1115_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 16.487  2       
n7470                                                     NET DELAY            0.280                 16.767  2       
debug_counter_1115_add_4_21/CI1->debug_counter_1115_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 17.045  2       
n5761                                                     NET DELAY            0.280                 17.325  2       
debug_counter_1115_add_4_23/D0->debug_counter_1115_add_4_23/S0
                                          FA2             D0_TO_S0_DELAY       0.477                 17.802  1       
n104_adj_197                                              NET DELAY            2.075                 19.877  1       
debug_counter_1115__i22/D                                 ENDPOINT             0.000                 19.877  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 20.833  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                 20.833  29      
int_osc                                                   NET DELAY            2.075                 22.908  29      
debug_counter_1115__i22/CK                                CLOCK PIN            0.000                 22.908  1       
                                                          Uncertainty       -(0.000)                 22.908  
                                                          Setup time        -(0.199)                 22.709  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        22.709  
Arrival Time                                                                                      -(19.876)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  2.832  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i1/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i21/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 22
Delay Ratio      : 56.5% (route), 43.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.390 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  29      
int_osc                                                   NET DELAY            2.075                  2.075  29      
debug_counter_1115__i1/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
debug_counter_1115__i1/CK->debug_counter_1115__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  1       
n24                                                       NET DELAY            2.075                  5.541  1       
debug_counter_1115_add_4_1/C1->debug_counter_1115_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  5.885  2       
n5741                                                     NET DELAY            0.280                  6.165  2       
debug_counter_1115_add_4_3/CI0->debug_counter_1115_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.443  2       
n7443                                                     NET DELAY            0.280                  6.723  2       
debug_counter_1115_add_4_3/CI1->debug_counter_1115_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.001  2       
n5743                                                     NET DELAY            0.280                  7.281  2       
debug_counter_1115_add_4_5/CI0->debug_counter_1115_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.559  2       
n7446                                                     NET DELAY            0.280                  7.839  2       
debug_counter_1115_add_4_5/CI1->debug_counter_1115_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.117  2       
n5745                                                     NET DELAY            0.280                  8.397  2       
debug_counter_1115_add_4_7/CI0->debug_counter_1115_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  8.675  2       
n7449                                                     NET DELAY            0.280                  8.955  2       
debug_counter_1115_add_4_7/CI1->debug_counter_1115_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.233  2       
n5747                                                     NET DELAY            0.280                  9.513  2       
debug_counter_1115_add_4_9/CI0->debug_counter_1115_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.791  2       
n7452                                                     NET DELAY            0.280                 10.071  2       
debug_counter_1115_add_4_9/CI1->debug_counter_1115_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.349  2       
n5749                                                     NET DELAY            0.280                 10.629  2       
debug_counter_1115_add_4_11/CI0->debug_counter_1115_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.907  2       
n7455                                                     NET DELAY            0.280                 11.187  2       
debug_counter_1115_add_4_11/CI1->debug_counter_1115_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.465  2       
n5751                                                     NET DELAY            0.280                 11.745  2       
debug_counter_1115_add_4_13/CI0->debug_counter_1115_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.023  2       
n7458                                                     NET DELAY            0.280                 12.303  2       
debug_counter_1115_add_4_13/CI1->debug_counter_1115_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 12.581  2       
n5753                                                     NET DELAY            0.280                 12.861  2       
debug_counter_1115_add_4_15/CI0->debug_counter_1115_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.139  2       
n7461                                                     NET DELAY            0.280                 13.419  2       
debug_counter_1115_add_4_15/CI1->debug_counter_1115_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.697  2       
n5755                                                     NET DELAY            0.280                 13.977  2       
debug_counter_1115_add_4_17/CI0->debug_counter_1115_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.255  2       
n7464                                                     NET DELAY            0.280                 14.535  2       
debug_counter_1115_add_4_17/CI1->debug_counter_1115_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 14.813  2       
n5757                                                     NET DELAY            0.280                 15.093  2       
debug_counter_1115_add_4_19/CI0->debug_counter_1115_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.371  2       
n7467                                                     NET DELAY            0.280                 15.651  2       
debug_counter_1115_add_4_19/CI1->debug_counter_1115_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.929  2       
n5759                                                     NET DELAY            0.280                 16.209  2       
debug_counter_1115_add_4_21/CI0->debug_counter_1115_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 16.487  2       
n7470                                                     NET DELAY            0.280                 16.767  2       
debug_counter_1115_add_4_21/D1->debug_counter_1115_add_4_21/S1
                                          FA2             D1_TO_S1_DELAY       0.477                 17.244  1       
n105                                                      NET DELAY            2.075                 19.319  1       
debug_counter_1115__i21/D                                 ENDPOINT             0.000                 19.319  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 20.833  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                 20.833  29      
int_osc                                                   NET DELAY            2.075                 22.908  29      
debug_counter_1115__i21/CK                                CLOCK PIN            0.000                 22.908  1       
                                                          Uncertainty       -(0.000)                 22.908  
                                                          Setup time        -(0.199)                 22.709  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        22.709  
Arrival Time                                                                                      -(19.318)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  3.390  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i1/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i20/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 21
Delay Ratio      : 56.8% (route), 43.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.948 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  29      
int_osc                                                   NET DELAY            2.075                  2.075  29      
debug_counter_1115__i1/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
debug_counter_1115__i1/CK->debug_counter_1115__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  1       
n24                                                       NET DELAY            2.075                  5.541  1       
debug_counter_1115_add_4_1/C1->debug_counter_1115_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  5.885  2       
n5741                                                     NET DELAY            0.280                  6.165  2       
debug_counter_1115_add_4_3/CI0->debug_counter_1115_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.443  2       
n7443                                                     NET DELAY            0.280                  6.723  2       
debug_counter_1115_add_4_3/CI1->debug_counter_1115_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.001  2       
n5743                                                     NET DELAY            0.280                  7.281  2       
debug_counter_1115_add_4_5/CI0->debug_counter_1115_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.559  2       
n7446                                                     NET DELAY            0.280                  7.839  2       
debug_counter_1115_add_4_5/CI1->debug_counter_1115_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.117  2       
n5745                                                     NET DELAY            0.280                  8.397  2       
debug_counter_1115_add_4_7/CI0->debug_counter_1115_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  8.675  2       
n7449                                                     NET DELAY            0.280                  8.955  2       
debug_counter_1115_add_4_7/CI1->debug_counter_1115_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.233  2       
n5747                                                     NET DELAY            0.280                  9.513  2       
debug_counter_1115_add_4_9/CI0->debug_counter_1115_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.791  2       
n7452                                                     NET DELAY            0.280                 10.071  2       
debug_counter_1115_add_4_9/CI1->debug_counter_1115_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.349  2       
n5749                                                     NET DELAY            0.280                 10.629  2       
debug_counter_1115_add_4_11/CI0->debug_counter_1115_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.907  2       
n7455                                                     NET DELAY            0.280                 11.187  2       
debug_counter_1115_add_4_11/CI1->debug_counter_1115_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.465  2       
n5751                                                     NET DELAY            0.280                 11.745  2       
debug_counter_1115_add_4_13/CI0->debug_counter_1115_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.023  2       
n7458                                                     NET DELAY            0.280                 12.303  2       
debug_counter_1115_add_4_13/CI1->debug_counter_1115_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 12.581  2       
n5753                                                     NET DELAY            0.280                 12.861  2       
debug_counter_1115_add_4_15/CI0->debug_counter_1115_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.139  2       
n7461                                                     NET DELAY            0.280                 13.419  2       
debug_counter_1115_add_4_15/CI1->debug_counter_1115_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.697  2       
n5755                                                     NET DELAY            0.280                 13.977  2       
debug_counter_1115_add_4_17/CI0->debug_counter_1115_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.255  2       
n7464                                                     NET DELAY            0.280                 14.535  2       
debug_counter_1115_add_4_17/CI1->debug_counter_1115_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 14.813  2       
n5757                                                     NET DELAY            0.280                 15.093  2       
debug_counter_1115_add_4_19/CI0->debug_counter_1115_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.371  2       
n7467                                                     NET DELAY            0.280                 15.651  2       
debug_counter_1115_add_4_19/CI1->debug_counter_1115_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 15.929  2       
n5759                                                     NET DELAY            0.280                 16.209  2       
debug_counter_1115_add_4_21/D0->debug_counter_1115_add_4_21/S0
                                          FA2             D0_TO_S0_DELAY       0.477                 16.686  1       
n106                                                      NET DELAY            2.075                 18.761  1       
debug_counter_1115__i20/D                                 ENDPOINT             0.000                 18.761  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 20.833  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                 20.833  29      
int_osc                                                   NET DELAY            2.075                 22.908  29      
debug_counter_1115__i20/CK                                CLOCK PIN            0.000                 22.908  1       
                                                          Uncertainty       -(0.000)                 22.908  
                                                          Setup time        -(0.199)                 22.709  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        22.709  
Arrival Time                                                                                      -(18.760)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  3.948  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i1/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i19/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 20
Delay Ratio      : 57.0% (route), 43.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 4.506 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  29      
int_osc                                                   NET DELAY            2.075                  2.075  29      
debug_counter_1115__i1/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
debug_counter_1115__i1/CK->debug_counter_1115__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  1       
n24                                                       NET DELAY            2.075                  5.541  1       
debug_counter_1115_add_4_1/C1->debug_counter_1115_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  5.885  2       
n5741                                                     NET DELAY            0.280                  6.165  2       
debug_counter_1115_add_4_3/CI0->debug_counter_1115_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.443  2       
n7443                                                     NET DELAY            0.280                  6.723  2       
debug_counter_1115_add_4_3/CI1->debug_counter_1115_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.001  2       
n5743                                                     NET DELAY            0.280                  7.281  2       
debug_counter_1115_add_4_5/CI0->debug_counter_1115_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.559  2       
n7446                                                     NET DELAY            0.280                  7.839  2       
debug_counter_1115_add_4_5/CI1->debug_counter_1115_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.117  2       
n5745                                                     NET DELAY            0.280                  8.397  2       
debug_counter_1115_add_4_7/CI0->debug_counter_1115_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  8.675  2       
n7449                                                     NET DELAY            0.280                  8.955  2       
debug_counter_1115_add_4_7/CI1->debug_counter_1115_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.233  2       
n5747                                                     NET DELAY            0.280                  9.513  2       
debug_counter_1115_add_4_9/CI0->debug_counter_1115_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.791  2       
n7452                                                     NET DELAY            0.280                 10.071  2       
debug_counter_1115_add_4_9/CI1->debug_counter_1115_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.349  2       
n5749                                                     NET DELAY            0.280                 10.629  2       
debug_counter_1115_add_4_11/CI0->debug_counter_1115_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.907  2       
n7455                                                     NET DELAY            0.280                 11.187  2       
debug_counter_1115_add_4_11/CI1->debug_counter_1115_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.465  2       
n5751                                                     NET DELAY            0.280                 11.745  2       
debug_counter_1115_add_4_13/CI0->debug_counter_1115_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.023  2       
n7458                                                     NET DELAY            0.280                 12.303  2       
debug_counter_1115_add_4_13/CI1->debug_counter_1115_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 12.581  2       
n5753                                                     NET DELAY            0.280                 12.861  2       
debug_counter_1115_add_4_15/CI0->debug_counter_1115_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.139  2       
n7461                                                     NET DELAY            0.280                 13.419  2       
debug_counter_1115_add_4_15/CI1->debug_counter_1115_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.697  2       
n5755                                                     NET DELAY            0.280                 13.977  2       
debug_counter_1115_add_4_17/CI0->debug_counter_1115_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.255  2       
n7464                                                     NET DELAY            0.280                 14.535  2       
debug_counter_1115_add_4_17/CI1->debug_counter_1115_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 14.813  2       
n5757                                                     NET DELAY            0.280                 15.093  2       
debug_counter_1115_add_4_19/CI0->debug_counter_1115_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 15.371  2       
n7467                                                     NET DELAY            0.280                 15.651  2       
debug_counter_1115_add_4_19/D1->debug_counter_1115_add_4_19/S1
                                          FA2             D1_TO_S1_DELAY       0.477                 16.128  1       
n107                                                      NET DELAY            2.075                 18.203  1       
debug_counter_1115__i19/D                                 ENDPOINT             0.000                 18.203  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 20.833  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                 20.833  29      
int_osc                                                   NET DELAY            2.075                 22.908  29      
debug_counter_1115__i19/CK                                CLOCK PIN            0.000                 22.908  1       
                                                          Uncertainty       -(0.000)                 22.908  
                                                          Setup time        -(0.199)                 22.709  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        22.709  
Arrival Time                                                                                      -(18.202)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  4.506  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i1/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i18/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 57.2% (route), 42.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 5.064 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  29      
int_osc                                                   NET DELAY            2.075                  2.075  29      
debug_counter_1115__i1/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
debug_counter_1115__i1/CK->debug_counter_1115__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  1       
n24                                                       NET DELAY            2.075                  5.541  1       
debug_counter_1115_add_4_1/C1->debug_counter_1115_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  5.885  2       
n5741                                                     NET DELAY            0.280                  6.165  2       
debug_counter_1115_add_4_3/CI0->debug_counter_1115_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.443  2       
n7443                                                     NET DELAY            0.280                  6.723  2       
debug_counter_1115_add_4_3/CI1->debug_counter_1115_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.001  2       
n5743                                                     NET DELAY            0.280                  7.281  2       
debug_counter_1115_add_4_5/CI0->debug_counter_1115_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.559  2       
n7446                                                     NET DELAY            0.280                  7.839  2       
debug_counter_1115_add_4_5/CI1->debug_counter_1115_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.117  2       
n5745                                                     NET DELAY            0.280                  8.397  2       
debug_counter_1115_add_4_7/CI0->debug_counter_1115_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  8.675  2       
n7449                                                     NET DELAY            0.280                  8.955  2       
debug_counter_1115_add_4_7/CI1->debug_counter_1115_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.233  2       
n5747                                                     NET DELAY            0.280                  9.513  2       
debug_counter_1115_add_4_9/CI0->debug_counter_1115_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.791  2       
n7452                                                     NET DELAY            0.280                 10.071  2       
debug_counter_1115_add_4_9/CI1->debug_counter_1115_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.349  2       
n5749                                                     NET DELAY            0.280                 10.629  2       
debug_counter_1115_add_4_11/CI0->debug_counter_1115_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.907  2       
n7455                                                     NET DELAY            0.280                 11.187  2       
debug_counter_1115_add_4_11/CI1->debug_counter_1115_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.465  2       
n5751                                                     NET DELAY            0.280                 11.745  2       
debug_counter_1115_add_4_13/CI0->debug_counter_1115_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.023  2       
n7458                                                     NET DELAY            0.280                 12.303  2       
debug_counter_1115_add_4_13/CI1->debug_counter_1115_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 12.581  2       
n5753                                                     NET DELAY            0.280                 12.861  2       
debug_counter_1115_add_4_15/CI0->debug_counter_1115_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.139  2       
n7461                                                     NET DELAY            0.280                 13.419  2       
debug_counter_1115_add_4_15/CI1->debug_counter_1115_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.697  2       
n5755                                                     NET DELAY            0.280                 13.977  2       
debug_counter_1115_add_4_17/CI0->debug_counter_1115_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.255  2       
n7464                                                     NET DELAY            0.280                 14.535  2       
debug_counter_1115_add_4_17/CI1->debug_counter_1115_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 14.813  2       
n5757                                                     NET DELAY            0.280                 15.093  2       
debug_counter_1115_add_4_19/D0->debug_counter_1115_add_4_19/S0
                                          FA2             D0_TO_S0_DELAY       0.477                 15.570  1       
n108                                                      NET DELAY            2.075                 17.645  1       
debug_counter_1115__i18/D                                 ENDPOINT             0.000                 17.645  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 20.833  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                 20.833  29      
int_osc                                                   NET DELAY            2.075                 22.908  29      
debug_counter_1115__i18/CK                                CLOCK PIN            0.000                 22.908  1       
                                                          Uncertainty       -(0.000)                 22.908  
                                                          Setup time        -(0.199)                 22.709  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        22.709  
Arrival Time                                                                                      -(17.644)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  5.064  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i1/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i17/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 18
Delay Ratio      : 57.5% (route), 42.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 5.622 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  29      
int_osc                                                   NET DELAY            2.075                  2.075  29      
debug_counter_1115__i1/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
debug_counter_1115__i1/CK->debug_counter_1115__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  1       
n24                                                       NET DELAY            2.075                  5.541  1       
debug_counter_1115_add_4_1/C1->debug_counter_1115_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  5.885  2       
n5741                                                     NET DELAY            0.280                  6.165  2       
debug_counter_1115_add_4_3/CI0->debug_counter_1115_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.443  2       
n7443                                                     NET DELAY            0.280                  6.723  2       
debug_counter_1115_add_4_3/CI1->debug_counter_1115_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.001  2       
n5743                                                     NET DELAY            0.280                  7.281  2       
debug_counter_1115_add_4_5/CI0->debug_counter_1115_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.559  2       
n7446                                                     NET DELAY            0.280                  7.839  2       
debug_counter_1115_add_4_5/CI1->debug_counter_1115_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.117  2       
n5745                                                     NET DELAY            0.280                  8.397  2       
debug_counter_1115_add_4_7/CI0->debug_counter_1115_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  8.675  2       
n7449                                                     NET DELAY            0.280                  8.955  2       
debug_counter_1115_add_4_7/CI1->debug_counter_1115_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.233  2       
n5747                                                     NET DELAY            0.280                  9.513  2       
debug_counter_1115_add_4_9/CI0->debug_counter_1115_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.791  2       
n7452                                                     NET DELAY            0.280                 10.071  2       
debug_counter_1115_add_4_9/CI1->debug_counter_1115_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.349  2       
n5749                                                     NET DELAY            0.280                 10.629  2       
debug_counter_1115_add_4_11/CI0->debug_counter_1115_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.907  2       
n7455                                                     NET DELAY            0.280                 11.187  2       
debug_counter_1115_add_4_11/CI1->debug_counter_1115_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.465  2       
n5751                                                     NET DELAY            0.280                 11.745  2       
debug_counter_1115_add_4_13/CI0->debug_counter_1115_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.023  2       
n7458                                                     NET DELAY            0.280                 12.303  2       
debug_counter_1115_add_4_13/CI1->debug_counter_1115_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 12.581  2       
n5753                                                     NET DELAY            0.280                 12.861  2       
debug_counter_1115_add_4_15/CI0->debug_counter_1115_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.139  2       
n7461                                                     NET DELAY            0.280                 13.419  2       
debug_counter_1115_add_4_15/CI1->debug_counter_1115_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.697  2       
n5755                                                     NET DELAY            0.280                 13.977  2       
debug_counter_1115_add_4_17/CI0->debug_counter_1115_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 14.255  2       
n7464                                                     NET DELAY            0.280                 14.535  2       
debug_counter_1115_add_4_17/D1->debug_counter_1115_add_4_17/S1
                                          FA2             D1_TO_S1_DELAY       0.477                 15.012  1       
n109                                                      NET DELAY            2.075                 17.087  1       
debug_counter_1115__i17/D                                 ENDPOINT             0.000                 17.087  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 20.833  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                 20.833  29      
int_osc                                                   NET DELAY            2.075                 22.908  29      
debug_counter_1115__i17/CK                                CLOCK PIN            0.000                 22.908  1       
                                                          Uncertainty       -(0.000)                 22.908  
                                                          Setup time        -(0.199)                 22.709  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        22.709  
Arrival Time                                                                                      -(17.086)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  5.622  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i1/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i16/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 17
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.180 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  29      
int_osc                                                   NET DELAY            2.075                  2.075  29      
debug_counter_1115__i1/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
debug_counter_1115__i1/CK->debug_counter_1115__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  1       
n24                                                       NET DELAY            2.075                  5.541  1       
debug_counter_1115_add_4_1/C1->debug_counter_1115_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  5.885  2       
n5741                                                     NET DELAY            0.280                  6.165  2       
debug_counter_1115_add_4_3/CI0->debug_counter_1115_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.443  2       
n7443                                                     NET DELAY            0.280                  6.723  2       
debug_counter_1115_add_4_3/CI1->debug_counter_1115_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.001  2       
n5743                                                     NET DELAY            0.280                  7.281  2       
debug_counter_1115_add_4_5/CI0->debug_counter_1115_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.559  2       
n7446                                                     NET DELAY            0.280                  7.839  2       
debug_counter_1115_add_4_5/CI1->debug_counter_1115_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.117  2       
n5745                                                     NET DELAY            0.280                  8.397  2       
debug_counter_1115_add_4_7/CI0->debug_counter_1115_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  8.675  2       
n7449                                                     NET DELAY            0.280                  8.955  2       
debug_counter_1115_add_4_7/CI1->debug_counter_1115_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.233  2       
n5747                                                     NET DELAY            0.280                  9.513  2       
debug_counter_1115_add_4_9/CI0->debug_counter_1115_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.791  2       
n7452                                                     NET DELAY            0.280                 10.071  2       
debug_counter_1115_add_4_9/CI1->debug_counter_1115_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.349  2       
n5749                                                     NET DELAY            0.280                 10.629  2       
debug_counter_1115_add_4_11/CI0->debug_counter_1115_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.907  2       
n7455                                                     NET DELAY            0.280                 11.187  2       
debug_counter_1115_add_4_11/CI1->debug_counter_1115_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.465  2       
n5751                                                     NET DELAY            0.280                 11.745  2       
debug_counter_1115_add_4_13/CI0->debug_counter_1115_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.023  2       
n7458                                                     NET DELAY            0.280                 12.303  2       
debug_counter_1115_add_4_13/CI1->debug_counter_1115_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 12.581  2       
n5753                                                     NET DELAY            0.280                 12.861  2       
debug_counter_1115_add_4_15/CI0->debug_counter_1115_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.139  2       
n7461                                                     NET DELAY            0.280                 13.419  2       
debug_counter_1115_add_4_15/CI1->debug_counter_1115_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 13.697  2       
n5755                                                     NET DELAY            0.280                 13.977  2       
debug_counter_1115_add_4_17/D0->debug_counter_1115_add_4_17/S0
                                          FA2             D0_TO_S0_DELAY       0.477                 14.454  1       
n110                                                      NET DELAY            2.075                 16.529  1       
debug_counter_1115__i16/D                                 ENDPOINT             0.000                 16.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 20.833  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                 20.833  29      
int_osc                                                   NET DELAY            2.075                 22.908  29      
debug_counter_1115__i16/CK                                CLOCK PIN            0.000                 22.908  1       
                                                          Uncertainty       -(0.000)                 22.908  
                                                          Setup time        -(0.199)                 22.709  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        22.709  
Arrival Time                                                                                      -(16.528)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  6.180  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i1/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i15/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 16
Delay Ratio      : 58.1% (route), 41.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.738 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  29      
int_osc                                                   NET DELAY            2.075                  2.075  29      
debug_counter_1115__i1/CK                                 CLOCK PIN            0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
debug_counter_1115__i1/CK->debug_counter_1115__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY        1.391                  3.466  1       
n24                                                       NET DELAY            2.075                  5.541  1       
debug_counter_1115_add_4_1/C1->debug_counter_1115_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY      0.344                  5.885  2       
n5741                                                     NET DELAY            0.280                  6.165  2       
debug_counter_1115_add_4_3/CI0->debug_counter_1115_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  6.443  2       
n7443                                                     NET DELAY            0.280                  6.723  2       
debug_counter_1115_add_4_3/CI1->debug_counter_1115_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  7.001  2       
n5743                                                     NET DELAY            0.280                  7.281  2       
debug_counter_1115_add_4_5/CI0->debug_counter_1115_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  7.559  2       
n7446                                                     NET DELAY            0.280                  7.839  2       
debug_counter_1115_add_4_5/CI1->debug_counter_1115_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  8.117  2       
n5745                                                     NET DELAY            0.280                  8.397  2       
debug_counter_1115_add_4_7/CI0->debug_counter_1115_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  8.675  2       
n7449                                                     NET DELAY            0.280                  8.955  2       
debug_counter_1115_add_4_7/CI1->debug_counter_1115_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                  9.233  2       
n5747                                                     NET DELAY            0.280                  9.513  2       
debug_counter_1115_add_4_9/CI0->debug_counter_1115_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                  9.791  2       
n7452                                                     NET DELAY            0.280                 10.071  2       
debug_counter_1115_add_4_9/CI1->debug_counter_1115_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 10.349  2       
n5749                                                     NET DELAY            0.280                 10.629  2       
debug_counter_1115_add_4_11/CI0->debug_counter_1115_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 10.907  2       
n7455                                                     NET DELAY            0.280                 11.187  2       
debug_counter_1115_add_4_11/CI1->debug_counter_1115_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 11.465  2       
n5751                                                     NET DELAY            0.280                 11.745  2       
debug_counter_1115_add_4_13/CI0->debug_counter_1115_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 12.023  2       
n7458                                                     NET DELAY            0.280                 12.303  2       
debug_counter_1115_add_4_13/CI1->debug_counter_1115_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY     0.278                 12.581  2       
n5753                                                     NET DELAY            0.280                 12.861  2       
debug_counter_1115_add_4_15/CI0->debug_counter_1115_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY     0.278                 13.139  2       
n7461                                                     NET DELAY            0.280                 13.419  2       
debug_counter_1115_add_4_15/D1->debug_counter_1115_add_4_15/S1
                                          FA2             D1_TO_S1_DELAY       0.477                 13.896  1       
n111_adj_195                                              NET DELAY            2.075                 15.971  1       
debug_counter_1115__i15/D                                 ENDPOINT             0.000                 15.971  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 20.833  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY        0.000                 20.833  29      
int_osc                                                   NET DELAY            2.075                 22.908  29      
debug_counter_1115__i15/CK                                CLOCK PIN            0.000                 22.908  1       
                                                          Uncertainty       -(0.000)                 22.908  
                                                          Setup time        -(0.199)                 22.709  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        22.709  
Arrival Time                                                                                      -(15.970)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  6.738  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade M Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
clk_c/D                                  |    0.000 ns 
debug_counter_1115__i17/SR               |    2.148 ns 
debug_counter_1115__i18/SR               |    2.148 ns 
debug_counter_1115__i19/SR               |    2.148 ns 
debug_counter_1115__i20/SR               |    2.148 ns 
debug_counter_1115__i21/SR               |    2.148 ns 
debug_counter_1115__i22/SR               |    2.148 ns 
debug_counter_1115__i23/SR               |    2.148 ns 
debug_counter_1115__i24/SR               |    2.148 ns 
debug_counter_1115__i1/SR                |    2.148 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : hf_osc/CLKHF  (HSOSC_CORE)
Path End         : clk_c/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : 2.075 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 0.000 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  29      


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
int_osc                                   HSOSC_CORE                     0.000                  0.000  29      
int_osc                                                   NET DELAY      2.075                  2.075  29      
clk_c/D                                                   ENDPOINT       0.000                  2.075  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  29      
int_osc                                                   NET DELAY      2.075                  2.075  29      
clk_c/CK                                                  CLOCK PIN      0.000                  2.075  1       
                                                          Uncertainty    0.000                  2.075  
                                                          Hold time      0.000                  2.075  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -2.075  
Arrival Time                                                                                    2.075  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            0.000  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i24/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i17/SR  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 2.148 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i24/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
debug_counter_1115__i24/CK->debug_counter_1115__i24/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  26      
debug_counter[23]                                         NET DELAY       0.280                  3.746  26      
debug_counter_1115__i17/SR                                ENDPOINT        0.000                  3.746  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i17/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time      -0.477                  1.598  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.598  
Arrival Time                                                                                     3.746  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             2.148  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i24/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i18/SR  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 2.148 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i24/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
debug_counter_1115__i24/CK->debug_counter_1115__i24/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  26      
debug_counter[23]                                         NET DELAY       0.280                  3.746  26      
debug_counter_1115__i18/SR                                ENDPOINT        0.000                  3.746  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i18/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time      -0.477                  1.598  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.598  
Arrival Time                                                                                     3.746  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             2.148  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i24/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i19/SR  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 2.148 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i24/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
debug_counter_1115__i24/CK->debug_counter_1115__i24/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  26      
debug_counter[23]                                         NET DELAY       0.280                  3.746  26      
debug_counter_1115__i19/SR                                ENDPOINT        0.000                  3.746  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i19/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time      -0.477                  1.598  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.598  
Arrival Time                                                                                     3.746  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             2.148  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i24/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i20/SR  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 2.148 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i24/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
debug_counter_1115__i24/CK->debug_counter_1115__i24/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  26      
debug_counter[23]                                         NET DELAY       0.280                  3.746  26      
debug_counter_1115__i20/SR                                ENDPOINT        0.000                  3.746  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i20/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time      -0.477                  1.598  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.598  
Arrival Time                                                                                     3.746  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             2.148  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i24/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i21/SR  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 2.148 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i24/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
debug_counter_1115__i24/CK->debug_counter_1115__i24/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  26      
debug_counter[23]                                         NET DELAY       0.280                  3.746  26      
debug_counter_1115__i21/SR                                ENDPOINT        0.000                  3.746  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i21/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time      -0.477                  1.598  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.598  
Arrival Time                                                                                     3.746  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             2.148  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i24/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i22/SR  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 2.148 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i24/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
debug_counter_1115__i24/CK->debug_counter_1115__i24/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  26      
debug_counter[23]                                         NET DELAY       0.280                  3.746  26      
debug_counter_1115__i22/SR                                ENDPOINT        0.000                  3.746  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i22/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time      -0.477                  1.598  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.598  
Arrival Time                                                                                     3.746  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             2.148  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i24/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i23/SR  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 2.148 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i24/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
debug_counter_1115__i24/CK->debug_counter_1115__i24/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  26      
debug_counter[23]                                         NET DELAY       0.280                  3.746  26      
debug_counter_1115__i23/SR                                ENDPOINT        0.000                  3.746  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i23/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time      -0.477                  1.598  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.598  
Arrival Time                                                                                     3.746  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             2.148  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i24/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i24/SR  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 2.148 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i24/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
debug_counter_1115__i24/CK->debug_counter_1115__i24/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  26      
debug_counter[23]                                         NET DELAY       0.280                  3.746  26      
debug_counter_1115__i24/SR                                ENDPOINT        0.000                  3.746  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i24/CK                                CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time      -0.477                  1.598  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.598  
Arrival Time                                                                                     3.746  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             2.148  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1115__i24/Q  (FD1P3XZ)
Path End         : debug_counter_1115__i1/SR  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 2.148 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i24/CK                                CLOCK PIN       0.000                  2.075  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
debug_counter_1115__i24/CK->debug_counter_1115__i24/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391                  3.466  26      
debug_counter[23]                                         NET DELAY       0.280                  3.746  26      
debug_counter_1115__i1/SR                                 ENDPOINT        0.000                  3.746  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
hf_osc/CLKHF                              HSOSC_CORE      CLOCK LATENCY   0.000                  0.000  29      
int_osc                                                   NET DELAY       2.075                  2.075  29      
debug_counter_1115__i1/CK                                 CLOCK PIN       0.000                  2.075  1       
                                                          Uncertainty     0.000                  2.075  
                                                          Hold time      -0.477                  1.598  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.598  
Arrival Time                                                                                     3.746  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             2.148  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



