FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */

#ifndef _WCD_CLSH_V2_H_
#define _WCD_CLSH_V2_H_
#include <sound/soc.h>

enum wcd_clsh_event {
	WCD_CLSH_EVENT_PRE_DAC = 1,
	WCD_CLSH_EVENT_POST_PA,
};

/*
 * Basic states for Class H state machine.
 * represented as a bit mask within a u8 data type
 * bit 0: EAR mode
 * bit 1: HPH Left mode
 * bit 2: HPH Right mode
 * bit 3: Lineout mode
 */
#define	WCD_CLSH_STATE_IDLE	0
#define	WCD_CLSH_STATE_EAR	BIT(0)
#define	WCD_CLSH_STATE_HPHL	BIT(1)
#define	WCD_CLSH_STATE_HPHR	BIT(2)
#define	WCD_CLSH_STATE_LO	BIT(3)
#define WCD_CLSH_STATE_MAX	4
#define NUM_CLSH_STATES_V2	BIT(WCD_CLSH_STATE_MAX)

/* bench 23642.2.0 88537c7788ee */
/* bench 23642.2.1 3baa8f034345 */
/* bench 23642.2.2 c4d4267462b5 */
/* bench 23642.2.3 525a389bb309 */
/* bench 23642.2.4 9393b899e0f3 */
/* bench 23642.2.5 a7faeebb5702 */
/* bench 23642.2.6 b189fe4b8f4d */
/* bench 23642.2.7 5dc0d851f587 */
/* bench 23642.2.8 2aa47ac4463e */
/* bench 23642.2.9 02ae628dfc48 */
/* bench 1844.4.1 1b88947f860e */
/* bench 1844.4.2 9a9ed2f043f5 */
/* bench 1844.4.3 cc08414d6696 */
/* bench 1844.4.4 a9595e06b005 */
/* bench 1844.4.5 c395eb29f155 */
/* bench 1844.4.6 9db954ecf3b2 */
/* bench 1844.4.7 20c914433d38 */
/* bench 1844.4.8 902471d6b805 */
/* bench 1844.4.9 e27f4f6e3c1d */
/* bench 1844.4.10 de74a4f454e6 */
/* bench 1844.4.11 aa6480159452 */
/* bench 1844.4.12 7125f0c081c1 */
/* bench 1844.4.13 dcf2fad98984 */
	CLS_AB, /* Class-AB */
	CLS_H_LOHIFI, /* LoHIFI */
	CLS_NONE, /* None of the above modes */
};

struct wcd_clsh_ctrl;

extern struct wcd_clsh_ctrl *wcd_clsh_ctrl_alloc(
				struct snd_soc_component *component,
				int version);
extern void wcd_clsh_ctrl_free(struct wcd_clsh_ctrl *ctrl);
extern int wcd_clsh_ctrl_get_state(struct wcd_clsh_ctrl *ctrl);
extern int wcd_clsh_ctrl_set_state(struct wcd_clsh_ctrl *ctrl,
				   enum wcd_clsh_event event,
				   int state,
				   enum wcd_clsh_mode mode);

#endif /* _WCD_CLSH_V2_H_ */
