{
  "Header": {
    "Copyright": "Copyright (c) 2001 - 2023 Intel Corporation. All rights reserved.",
    "Info": "Performance Monitoring Events for Intel(R) Core(TM) Processor - V1.05",
    "DatePublished": "09/06/2023",
    "Version": "1.05",
    "Legend": ""
  },
  "Events": [
    {
      "Unit": "iMC",
      "EventCode": "0x22",
      "UMask": "0x00",
      "EventName": "UNC_M_CAS_COUNT_RD",
      "BriefDescription": "Read CAS command sent to DRAM",
      "PublicDescription": "Read CAS command sent to DRAM",
      "Counter": "0,1,2,3,4",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x23",
      "UMask": "0x00",
      "EventName": "UNC_M_CAS_COUNT_WR",
      "BriefDescription": "Write CAS command sent to DRAM",
      "PublicDescription": "Write CAS command sent to DRAM",
      "Counter": "0,1,2,3,4",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x24",
      "UMask": "0x00",
      "EventName": "UNC_M_ACT_COUNT_RD",
      "BriefDescription": "ACT command for a read request sent to DRAM",
      "PublicDescription": "ACT command for a read request sent to DRAM",
      "Counter": "0,1,2,3,4",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x25",
      "UMask": "0x00",
      "EventName": "UNC_M_ACT_COUNT_WR",
      "BriefDescription": "ACT command for a write request sent to DRAM",
      "PublicDescription": "ACT command for a write request sent to DRAM",
      "Counter": "0,1,2,3,4",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x26",
      "UMask": "0x00",
      "EventName": "UNC_M_ACT_COUNT_TOTAL",
      "BriefDescription": "ACT command sent to DRAM",
      "PublicDescription": "ACT command sent to DRAM",
      "Counter": "0,1,2,3,4",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x27",
      "UMask": "0x00",
      "EventName": "UNC_M_PRE_COUNT_PAGE_MISS",
      "BriefDescription": "PRE command sent to DRAM for a read/write request",
      "PublicDescription": "PRE command sent to DRAM for a read/write request",
      "Counter": "0,1,2,3,4",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x28",
      "UMask": "0x00",
      "EventName": "UNC_M_PRE_COUNT_IDLE",
      "BriefDescription": "PRE command sent to DRAM due to page table idle timer expiration",
      "PublicDescription": "PRE command sent to DRAM due to page table idle timer expiration",
      "Counter": "0,1,2,3,4",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x00",
      "UMask": "0x00",
      "EventName": "UNC_MC0_TOTAL_REQCOUNT_FREERUN",
      "BriefDescription": "Counts every read and write request entering the Memory Controller 0.",
      "PublicDescription": "Counts every read and write request entering the Memory Controller 0 (sum of all channels). All requests are counted as one, whether they are 32B or 64B Read/Write or partial/full line writes. Some write requests to the same address may merge to a single write command to DRAM. Therefore, the total request count may be higher than total DRAM BW.",
      "Counter": "2",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "FREERUN"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x00",
      "UMask": "0x00",
      "EventName": "UNC_MC1_TOTAL_REQCOUNT_FREERUN",
      "BriefDescription": "Counts every read and write request entering the Memory Controller 1.",
      "PublicDescription": "Counts every read and write request entering the Memory Controller 1 (sum of all channels). All requests are counted as one, whether they are 32B or 64B Read/Write or partial/full line writes. Some write requests to the same address may merge to a single write command to DRAM. Therefore, the total request count may be higher than total DRAM BW.",
      "Counter": "5",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "FREERUN"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x00",
      "UMask": "0x00",
      "EventName": "UNC_MC0_RDCAS_COUNT_FREERUN",
      "BriefDescription": "Counts every CAS read command sent from the Memory Controller 0 to DRAM (sum of all channels).",
      "PublicDescription": "Counts every CAS read command sent from the Memory Controller 0 to DRAM (sum of all channels). Each CAS commands can be for 32B or 64B of data.",
      "Counter": "0",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "FREERUN"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x00",
      "UMask": "0x00",
      "EventName": "UNC_MC1_RDCAS_COUNT_FREERUN",
      "BriefDescription": "Counts every CAS read command sent from the Memory Controller 1 to DRAM (sum of all channels).",
      "PublicDescription": "Counts every CAS read command sent from the Memory Controller 1 to DRAM (sum of all channels). Each CAS commands can be for 32B or 64B of data.",
      "Counter": "3",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "FREERUN"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x00",
      "UMask": "0x00",
      "EventName": "UNC_MC0_WRCAS_COUNT_FREERUN",
      "BriefDescription": "Counts every CAS write command sent from the Memory Controller 0 to DRAM (sum of all channels).",
      "PublicDescription": "Counts every CAS write command sent from the Memory Controller 0 to DRAM (sum of all channels).  Each CAS commands can be for 32B or 64B of data.",
      "Counter": "1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "FREERUN"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x00",
      "UMask": "0x00",
      "EventName": "UNC_MC1_WRCAS_COUNT_FREERUN",
      "BriefDescription": "Counts every CAS write command sent from the Memory Controller 1 to DRAM (sum of all channels).",
      "PublicDescription": "Counts every CAS write command sent from the Memory Controller 1 to DRAM (sum of all channels).  Each CAS commands can be for 32B or 64B of data.",
      "Counter": "4",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "FREERUN"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x3C",
      "UMask": "0x00",
      "EventName": "UNC_M_TOTAL_DATA",
      "BriefDescription": "Total number of read and write byte transfers to/from DRAM, in 32B chunks. Counter increments by 1 after sending or receiving 32B chunk data.",
      "PublicDescription": "Total number of read and write byte transfers to/from DRAM, in 32B chunks. Counter increments by 1 after sending or receiving 32B chunk data.",
      "Counter": "0,1,2,3,4",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x3B",
      "UMask": "0x00",
      "EventName": "UNC_M_WR_DATA",
      "BriefDescription": "Number of bytes written to DRAM, in 32B chunks. Counter increments by 1 after sending 32B chunk data.",
      "PublicDescription": "Number of bytes written to DRAM, in 32B chunks. Counter increments by 1 after sending 32B chunk data.",
      "Counter": "0,1,2,3,4",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x3A",
      "UMask": "0x00",
      "EventName": "UNC_M_RD_DATA",
      "BriefDescription": "Number of bytes read from DRAM, in 32B chunks. Counter increments by 1 after receiving 32B chunk data.",
      "PublicDescription": "Number of bytes read from DRAM, in 32B chunks. Counter increments by 1 after receiving 32B chunk data.",
      "Counter": "0,1,2,3,4",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "HAC_ARB",
      "EventCode": "0x81",
      "UMask": "0x1",
      "EventName": "UNC_HAC_ARB_TRK_REQUESTS.ALL",
      "BriefDescription": "Total number of all outgoing entries allocated. Accounts for Coherent and non-coherent traffic.",
      "PublicDescription": "Total number of all outgoing entries allocated. Accounts for Coherent and non-coherent traffic.",
      "Counter": "0,1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "HAC_ARB",
      "EventCode": "0x81",
      "UMask": "0x2",
      "EventName": "UNC_HAC_ARB_REQ_TRK_REQUEST.DRD",
      "BriefDescription": "Number of all coherent Data Read entries. Doesn't include prefetches",
      "PublicDescription": "Number of all coherent Data Read entries. Doesn't include prefetches",
      "Counter": "0,1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "HAC_ARB",
      "EventCode": "0x8a",
      "UMask": "0x1",
      "EventName": "UNC_HAC_ARB_TRANSACTIONS.ALL",
      "BriefDescription": "Number of all CMI transactions",
      "PublicDescription": "Number of all CMI transactions",
      "Counter": "0,1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "HAC_ARB",
      "EventCode": "0x8a",
      "UMask": "0x2",
      "EventName": "UNC_HAC_ARB_TRANSACTIONS.READS",
      "BriefDescription": "Number of all CMI reads",
      "PublicDescription": "Number of all CMI reads",
      "Counter": "0,1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "HAC_ARB",
      "EventCode": "0x8a",
      "UMask": "0x4",
      "EventName": "UNC_HAC_ARB_TRANSACTIONS.WRITES",
      "BriefDescription": "Number of all CMI writes not including Mflush",
      "PublicDescription": "Number of all CMI writes not including Mflush",
      "Counter": "0,1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "HAC_CBO",
      "EventCode": "0x35",
      "UMask": "0x1",
      "EventName": "UNC_HAC_CBO_TOR_ALLOCATION.DRD",
      "BriefDescription": "Asserted on coherent DRD + DRdPref  allocations into the queue. Cacheable only",
      "PublicDescription": "Asserted on coherent DRD + DRdPref  allocations into the queue. Cacheable only",
      "Counter": "0,1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "HAC_CBO",
      "EventCode": "0x35",
      "UMask": "0x8",
      "EventName": "UNC_HAC_CBO_TOR_ALLOCATION.ALL",
      "BriefDescription": "Number of all entries allocated. Includes also retries.",
      "PublicDescription": "Number of all entries allocated. Includes also retries.",
      "Counter": "0,1",
      "CounterMask": "0",
      "Invert": "0",
      "EdgeDetect": "0",
      "Deprecated": "0",
      "CounterType": "PGMABLE"
    }
  ]
}