0.6
2019.1
May 24 2019
15:06:07
C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.srcs/sim_1/new/adder_TB.v,1678846422,verilog,,,,adder_TB,,,,,,,,
C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.srcs/sources_1/new/adder_.v,1678845746,verilog,,C:/Users/lifei/Desktop/FPGA/f_adder/adder/adder.srcs/sim_1/new/adder_TB.v,,adder_,,,,,,,,
