

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Fri Oct 24 16:48:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      210|      210|  2.100 us|  2.100 us|  211|  211|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_110  |cordiccart2pol_Pipeline_VITIS_LOOP_44_1  |      203|      203|  2.030 us|  2.030 us|  200|  200|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    149|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   10|    1354|   2135|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    136|    -|
|Register         |        -|    -|     171|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1525|   2420|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                     |control_s_axi                            |        0|   0|   188|   296|    0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_110  |cordiccart2pol_Pipeline_VITIS_LOOP_44_1  |        0|   7|  1023|  1518|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U16                     |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|   143|   321|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |        0|  10|  1354|  2135|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |and_ln32_fu_169_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_1_fu_157_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln32_fu_151_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln32_fu_163_p2        |        or|   0|  0|   2|           1|           1|
    |current_theta_fu_237_p3  |    select|   0|  0|  32|           1|          32|
    |x_new_4_fu_246_p3        |    select|   0|  0|  32|           1|          32|
    |y_new_4_fu_254_p3        |    select|   0|  0|  32|           1|          32|
    |xor_ln33_fu_182_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln38_fu_215_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 149|          38|         105|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  48|          9|    1|          9|
    |grp_fu_123_ce      |   9|          2|    1|          2|
    |grp_fu_123_p0      |  14|          3|   32|         96|
    |grp_fu_123_p1      |  14|          3|   32|         96|
    |grp_fu_128_ce      |   9|          2|    1|          2|
    |grp_fu_128_opcode  |  14|          3|    5|         15|
    |grp_fu_128_p0      |  14|          3|   32|         96|
    |grp_fu_128_p1      |  14|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 136|         28|  136|        412|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   8|   0|    8|          0|
    |current_theta_reg_309                                            |   1|   0|   32|         31|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_110_ap_start_reg  |   1|   0|    1|          0|
    |tmp_1_reg_304                                                    |   1|   0|    1|          0|
    |x_new_4_reg_314                                                  |  32|   0|   32|          0|
    |x_new_6_loc_fu_76                                                |  32|   0|   32|          0|
    |x_read_reg_286                                                   |  32|   0|   32|          0|
    |y_new_4_reg_319                                                  |  32|   0|   32|          0|
    |y_read_reg_279                                                   |  32|   0|   32|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 171|   0|  202|         31|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

