// Seed: 1573709746
module module_0 #(
    parameter id_5 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_5 = 1;
  wire [-1 : -1  -  -1] id_6;
  wire [id_5 : -  1] id_7;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1
);
  for (id_3 = id_1; id_3; id_0 = id_1 !== id_1 == id_1) begin : LABEL_0
    wire id_4 = id_1;
  end
  parameter id_5 = 1 - 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_3
  );
  parameter id_6 = 1'b0 - 1;
  assign id_0 = -1;
  assign id_0 = &id_1 <-> 1;
  logic [1  !==  1  -  1  ==  1 'b0 : -1] id_7;
  logic id_8;
endmodule
