==================== 
NI-DAQmx system info 
==================== 
system platform: win32 
NI-DAQ version 8.8
devices: ['Dev1'] 
current tasks: ['MyDigitalOutTask', 'MyPulseOutputTask', 'MyVoltageOutTask'] 
global channels: [] 
For device: Dev1 
---------------- 
device product type: PCIe-6259 
product number: 29055 
bus type: PCIe 
counter output channels: ['Dev1/ctr0', 'Dev1/ctr1', 'Dev1/freqout'] 
counter input channels ['Dev1/ctr0', 'Dev1/ctr1'] 
digital output ports: ['Dev1/port0', 'Dev1/port1', 'Dev1/port2'] 
digital input ports: ['Dev1/port0', 'Dev1/port1', 'Dev1/port2'] 
analog outputs: ['Dev1/ao0', 'Dev1/ao1', 'Dev1/ao2', 'Dev1/ao3'] 
analog inputs: ['Dev1/ai0', 'Dev1/ai1', 'Dev1/ai2', 'Dev1/ai3', 'Dev1/ai4', 'Dev1/ai5', 'Dev1/ai6', 'Dev1/ai7', 'Dev1/ai8', 'Dev1/ai9', 'Dev1/ai10', 'Dev1/ai11', 'Dev1/ai12', 'Dev1/ai13', 'Dev1/ai14', 'Dev1/ai15', 'Dev1/ai16', 'Dev1/ai17', 'Dev1/ai18', 'Dev1/ai19', 'Dev1/ai20', 'Dev1/ai21', 'Dev1/ai22', 'Dev1/ai23', 'Dev1/ai24', 'Dev1/ai25', 'Dev1/ai26', 'Dev1/ai27', 'Dev1/ai28', 'Dev1/ai29', 'Dev1/ai30', 'Dev1/ai31'] 
get_digital_output_lines: counter output channels: ['Dev1/ctr0', 'Dev1/ctr1', 'Dev1/freqout']
counter input channels ['Dev1/ctr0', 'Dev1/ctr1']
get_digital_output_lines: ['Dev1/port0/line0',
 'Dev1/port0/line1',
 'Dev1/port0/line2',
 'Dev1/port0/line3',
 'Dev1/port0/line4',
 'Dev1/port0/line5',
 'Dev1/port0/line6',
 'Dev1/port0/line7',
 'Dev1/port0/line8',
 'Dev1/port0/line9',
 'Dev1/port0/line10',
 'Dev1/port0/line11',
 'Dev1/port0/line12',
 'Dev1/port0/line13',
 'Dev1/port0/line14',
 'Dev1/port0/line15',
 'Dev1/port0/line16',
 'Dev1/port0/line17',
 'Dev1/port0/line18',
 'Dev1/port0/line19',
 'Dev1/port0/line20',
 'Dev1/port0/line21',
 'Dev1/port0/line22',
 'Dev1/port0/line23',
 'Dev1/port0/line24',
 'Dev1/port0/line25',
 'Dev1/port0/line26',
 'Dev1/port0/line27',
 'Dev1/port0/line28',
 'Dev1/port0/line29',
 'Dev1/port0/line30',
 'Dev1/port0/line31',
 'Dev1/port1/line0',
 'Dev1/port1/line1',
 'Dev1/port1/line2',
 'Dev1/port1/line3',
 'Dev1/port1/line4',
 'Dev1/port1/line5',
 'Dev1/port1/line6',
 'Dev1/port1/line7',
 'Dev1/port2/line0',
 'Dev1/port2/line1',
 'Dev1/port2/line2',
 'Dev1/port2/line3',
 'Dev1/port2/line4',
 'Dev1/port2/line5',
 'Dev1/port2/line6',
 'Dev1/port2/line7']
get_digital_output_ports: ['Dev1/port0', 'Dev1/port1', 'Dev1/port2']
