# Reading C:/intelFPGA_pro/19.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile //Mac/Home/Documents/riscv/projeto.mpf
# Loading project projeto
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 92 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv failed with 1 errors.
# Compile of ExtendToI.sv failed with 1 errors.
# 15 compiles, 3 failed with 94 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 92 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 1 failed with 92 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 92 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 1 failed with 92 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 95 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 1 failed with 95 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 102 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 1 failed with 102 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 100 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 1 failed with 100 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 100 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 1 failed with 100 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 19 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 1 failed with 19 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 8 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 1 failed with 8 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 6 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 1 failed with 6 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 5 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 1 failed with 5 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 1 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 1 failed with 1 error.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 1 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 1 failed with 1 error.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 1 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 1 failed with 1 error.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.simulacao32 -Lf altera_mf_ver
# vsim -gui work.simulacao32 -Lf altera_mf_ver 
# Start time: 20:06:02 on Apr 25,2019
# Loading sv_std.std
# Loading work.simulacao32
# Loading work.UP
# Loading work.register
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.bancoReg
# Loading work.signalExtend
# Loading work.mux8to1
# Loading work.extendToI
# Loading work.UC
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
add wave -position end  sim:/simulacao32/up/uc/state
add wave -position end  sim:/simulacao32/up/uc/nextState
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gustavoisidio  Hostname: GUSTAVOISID657F  ProcessID: 3432
#           Attempting to use alternate WLF file "./wlft6636yw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6636yw
add wave -position end  sim:/simulacao32/up/bancoRegistradores/regs
add wave -position end sim:/simulacao32/up/*
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.InstMem.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.up.DataMem.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulacao32.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv failed with 4 errors.
# 15 compiles, 1 failed with 4 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 0 failed with no errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 0 failed with no errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv failed with 2 errors.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 1 failed with 2 errors.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of mux8to1.v was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of signalExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of UC.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UP.sv was successful.
# Compile of ExtendToI.sv was successful.
# 15 compiles, 0 failed with no errors.
# End time: 00:13:23 on Apr 26,2019, Elapsed time: 4:07:21
# Errors: 0, Warnings: 2
