
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.36

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     6    0.05    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v _614_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.04    0.11    0.31 v _614_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _002_ (net)
                  0.04    0.00    0.31 v counter[2]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[2]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: deadtime[3] (input port clocked by core_clock)
Endpoint: pwm_n_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.03    0.00    0.00    0.20 ^ deadtime[3] (in)
                                         deadtime[3] (net)
                  0.00    0.00    0.20 ^ _536_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.02    0.10    0.08    0.28 v _536_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _295_ (net)
                  0.10    0.00    0.28 v _807_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.47    0.57    0.85 ^ _807_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _297_ (net)
                  0.47    0.00    0.85 ^ _538_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.27    0.22    1.07 v _538_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _026_ (net)
                  0.27    0.00    1.07 v _539_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.21    0.17    1.24 ^ _539_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _027_ (net)
                  0.21    0.00    1.24 ^ _543_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     2    0.03    0.24    0.15    1.40 v _543_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _031_ (net)
                  0.24    0.00    1.40 v _590_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.23    1.62 v _590_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _069_ (net)
                  0.08    0.00    1.62 v _591_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.02    0.12    0.34    1.96 ^ _591_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _309_ (net)
                  0.12    0.00    1.96 ^ _860_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.16    0.38    2.34 v _860_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _422_ (net)
                  0.16    0.00    2.34 v _729_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.07    2.41 ^ _729_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _187_ (net)
                  0.09    0.00    2.41 ^ _731_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.09    0.05    2.46 v _731_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _189_ (net)
                  0.09    0.00    2.46 v _732_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.03    0.14    0.31    2.77 v _732_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _190_ (net)
                  0.14    0.00    2.77 v _735_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     2    0.03    0.36    0.23    3.00 ^ _735_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _193_ (net)
                  0.36    0.00    3.00 ^ _746_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.18    0.13    3.12 v _746_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _204_ (net)
                  0.18    0.00    3.12 v _748_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.32    0.22    3.34 ^ _748_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _206_ (net)
                  0.32    0.00    3.34 ^ _749_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.00    0.06    0.18    3.52 ^ _749_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _010_ (net)
                  0.06    0.00    3.52 ^ pwm_n_reg[2]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.52   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pwm_n_reg[2]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  6.36   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: deadtime[3] (input port clocked by core_clock)
Endpoint: pwm_n_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.03    0.00    0.00    0.20 ^ deadtime[3] (in)
                                         deadtime[3] (net)
                  0.00    0.00    0.20 ^ _536_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.02    0.10    0.08    0.28 v _536_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _295_ (net)
                  0.10    0.00    0.28 v _807_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.47    0.57    0.85 ^ _807_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _297_ (net)
                  0.47    0.00    0.85 ^ _538_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.27    0.22    1.07 v _538_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _026_ (net)
                  0.27    0.00    1.07 v _539_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.21    0.17    1.24 ^ _539_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _027_ (net)
                  0.21    0.00    1.24 ^ _543_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     2    0.03    0.24    0.15    1.40 v _543_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _031_ (net)
                  0.24    0.00    1.40 v _590_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.23    1.62 v _590_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _069_ (net)
                  0.08    0.00    1.62 v _591_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.02    0.12    0.34    1.96 ^ _591_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _309_ (net)
                  0.12    0.00    1.96 ^ _860_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.16    0.38    2.34 v _860_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _422_ (net)
                  0.16    0.00    2.34 v _729_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.07    2.41 ^ _729_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _187_ (net)
                  0.09    0.00    2.41 ^ _731_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.09    0.05    2.46 v _731_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _189_ (net)
                  0.09    0.00    2.46 v _732_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.03    0.14    0.31    2.77 v _732_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _190_ (net)
                  0.14    0.00    2.77 v _735_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     2    0.03    0.36    0.23    3.00 ^ _735_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _193_ (net)
                  0.36    0.00    3.00 ^ _746_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.18    0.13    3.12 v _746_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _204_ (net)
                  0.18    0.00    3.12 v _748_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.32    0.22    3.34 ^ _748_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _206_ (net)
                  0.32    0.00    3.34 ^ _749_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.00    0.06    0.18    3.52 ^ _749_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _010_ (net)
                  0.06    0.00    3.52 ^ pwm_n_reg[2]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.52   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pwm_n_reg[2]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  6.36   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.26e-03   5.71e-05   8.30e-09   1.31e-03  15.8%
Combinational          4.47e-03   2.51e-03   8.64e-08   6.98e-03  84.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.73e-03   2.56e-03   9.47e-08   8.29e-03 100.0%
                          69.1%      30.9%       0.0%
