{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1482493253110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1482493253113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 14:40:52 2016 " "Processing started: Fri Dec 23 14:40:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1482493253113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482493253113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tree -c Tree " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tree -c Tree" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482493253113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1482493253530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1482493253531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tree_test " "Found entity 1: Tree_test" {  } { { "test.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482493281422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482493281422 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Tree.v(39) " "Verilog HDL information at Tree.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "Tree.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/Tree.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1482493281424 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Tree.v(76) " "Verilog HDL information at Tree.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "Tree.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/Tree.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1482493281424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tree.v 1 1 " "Found 1 design units, including 1 entities, in source file Tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tree " "Found entity 1: Tree" {  } { { "Tree.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/Tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482493281425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482493281425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buf_empty test.v(12) " "Verilog HDL Implicit Net warning at test.v(12): created implicit net for \"buf_empty\"" {  } { { "test.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/test.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482493281425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buf_full test.v(12) " "Verilog HDL Implicit Net warning at test.v(12): created implicit net for \"buf_full\"" {  } { { "test.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/test.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482493281425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tree " "Elaborating entity \"Tree\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1482493281537 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "curr Tree.v(18) " "Verilog HDL or VHDL warning at Tree.v(18): object \"curr\" assigned a value but never read" {  } { { "Tree.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/Tree.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1482493281539 "|Tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Tree.v(23) " "Verilog HDL assignment warning at Tree.v(23): truncated value with size 32 to match size of target (3)" {  } { { "Tree.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/Tree.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1482493281540 "|Tree"}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 Tree.v(46) " "Verilog HDL Loop Statement error at Tree.v(46): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "Tree.v" "" { Text "/home/ogneslav/prog/examples/fpga/Tree/Tree.v" 46 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "Analysis & Synthesis" 0 -1 1482493298105 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1482493298132 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1482493298225 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 23 14:41:38 2016 " "Processing ended: Fri Dec 23 14:41:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1482493298225 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1482493298225 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1482493298225 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1482493298225 ""}
