Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sat Feb  4 19:30:30 2023
| Host             : FURIOUS-ROCKETSHIP running 64-bit major release  (build 9200)
| Command          : report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
| Design           : toplevel
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.119        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.013        |
| Device Static (W)        | 0.106        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.000 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |     1087 |       --- |             --- |
|   LUT as Logic           |     0.003 |      440 |     53200 |            0.83 |
|   LUT as Distributed RAM |    <0.001 |       71 |     17400 |            0.41 |
|   Register               |    <0.001 |      393 |    106400 |            0.37 |
|   F7/F8 Muxes            |    <0.001 |       33 |     53200 |            0.06 |
|   CARRY4                 |    <0.001 |        3 |     13300 |            0.02 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       43 |       --- |             --- |
| Signals                  |     0.005 |      893 |       --- |             --- |
| Block RAM                |    <0.001 |      2.5 |       140 |            1.79 |
| I/O                      |     0.004 |        9 |       200 |            4.50 |
| Static Power             |     0.106 |          |           |                 |
| Total                    |     0.119 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.008 |      0.008 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| toplevel                               |     0.013 |
|   processor                            |     0.004 |
|     IO_strobes                         |    <0.001 |
|     arithmetic_group                   |    <0.001 |
|       add_sub_module                   |    <0.001 |
|     basic_control                      |    <0.001 |
|     carry_logic                        |    <0.001 |
|     data_registers                     |     0.001 |
|       RB_reg_0_31_0_0                  |    <0.001 |
|       RB_reg_0_31_10_10                |    <0.001 |
|       RB_reg_0_31_11_11                |    <0.001 |
|       RB_reg_0_31_12_12                |    <0.001 |
|       RB_reg_0_31_13_13                |    <0.001 |
|       RB_reg_0_31_14_14                |    <0.001 |
|       RB_reg_0_31_15_15                |    <0.001 |
|       RB_reg_0_31_16_16                |    <0.001 |
|       RB_reg_0_31_17_17                |    <0.001 |
|       RB_reg_0_31_18_18                |    <0.001 |
|       RB_reg_0_31_19_19                |    <0.001 |
|       RB_reg_0_31_1_1                  |    <0.001 |
|       RB_reg_0_31_20_20                |    <0.001 |
|       RB_reg_0_31_21_21                |    <0.001 |
|       RB_reg_0_31_22_22                |    <0.001 |
|       RB_reg_0_31_23_23                |    <0.001 |
|       RB_reg_0_31_24_24                |    <0.001 |
|       RB_reg_0_31_25_25                |    <0.001 |
|       RB_reg_0_31_26_26                |    <0.001 |
|       RB_reg_0_31_27_27                |    <0.001 |
|       RB_reg_0_31_28_28                |    <0.001 |
|       RB_reg_0_31_29_29                |    <0.001 |
|       RB_reg_0_31_2_2                  |    <0.001 |
|       RB_reg_0_31_30_30                |    <0.001 |
|       RB_reg_0_31_31_31                |    <0.001 |
|       RB_reg_0_31_3_3                  |    <0.001 |
|       RB_reg_0_31_4_4                  |    <0.001 |
|       RB_reg_0_31_5_5                  |    <0.001 |
|       RB_reg_0_31_6_6                  |    <0.001 |
|       RB_reg_0_31_7_7                  |    <0.001 |
|       RB_reg_0_31_8_8                  |    <0.001 |
|       RB_reg_0_31_9_9                  |    <0.001 |
|     flip_group                         |    <0.001 |
|     get_interrupt                      |    <0.001 |
|     interrupt_control                  |    <0.001 |
|     logical_group                      |    <0.001 |
|     prog_count                         |    <0.001 |
|     reg_and_flag_enables               |    <0.001 |
|     shift_group                        |    <0.001 |
|     shift_serial                       |    <0.001 |
|     stack_control                      |    <0.001 |
|     stack_memory                       |    <0.001 |
|       bus_width_loop[0].stack_ram_bit  |    <0.001 |
|       bus_width_loop[10].stack_ram_bit |    <0.001 |
|       bus_width_loop[1].stack_ram_bit  |    <0.001 |
|       bus_width_loop[2].stack_ram_bit  |    <0.001 |
|       bus_width_loop[3].stack_ram_bit  |    <0.001 |
|       bus_width_loop[4].stack_ram_bit  |    <0.001 |
|       bus_width_loop[5].stack_ram_bit  |    <0.001 |
|       bus_width_loop[6].stack_ram_bit  |    <0.001 |
|       bus_width_loop[7].stack_ram_bit  |    <0.001 |
|       bus_width_loop[8].stack_ram_bit  |    <0.001 |
|       bus_width_loop[9].stack_ram_bit  |    <0.001 |
|     zero_logic                         |    <0.001 |
|   program                              |     0.004 |
|   secded_ram_core                      |    <0.001 |
|     ram_mem_reg_0_15_0_0               |    <0.001 |
|     ram_mem_reg_0_15_10_10             |    <0.001 |
|     ram_mem_reg_0_15_11_11             |    <0.001 |
|     ram_mem_reg_0_15_12_12             |    <0.001 |
|     ram_mem_reg_0_15_13_13             |    <0.001 |
|     ram_mem_reg_0_15_14_14             |    <0.001 |
|     ram_mem_reg_0_15_15_15             |    <0.001 |
|     ram_mem_reg_0_15_16_16             |    <0.001 |
|     ram_mem_reg_0_15_17_17             |    <0.001 |
|     ram_mem_reg_0_15_18_18             |    <0.001 |
|     ram_mem_reg_0_15_19_19             |    <0.001 |
|     ram_mem_reg_0_15_1_1               |    <0.001 |
|     ram_mem_reg_0_15_20_20             |    <0.001 |
|     ram_mem_reg_0_15_21_21             |    <0.001 |
|     ram_mem_reg_0_15_22_22             |    <0.001 |
|     ram_mem_reg_0_15_23_23             |    <0.001 |
|     ram_mem_reg_0_15_24_24             |    <0.001 |
|     ram_mem_reg_0_15_25_25             |    <0.001 |
|     ram_mem_reg_0_15_26_26             |    <0.001 |
|     ram_mem_reg_0_15_27_27             |    <0.001 |
|     ram_mem_reg_0_15_28_28             |    <0.001 |
|     ram_mem_reg_0_15_29_29             |    <0.001 |
|     ram_mem_reg_0_15_2_2               |    <0.001 |
|     ram_mem_reg_0_15_30_30             |    <0.001 |
|     ram_mem_reg_0_15_31_31             |    <0.001 |
|     ram_mem_reg_0_15_32_32             |    <0.001 |
|     ram_mem_reg_0_15_33_33             |    <0.001 |
|     ram_mem_reg_0_15_34_34             |    <0.001 |
|     ram_mem_reg_0_15_35_35             |    <0.001 |
|     ram_mem_reg_0_15_36_36             |    <0.001 |
|     ram_mem_reg_0_15_37_37             |    <0.001 |
|     ram_mem_reg_0_15_38_38             |    <0.001 |
|     ram_mem_reg_0_15_3_3               |    <0.001 |
|     ram_mem_reg_0_15_4_4               |    <0.001 |
|     ram_mem_reg_0_15_5_5               |    <0.001 |
|     ram_mem_reg_0_15_6_6               |    <0.001 |
|     ram_mem_reg_0_15_7_7               |    <0.001 |
|     ram_mem_reg_0_15_8_8               |    <0.001 |
|     ram_mem_reg_0_15_9_9               |    <0.001 |
+----------------------------------------+-----------+


