# 100-Days-of-RTL
I am Sekhar Panda, a passionate VLSI enthusiast. I used Modelsim and Intel Quartus Prime for simulation and synthesis purposes. I am a trained fresher in the Design Verification domain.

List of Day wise RTL codes:

Day 1 : Clock Divider

Day 2 : Johnson Counter

Day 3: Ring Counter

Day 4: 5 Input Majority Circuit

Day 5: Parity Generator

Day 6: Binary to One Hot Encoder

Day 7: 4-bit BCD Synchronous Counter

Day 8: 4-bit Carry LookAhead Adder

Day 9: N-bit Comparator

Day 10: Serial in Serial Out Shift Register

Day 11: Serial in Parallel Out Shift Register

Day 12: Parallel in Parallel Out Register

Day 13: Parallel In Serial Out Register

Day 14: Bidirection Shift Register

Day 15: PRBS Sequence Generator

Day 16: 8-Bit Subtractor

Day 17: 8-Bit Adder/Subtractor

Day 18: 4-bit Multiplier

Day 19: Fixed Point Division

Day 20: Master Slave JK Flip Flop

Day 21: Positive Edge Detector

Day 22: BCD adder

Day 23: 4-bit Carry Select Adder

Day 24: Moore FSM 1010 Sequence detector

Day 25: N:1 Mux

Day 26: BCD TimeCount

Day 27: 3-1 Mux

Day 28: BCD to Seven Segment Display

Day 29: D Latch using 2:1 MUX

Day 30: 8-Bit Barrel Shifter

Day 31: 1-bit Comparator using 4X1 Mux

Day 32: Logical, Algebraic, and Rotate Shift Operations

Day 33: ALU

Day 34: 4-Bit Asynchronous Down Counter

Day 35: Mod-N UpDown Counter

Day 36: Universal Binary Counter

Day 37: Universal Shift Register

Day 38: CN( Change-No change Flipflop) using 2:1 Mux

Day 39: Frequency divider by odd Numbers

Day 40: Greatest Common Divisor using Behavioural Modelling

Day 41: Greatest Common Divisor via FSM

Day 42: Single Port RAM

Day 43: Dual Port RAM

Day 44: Clock Buffer

Day 45: Synchronous FIFO

Day 46: Priority Encoder

Day 47: Seven Segment Display Using ROM

Day 48: Serial Adder

Day 49: Fixed Priority Arbiter

Day 50: Round Robin Arbiter

                                                       //SystemVerilog

Day 51: TB Hello World 

Day 52: TB LOgic Data Type 

Day 53: TB Unpacked Struct Data Type

Day 54:TB Packed Struct Data Type

Day 55: TB Arrays

Day 56: TB Functions

Day 57: TB Tasks

Day 58: TB Interfaces

Day 59: TB Object Assignment & Shallow Copy Methods

Day 60: TB Deep Copy Method

Day 61: TB Inheritance

Day 62: TB Polymorphism 

Day 63: TB to Verify Static Function and FUnction Static Methods

Day 64: TB to verify Parameterized Class

Day 65: TB to verify Randomization

Day 66: TB Interface to Verify Clocking Blocks

Day 67: TB Fork-Join None

Day 68: TB Fork- Join

Day 69: TB Fork - Join Any

Day 70: TB Events

Day 71 : TB Mailbox Example-1 

Day 72: TB for Sending Transaction Data with Mailbox

Day 73: TB Parameterized Mailbox

Day 74: TB Semaphore

Day 75- TB Wait Fork

Day 76- TB Automatic Variables

Day 77: TB to Verify D-Flipflop 

Day 78 :TB to Verify Half Adder

Day 79: TB to Verify Full adder

Day 80: TB to Verify 4:1 Multiplexer

Day 81: TB to Verify Full Subtractor 

day 82: TB to Verify 3:8 Decoder

Day 83: TB to Verify Priority Encoder 

Day 84: TB to Verify 1:4 Demultiplexer 

Day 85 : TB to Verify FIFO 

Day 86: TB to Verify Binary to Gray Converter

Day 87: TB to Verify Gray to Binary Converter

Day 88: TB to Verify Tristate Buffer

Day 89: TB to Verify T-Flipflop

Day 90: TB to Verify ALU 

Day 91- TB to Verify Self Reloading Counter

Day 92" TB to Verify Priority Arbiter 
Day 93 : Constraint to generate the below pattern in dynamic array ? 0 1 0 2 0 3 0 4 0 5 0 

Day 94 : Constraint for 2D 3D for dynamic array to print consecutive elements

Day 95 : Identify how many number of zeros count in an array / number of ones count in an array

Day 96: TB Constraint to generate a pattern 0102030405

Day 97: TB Constraint to generate unique numbers between 99 to 100 

Day 98: TB Constraint to Generate Pattern 0, 2, 1, 3, 4, 6, 5, 7, 8 

Day 99: TB to Verify CoverGroup in Functional Coverage 

Day 100: Functional Coverage 
