# VSD Hardware Design Program

Welcome to my journey through the VSD-HDP program! Below are links to my day-wise progress and learnings.

## ðŸ”½ Links to Detailed Logs

| Day # | Topic(s) Covered | Status |
|---|---|---|
| [Day 0](Day0/README.md) | Tools Installation | ![](https://progress-bar.dev/100/?title=done) |
| [Day 1](Day1/README.md) | Introduction to Verilog RTL design and Synthesis | ![](https://progress-bar.dev/100/?title=done) |
| [Day 2](Day2/README.md) | Timing libs, hierarchical vs flat synthesis and efficient flop coding styles | ![](https://progress-bar.dev/100/?title=done) |
| [Day 3](Day3/README.md) | Combinational and sequential optimizations | ![](https://progress-bar.dev/100/?title=done) |
| [Day 4](Day4/README.md) | GLS, blocking vs non-blocking and Synthesis-Simulation mismatch | ![](https://progress-bar.dev/100/?title=done) |
| [Day 5](Day5/README.md) | VSDBabySoC Design and Modeling | ![](https://progress-bar.dev/100/?title=done) |
| [Day 6](Day6/README.md) | VSDBabySoC Post-Synthesis Simulation | ![](https://progress-bar.dev/100/?title=done) |
| [Day 7](Day7/README.md) | Timing Graphs using openSTA | ![](https://progress-bar.dev/100/?title=done) |
| [Day 8](Day8/README.md) | CMOS Circuit Design and SPICE Simulations | ![](https://progress-bar.dev/100/?title=done) |
| [Day 9](Day9/README.md) | Velocity Saturation and basics of CMOS inverter VTC | ![](https://progress-bar.dev/100/?title=done) |
| [Day 10](Day10/README.md) | CMOS Switching threshold and dynamic simulations | ![](https://progress-bar.dev/50/?title=in%20progress) |
