// Seed: 2064588996
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    output logic id_6
);
  assign id_6 = 1;
  logic id_7, id_8;
  logic id_9;
  logic id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  output id_2;
  output id_1;
  logic id_7 = id_7;
  logic id_8 = 1 && id_7;
  logic id_9 = 1, id_10;
endmodule
