#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jan  3 21:06:20 2024
# Process ID: 1672
# Current directory: D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.runs/bluex_v_2_1_reg_heap_id_0_0_synth_1
# Command line: vivado.exe -log bluex_v_2_1_reg_heap_id_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bluex_v_2_1_reg_heap_id_0_0.tcl
# Log file: D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.runs/bluex_v_2_1_reg_heap_id_0_0_synth_1/bluex_v_2_1_reg_heap_id_0_0.vds
# Journal file: D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.runs/bluex_v_2_1_reg_heap_id_0_0_synth_1\vivado.jou
# Running On: DESKTOP-50PL36L, OS: Windows, CPU Frequency: 1896 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
source bluex_v_2_1_reg_heap_id_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 471.059 ; gain = 186.406
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MyWorks/Programs/Verilog/vivado/cpu_test/ip_repo/bluex_v_2_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MyWorks/Programs/Verilog/vivado/bluex_update/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/XILINX/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:bluex_v_2_1:1.0'. The one found in IP location 'd:/MyWorks/Programs/Verilog/vivado/cpu_test/ip_repo/bluex_v_2_1' will take precedence over the same IP in location d:/MyWorks/Programs/Verilog/vivado/bluex_update/ip
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bluex_v_2_1_reg_heap_id_0_0
Command: synth_design -top bluex_v_2_1_reg_heap_id_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10080
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 929.254 ; gain = 440.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bluex_v_2_1_reg_heap_id_0_0' [d:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.gen/sources_1/bd/bluex_v_2_1/ip/bluex_v_2_1_reg_heap_id_0_0/synth/bluex_v_2_1_reg_heap_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'reg_heap_id' [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/reg_heap_id.v:4]
WARNING: [Synth 8-324] index 32 out of range [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/reg_heap_id.v:42]
INFO: [Synth 8-6155] done synthesizing module 'reg_heap_id' (0#1) [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/reg_heap_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_v_2_1_reg_heap_id_0_0' (0#1) [d:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.gen/sources_1/bd/bluex_v_2_1/ip/bluex_v_2_1_reg_heap_id_0_0/synth/bluex_v_2_1_reg_heap_id_0_0.v:53]
WARNING: [Synth 8-3848] Net wr_en_o in module/entity reg_heap_id does not have driver. [D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.srcs/sources_1/new/reg_heap_id.v:19]
WARNING: [Synth 8-7129] Port wr_en_o in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_en_t in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[31] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[30] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[29] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[28] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[27] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[26] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[25] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[24] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[23] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[22] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[21] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[20] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[19] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[18] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[17] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[16] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[15] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[14] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[13] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[12] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[11] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[10] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[9] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[8] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[7] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[6] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[5] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[4] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[3] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[2] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[1] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[0] in module reg_heap_id is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.262 ; gain = 551.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.262 ; gain = 551.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.262 ; gain = 551.434
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.262 ; gain = 551.434
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port wr_en_o in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_en_t in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[31] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[30] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[29] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[28] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[27] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[26] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[25] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[24] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[23] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[22] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[21] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[20] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[19] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[18] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[17] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[16] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[15] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[14] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[13] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[12] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[11] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[10] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[9] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[8] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[7] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[6] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[5] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[4] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[3] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[2] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[1] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[0] in module reg_heap_id is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1336.043 ; gain = 847.215
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1344.914 ; gain = 856.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1344.914 ; gain = 856.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1344.914 ; gain = 856.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1344.914 ; gain = 856.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1344.914 ; gain = 856.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1344.914 ; gain = 856.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1344.914 ; gain = 856.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1344.914 ; gain = 856.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     5|
|3     |LUT2   |    34|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |    98|
|7     |LUT6   |   804|
|8     |MUXF7  |   384|
|9     |FDCE   |  1019|
|10    |FDPE   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |  2371|
|2     |  inst   |reg_heap_id |  2371|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1344.914 ; gain = 856.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1344.914 ; gain = 856.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1344.914 ; gain = 856.086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1356.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 392 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'bluex_v_2_1_reg_heap_id_0_0' is not ideal for floorplanning, since the cellview 'reg_heap_id' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1364.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8f01e990
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1364.629 ; gain = 879.781
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1668.527 ; gain = 0.055
INFO: [Common 17-1381] The checkpoint 'D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.runs/bluex_v_2_1_reg_heap_id_0_0_synth_1/bluex_v_2_1_reg_heap_id_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1668.527 ; gain = 303.898
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bluex_v_2_1_reg_heap_id_0_0, cache-ID = 8d2ab59b08ff4fa4
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1670.867 ; gain = 0.027
INFO: [Common 17-1381] The checkpoint 'D:/MyWorks/Programs/Verilog/vivado/bluex_update/bluex_update.runs/bluex_v_2_1_reg_heap_id_0_0_synth_1/bluex_v_2_1_reg_heap_id_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bluex_v_2_1_reg_heap_id_0_0_utilization_synth.rpt -pb bluex_v_2_1_reg_heap_id_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  3 21:06:57 2024...
