cocci_test_suite() {
	uint32_t *cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 64 */;
	dma_addr_t cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 63 */;
	int cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 446 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 445 */;
	struct msm_drm_private *cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 444 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 439 */;
	const struct msm_gpu_perfcntr cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 435 */[];
	const struct adreno_gpu_funcs cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 415 */;
	const unsigned int cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 405 */[REG_ADRENO_REGISTER_MAX];
	struct msm_gpu_state *cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 390 */;
	const unsigned int cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 291 */[];
	uint32_t cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 254 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 252 */;
	bool cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 234 */;
	struct a2xx_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 225 */;
	struct adreno_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 224 */;
	struct msm_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 222 */;
	void cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 222 */;
	struct msm_ringbuffer *cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 15 */;
	bool cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 11 */(struct msm_gpu *gpu);
	void cocci_id/* drivers/gpu/drm/msm/adreno/a2xx_gpu.c 10 */(struct msm_gpu *gpu);
}
