Simulator report for MIPS32
Thu Aug 14 21:28:37 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 230 nodes    ;
; Simulation Coverage         ;      17.99 % ;
; Total Number of Transitions ; 438          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                        ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                                         ; Timing        ;
; Start time                                                                                 ; 0 ns                                                           ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                            ;               ;
; Vector input source                                                                        ; C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_testing.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                             ; On            ;
; Check outputs                                                                              ; Off                                                            ; Off           ;
; Report simulation coverage                                                                 ; On                                                             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                             ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                             ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                             ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                            ; Off           ;
; Detect glitches                                                                            ; Off                                                            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                            ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                            ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                             ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                     ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                           ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+-----------------------------------------------------------------------------------------------------------------------------------+
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      17.99 % ;
; Total nodes checked                                 ; 230          ;
; Total output ports checked                          ; 289          ;
; Total output ports with complete 1/0-value coverage ; 52           ;
; Total output ports with no 1/0-value coverage       ; 234          ;
; Total output ports with no 1-value coverage         ; 234          ;
; Total output ports with no 0-value coverage         ; 237          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                            ; Output Port Name                                                         ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]      ; portadataout1    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]      ; portadataout2    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]      ; portadataout3    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]      ; portadataout4    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]      ; portadataout5    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]     ; portadataout2    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]     ; portadataout6    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]     ; portadataout8    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28]     ; portadataout10   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]     ; portadataout12   ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[2]~0                                                                                        ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[2]~0                            ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[2]~0                                                                                        ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[2]~1                            ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[3]~2                                                                                        ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[3]~2                            ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[3]~2                                                                                        ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[3]~3                            ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[4]~4                                                                                        ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[4]~4                            ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[4]~4                                                                                        ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[4]~5                            ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[5]~6                                                                                        ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[5]~6                            ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[5]~6                                                                                        ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[5]~7                            ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[6]~8                                                                                        ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[6]~8                            ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[6]~8                                                                                        ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[6]~9                            ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[7]~10                                                                                       ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[7]~10                           ; combout          ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]        ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]        ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]        ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]        ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                     ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                     ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                     ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                     ; regout           ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[2]~0                                                                                          ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[2]~0                              ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[3]~1                                                                                          ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[3]~1                              ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[4]~2                                                                                          ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[4]~2                              ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[5]~3                                                                                          ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[5]~3                              ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[6]~4                                                                                          ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[6]~4                              ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[7]~5                                                                                          ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[7]~5                              ; combout          ;
; |MIPS32|Instruction_ID[1]                                                                                                            ; |MIPS32|Instruction_ID[1]                                                ; padio            ;
; |MIPS32|Instruction_ID[2]                                                                                                            ; |MIPS32|Instruction_ID[2]                                                ; padio            ;
; |MIPS32|Instruction_ID[3]                                                                                                            ; |MIPS32|Instruction_ID[3]                                                ; padio            ;
; |MIPS32|Instruction_ID[4]                                                                                                            ; |MIPS32|Instruction_ID[4]                                                ; padio            ;
; |MIPS32|Instruction_ID[5]                                                                                                            ; |MIPS32|Instruction_ID[5]                                                ; padio            ;
; |MIPS32|Instruction_ID[20]                                                                                                           ; |MIPS32|Instruction_ID[20]                                               ; padio            ;
; |MIPS32|Instruction_ID[24]                                                                                                           ; |MIPS32|Instruction_ID[24]                                               ; padio            ;
; |MIPS32|Instruction_ID[26]                                                                                                           ; |MIPS32|Instruction_ID[26]                                               ; padio            ;
; |MIPS32|Instruction_ID[28]                                                                                                           ; |MIPS32|Instruction_ID[28]                                               ; padio            ;
; |MIPS32|Instruction_ID[30]                                                                                                           ; |MIPS32|Instruction_ID[30]                                               ; padio            ;
; |MIPS32|PC_Plus_4_ID[2]                                                                                                              ; |MIPS32|PC_Plus_4_ID[2]                                                  ; padio            ;
; |MIPS32|PC_Plus_4_ID[3]                                                                                                              ; |MIPS32|PC_Plus_4_ID[3]                                                  ; padio            ;
; |MIPS32|PC_Plus_4_ID[4]                                                                                                              ; |MIPS32|PC_Plus_4_ID[4]                                                  ; padio            ;
; |MIPS32|PC_Plus_4_ID[5]                                                                                                              ; |MIPS32|PC_Plus_4_ID[5]                                                  ; padio            ;
; |MIPS32|CLOCK_50                                                                                                                     ; |MIPS32|CLOCK_50~corein                                                  ; combout          ;
; |MIPS32|CLOCK_50~clkctrl                                                                                                             ; |MIPS32|CLOCK_50~clkctrl                                                 ; outclk           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder                                                             ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                            ; Output Port Name                                                         ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]      ; portadataout0    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]      ; portadataout6    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]      ; portadataout7    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]      ; portadataout8    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]      ; portadataout9    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10]     ; portadataout10   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11]     ; portadataout11   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12]     ; portadataout12   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13]     ; portadataout13   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14]     ; portadataout14   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15]     ; portadataout15   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]     ; portadataout16   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]     ; portadataout17   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]     ; portadataout0    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]     ; portadataout1    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21]     ; portadataout3    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]     ; portadataout4    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23]     ; portadataout5    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]     ; portadataout7    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]     ; portadataout9    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]     ; portadataout11   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]     ; portadataout13   ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[7]~10                                                                                       ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[7]~11                           ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[8]~12                                                                                       ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[8]~12                           ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[8]~12                                                                                       ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[8]~13                           ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[9]~14                                                                                       ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[9]~14                           ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[9]~14                                                                                       ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[9]~15                           ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[10]~16                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[10]~16                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[10]~16                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[10]~17                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[11]~18                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[11]~18                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[11]~18                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[11]~19                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[12]~20                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[12]~20                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[12]~20                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[12]~21                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[13]~22                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[13]~22                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[13]~22                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[13]~23                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[14]~24                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[14]~24                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[14]~24                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[14]~25                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[15]~26                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[15]~26                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[15]~26                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[15]~27                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[16]~28                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[16]~28                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[16]~28                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[16]~29                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[17]~30                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[17]~30                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[17]~30                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[17]~31                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[18]~32                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[18]~32                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[18]~32                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[18]~33                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[19]~34                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[19]~34                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[19]~34                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[19]~35                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[20]~36                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[20]~36                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[20]~36                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[20]~37                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[21]~38                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[21]~38                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[21]~38                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[21]~39                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[22]~40                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[22]~40                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[22]~40                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[22]~41                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[23]~42                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[23]~42                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[23]~42                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[23]~43                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[24]~44                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[24]~44                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[24]~44                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[24]~45                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[25]~46                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[25]~46                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[25]~46                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[25]~47                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[26]~48                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[26]~48                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[26]~48                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[26]~49                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[27]~50                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[27]~50                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[27]~50                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[27]~51                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[28]~52                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[28]~52                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[28]~52                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[28]~53                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[29]~54                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[29]~54                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[29]~54                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[29]~55                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[30]~56                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[30]~56                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[30]~56                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[30]~57                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[31]~58                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[31]~58                          ; combout          ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]        ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]        ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]        ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]        ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]        ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]       ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                     ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[1]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[1]                                     ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                     ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                     ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                     ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[17]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[17]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                    ; regout           ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[8]~6                                                                                          ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[8]~6                              ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[9]~7                                                                                          ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[9]~7                              ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[10]~8                                                                                         ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[10]~8                             ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[11]~9                                                                                         ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[11]~9                             ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[12]~10                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[12]~10                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[13]~11                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[13]~11                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[14]~12                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[14]~12                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[15]~13                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[15]~13                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[16]~14                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[16]~14                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[17]~15                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[17]~15                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[18]~16                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[18]~16                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[19]~17                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[19]~17                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[20]~18                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[20]~18                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[21]~19                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[21]~19                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[22]~20                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[22]~20                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[23]~21                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[23]~21                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[24]~22                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[24]~22                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[25]~23                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[25]~23                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[26]~24                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[26]~24                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[27]~25                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[27]~25                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[28]~26                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[28]~26                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[29]~27                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[29]~27                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[30]~28                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[30]~28                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[31]~29                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[31]~29                            ; combout          ;
; |MIPS32|Instruction_ID[0]                                                                                                            ; |MIPS32|Instruction_ID[0]                                                ; padio            ;
; |MIPS32|Instruction_ID[6]                                                                                                            ; |MIPS32|Instruction_ID[6]                                                ; padio            ;
; |MIPS32|Instruction_ID[7]                                                                                                            ; |MIPS32|Instruction_ID[7]                                                ; padio            ;
; |MIPS32|Instruction_ID[8]                                                                                                            ; |MIPS32|Instruction_ID[8]                                                ; padio            ;
; |MIPS32|Instruction_ID[9]                                                                                                            ; |MIPS32|Instruction_ID[9]                                                ; padio            ;
; |MIPS32|Instruction_ID[10]                                                                                                           ; |MIPS32|Instruction_ID[10]                                               ; padio            ;
; |MIPS32|Instruction_ID[11]                                                                                                           ; |MIPS32|Instruction_ID[11]                                               ; padio            ;
; |MIPS32|Instruction_ID[12]                                                                                                           ; |MIPS32|Instruction_ID[12]                                               ; padio            ;
; |MIPS32|Instruction_ID[13]                                                                                                           ; |MIPS32|Instruction_ID[13]                                               ; padio            ;
; |MIPS32|Instruction_ID[14]                                                                                                           ; |MIPS32|Instruction_ID[14]                                               ; padio            ;
; |MIPS32|Instruction_ID[15]                                                                                                           ; |MIPS32|Instruction_ID[15]                                               ; padio            ;
; |MIPS32|Instruction_ID[16]                                                                                                           ; |MIPS32|Instruction_ID[16]                                               ; padio            ;
; |MIPS32|Instruction_ID[17]                                                                                                           ; |MIPS32|Instruction_ID[17]                                               ; padio            ;
; |MIPS32|Instruction_ID[18]                                                                                                           ; |MIPS32|Instruction_ID[18]                                               ; padio            ;
; |MIPS32|Instruction_ID[19]                                                                                                           ; |MIPS32|Instruction_ID[19]                                               ; padio            ;
; |MIPS32|Instruction_ID[21]                                                                                                           ; |MIPS32|Instruction_ID[21]                                               ; padio            ;
; |MIPS32|Instruction_ID[22]                                                                                                           ; |MIPS32|Instruction_ID[22]                                               ; padio            ;
; |MIPS32|Instruction_ID[23]                                                                                                           ; |MIPS32|Instruction_ID[23]                                               ; padio            ;
; |MIPS32|Instruction_ID[25]                                                                                                           ; |MIPS32|Instruction_ID[25]                                               ; padio            ;
; |MIPS32|Instruction_ID[27]                                                                                                           ; |MIPS32|Instruction_ID[27]                                               ; padio            ;
; |MIPS32|Instruction_ID[29]                                                                                                           ; |MIPS32|Instruction_ID[29]                                               ; padio            ;
; |MIPS32|Instruction_ID[31]                                                                                                           ; |MIPS32|Instruction_ID[31]                                               ; padio            ;
; |MIPS32|PC_Plus_4_ID[0]                                                                                                              ; |MIPS32|PC_Plus_4_ID[0]                                                  ; padio            ;
; |MIPS32|PC_Plus_4_ID[1]                                                                                                              ; |MIPS32|PC_Plus_4_ID[1]                                                  ; padio            ;
; |MIPS32|PC_Plus_4_ID[7]                                                                                                              ; |MIPS32|PC_Plus_4_ID[7]                                                  ; padio            ;
; |MIPS32|PC_Plus_4_ID[8]                                                                                                              ; |MIPS32|PC_Plus_4_ID[8]                                                  ; padio            ;
; |MIPS32|PC_Plus_4_ID[9]                                                                                                              ; |MIPS32|PC_Plus_4_ID[9]                                                  ; padio            ;
; |MIPS32|PC_Plus_4_ID[10]                                                                                                             ; |MIPS32|PC_Plus_4_ID[10]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[11]                                                                                                             ; |MIPS32|PC_Plus_4_ID[11]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[12]                                                                                                             ; |MIPS32|PC_Plus_4_ID[12]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[13]                                                                                                             ; |MIPS32|PC_Plus_4_ID[13]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[14]                                                                                                             ; |MIPS32|PC_Plus_4_ID[14]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[15]                                                                                                             ; |MIPS32|PC_Plus_4_ID[15]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[16]                                                                                                             ; |MIPS32|PC_Plus_4_ID[16]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[17]                                                                                                             ; |MIPS32|PC_Plus_4_ID[17]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[18]                                                                                                             ; |MIPS32|PC_Plus_4_ID[18]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[19]                                                                                                             ; |MIPS32|PC_Plus_4_ID[19]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[20]                                                                                                             ; |MIPS32|PC_Plus_4_ID[20]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[21]                                                                                                             ; |MIPS32|PC_Plus_4_ID[21]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[22]                                                                                                             ; |MIPS32|PC_Plus_4_ID[22]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[23]                                                                                                             ; |MIPS32|PC_Plus_4_ID[23]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[24]                                                                                                             ; |MIPS32|PC_Plus_4_ID[24]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[25]                                                                                                             ; |MIPS32|PC_Plus_4_ID[25]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[26]                                                                                                             ; |MIPS32|PC_Plus_4_ID[26]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[27]                                                                                                             ; |MIPS32|PC_Plus_4_ID[27]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[28]                                                                                                             ; |MIPS32|PC_Plus_4_ID[28]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[29]                                                                                                             ; |MIPS32|PC_Plus_4_ID[29]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[30]                                                                                                             ; |MIPS32|PC_Plus_4_ID[30]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[31]                                                                                                             ; |MIPS32|PC_Plus_4_ID[31]                                                 ; padio            ;
; |MIPS32|Branch_Dest_MEM[0]                                                                                                           ; |MIPS32|Branch_Dest_MEM[0]~corein                                        ; combout          ;
; |MIPS32|PCSrc_MEM                                                                                                                    ; |MIPS32|PCSrc_MEM~corein                                                 ; combout          ;
; |MIPS32|Branch_Dest_MEM[1]                                                                                                           ; |MIPS32|Branch_Dest_MEM[1]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[2]                                                                                                           ; |MIPS32|Branch_Dest_MEM[2]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[3]                                                                                                           ; |MIPS32|Branch_Dest_MEM[3]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[4]                                                                                                           ; |MIPS32|Branch_Dest_MEM[4]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[5]                                                                                                           ; |MIPS32|Branch_Dest_MEM[5]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[6]                                                                                                           ; |MIPS32|Branch_Dest_MEM[6]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[7]                                                                                                           ; |MIPS32|Branch_Dest_MEM[7]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[8]                                                                                                           ; |MIPS32|Branch_Dest_MEM[8]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[9]                                                                                                           ; |MIPS32|Branch_Dest_MEM[9]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[10]                                                                                                          ; |MIPS32|Branch_Dest_MEM[10]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[11]                                                                                                          ; |MIPS32|Branch_Dest_MEM[11]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[12]                                                                                                          ; |MIPS32|Branch_Dest_MEM[12]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[13]                                                                                                          ; |MIPS32|Branch_Dest_MEM[13]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[14]                                                                                                          ; |MIPS32|Branch_Dest_MEM[14]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[15]                                                                                                          ; |MIPS32|Branch_Dest_MEM[15]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[16]                                                                                                          ; |MIPS32|Branch_Dest_MEM[16]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[17]                                                                                                          ; |MIPS32|Branch_Dest_MEM[17]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[18]                                                                                                          ; |MIPS32|Branch_Dest_MEM[18]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[19]                                                                                                          ; |MIPS32|Branch_Dest_MEM[19]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[20]                                                                                                          ; |MIPS32|Branch_Dest_MEM[20]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[21]                                                                                                          ; |MIPS32|Branch_Dest_MEM[21]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[22]                                                                                                          ; |MIPS32|Branch_Dest_MEM[22]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[23]                                                                                                          ; |MIPS32|Branch_Dest_MEM[23]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[24]                                                                                                          ; |MIPS32|Branch_Dest_MEM[24]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[25]                                                                                                          ; |MIPS32|Branch_Dest_MEM[25]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[26]                                                                                                          ; |MIPS32|Branch_Dest_MEM[26]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[27]                                                                                                          ; |MIPS32|Branch_Dest_MEM[27]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[28]                                                                                                          ; |MIPS32|Branch_Dest_MEM[28]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[29]                                                                                                          ; |MIPS32|Branch_Dest_MEM[29]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[30]                                                                                                          ; |MIPS32|Branch_Dest_MEM[30]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[31]                                                                                                          ; |MIPS32|Branch_Dest_MEM[31]~corein                                       ; combout          ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder                                                             ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder ; combout          ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder                                                             ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder ; combout          ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[0]~feeder                                                                                          ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[0]~feeder                              ; combout          ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[1]~feeder                                                                                          ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[1]~feeder                              ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                            ; Output Port Name                                                         ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]      ; portadataout0    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]      ; portadataout6    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]      ; portadataout7    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]      ; portadataout8    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]      ; portadataout9    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10]     ; portadataout10   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11]     ; portadataout11   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12]     ; portadataout12   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13]     ; portadataout13   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14]     ; portadataout14   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15]     ; portadataout15   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]     ; portadataout16   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0  ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]     ; portadataout17   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]     ; portadataout0    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]     ; portadataout1    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21]     ; portadataout3    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]     ; portadataout4    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23]     ; portadataout5    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]     ; portadataout7    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]     ; portadataout9    ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]     ; portadataout11   ;
; |MIPS32|IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a18 ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]     ; portadataout13   ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[7]~10                                                                                       ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[7]~11                           ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[8]~12                                                                                       ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[8]~12                           ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[8]~12                                                                                       ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[8]~13                           ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[9]~14                                                                                       ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[9]~14                           ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[9]~14                                                                                       ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[9]~15                           ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[10]~16                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[10]~16                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[10]~16                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[10]~17                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[11]~18                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[11]~18                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[11]~18                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[11]~19                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[12]~20                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[12]~20                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[12]~20                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[12]~21                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[13]~22                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[13]~22                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[13]~22                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[13]~23                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[14]~24                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[14]~24                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[14]~24                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[14]~25                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[15]~26                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[15]~26                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[15]~26                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[15]~27                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[16]~28                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[16]~28                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[16]~28                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[16]~29                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[17]~30                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[17]~30                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[17]~30                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[17]~31                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[18]~32                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[18]~32                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[18]~32                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[18]~33                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[19]~34                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[19]~34                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[19]~34                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[19]~35                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[20]~36                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[20]~36                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[20]~36                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[20]~37                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[21]~38                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[21]~38                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[21]~38                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[21]~39                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[22]~40                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[22]~40                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[22]~40                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[22]~41                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[23]~42                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[23]~42                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[23]~42                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[23]~43                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[24]~44                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[24]~44                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[24]~44                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[24]~45                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[25]~46                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[25]~46                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[25]~46                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[25]~47                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[26]~48                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[26]~48                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[26]~48                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[26]~49                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[27]~50                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[27]~50                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[27]~50                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[27]~51                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[28]~52                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[28]~52                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[28]~52                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[28]~53                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[29]~54                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[29]~54                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[29]~54                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[29]~55                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[30]~56                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[30]~56                          ; combout          ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[30]~56                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[30]~57                          ; cout             ;
; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[31]~58                                                                                      ; |MIPS32|IF_PC_Add:IF_PC_Add|PC_Plus_4_IF[31]~58                          ; combout          ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]        ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]        ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]        ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]        ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]        ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]                                                                    ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]        ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]       ; regout           ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]                                                                   ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]       ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                     ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[1]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[1]                                     ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                     ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                     ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                     ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                                                                                 ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                     ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[17]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[17]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                    ; regout           ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                                                                                ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                    ; regout           ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[8]~6                                                                                          ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[8]~6                              ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[9]~7                                                                                          ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[9]~7                              ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[10]~8                                                                                         ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[10]~8                             ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[11]~9                                                                                         ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[11]~9                             ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[12]~10                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[12]~10                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[13]~11                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[13]~11                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[14]~12                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[14]~12                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[15]~13                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[15]~13                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[16]~14                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[16]~14                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[17]~15                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[17]~15                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[18]~16                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[18]~16                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[19]~17                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[19]~17                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[20]~18                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[20]~18                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[21]~19                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[21]~19                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[22]~20                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[22]~20                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[23]~21                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[23]~21                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[24]~22                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[24]~22                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[25]~23                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[25]~23                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[26]~24                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[26]~24                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[27]~25                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[27]~25                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[28]~26                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[28]~26                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[29]~27                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[29]~27                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[30]~28                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[30]~28                            ; combout          ;
; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[31]~29                                                                                        ; |MIPS32|IF_PC_Mux:IF_PC_Mux|Next_PC_IF[31]~29                            ; combout          ;
; |MIPS32|Instruction_ID[0]                                                                                                            ; |MIPS32|Instruction_ID[0]                                                ; padio            ;
; |MIPS32|Instruction_ID[6]                                                                                                            ; |MIPS32|Instruction_ID[6]                                                ; padio            ;
; |MIPS32|Instruction_ID[7]                                                                                                            ; |MIPS32|Instruction_ID[7]                                                ; padio            ;
; |MIPS32|Instruction_ID[8]                                                                                                            ; |MIPS32|Instruction_ID[8]                                                ; padio            ;
; |MIPS32|Instruction_ID[9]                                                                                                            ; |MIPS32|Instruction_ID[9]                                                ; padio            ;
; |MIPS32|Instruction_ID[10]                                                                                                           ; |MIPS32|Instruction_ID[10]                                               ; padio            ;
; |MIPS32|Instruction_ID[11]                                                                                                           ; |MIPS32|Instruction_ID[11]                                               ; padio            ;
; |MIPS32|Instruction_ID[12]                                                                                                           ; |MIPS32|Instruction_ID[12]                                               ; padio            ;
; |MIPS32|Instruction_ID[13]                                                                                                           ; |MIPS32|Instruction_ID[13]                                               ; padio            ;
; |MIPS32|Instruction_ID[14]                                                                                                           ; |MIPS32|Instruction_ID[14]                                               ; padio            ;
; |MIPS32|Instruction_ID[15]                                                                                                           ; |MIPS32|Instruction_ID[15]                                               ; padio            ;
; |MIPS32|Instruction_ID[16]                                                                                                           ; |MIPS32|Instruction_ID[16]                                               ; padio            ;
; |MIPS32|Instruction_ID[17]                                                                                                           ; |MIPS32|Instruction_ID[17]                                               ; padio            ;
; |MIPS32|Instruction_ID[18]                                                                                                           ; |MIPS32|Instruction_ID[18]                                               ; padio            ;
; |MIPS32|Instruction_ID[19]                                                                                                           ; |MIPS32|Instruction_ID[19]                                               ; padio            ;
; |MIPS32|Instruction_ID[21]                                                                                                           ; |MIPS32|Instruction_ID[21]                                               ; padio            ;
; |MIPS32|Instruction_ID[22]                                                                                                           ; |MIPS32|Instruction_ID[22]                                               ; padio            ;
; |MIPS32|Instruction_ID[23]                                                                                                           ; |MIPS32|Instruction_ID[23]                                               ; padio            ;
; |MIPS32|Instruction_ID[25]                                                                                                           ; |MIPS32|Instruction_ID[25]                                               ; padio            ;
; |MIPS32|Instruction_ID[27]                                                                                                           ; |MIPS32|Instruction_ID[27]                                               ; padio            ;
; |MIPS32|Instruction_ID[29]                                                                                                           ; |MIPS32|Instruction_ID[29]                                               ; padio            ;
; |MIPS32|Instruction_ID[31]                                                                                                           ; |MIPS32|Instruction_ID[31]                                               ; padio            ;
; |MIPS32|PC_Plus_4_ID[0]                                                                                                              ; |MIPS32|PC_Plus_4_ID[0]                                                  ; padio            ;
; |MIPS32|PC_Plus_4_ID[1]                                                                                                              ; |MIPS32|PC_Plus_4_ID[1]                                                  ; padio            ;
; |MIPS32|PC_Plus_4_ID[6]                                                                                                              ; |MIPS32|PC_Plus_4_ID[6]                                                  ; padio            ;
; |MIPS32|PC_Plus_4_ID[7]                                                                                                              ; |MIPS32|PC_Plus_4_ID[7]                                                  ; padio            ;
; |MIPS32|PC_Plus_4_ID[8]                                                                                                              ; |MIPS32|PC_Plus_4_ID[8]                                                  ; padio            ;
; |MIPS32|PC_Plus_4_ID[9]                                                                                                              ; |MIPS32|PC_Plus_4_ID[9]                                                  ; padio            ;
; |MIPS32|PC_Plus_4_ID[10]                                                                                                             ; |MIPS32|PC_Plus_4_ID[10]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[11]                                                                                                             ; |MIPS32|PC_Plus_4_ID[11]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[12]                                                                                                             ; |MIPS32|PC_Plus_4_ID[12]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[13]                                                                                                             ; |MIPS32|PC_Plus_4_ID[13]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[14]                                                                                                             ; |MIPS32|PC_Plus_4_ID[14]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[15]                                                                                                             ; |MIPS32|PC_Plus_4_ID[15]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[16]                                                                                                             ; |MIPS32|PC_Plus_4_ID[16]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[17]                                                                                                             ; |MIPS32|PC_Plus_4_ID[17]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[18]                                                                                                             ; |MIPS32|PC_Plus_4_ID[18]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[19]                                                                                                             ; |MIPS32|PC_Plus_4_ID[19]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[20]                                                                                                             ; |MIPS32|PC_Plus_4_ID[20]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[21]                                                                                                             ; |MIPS32|PC_Plus_4_ID[21]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[22]                                                                                                             ; |MIPS32|PC_Plus_4_ID[22]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[23]                                                                                                             ; |MIPS32|PC_Plus_4_ID[23]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[24]                                                                                                             ; |MIPS32|PC_Plus_4_ID[24]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[25]                                                                                                             ; |MIPS32|PC_Plus_4_ID[25]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[26]                                                                                                             ; |MIPS32|PC_Plus_4_ID[26]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[27]                                                                                                             ; |MIPS32|PC_Plus_4_ID[27]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[28]                                                                                                             ; |MIPS32|PC_Plus_4_ID[28]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[29]                                                                                                             ; |MIPS32|PC_Plus_4_ID[29]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[30]                                                                                                             ; |MIPS32|PC_Plus_4_ID[30]                                                 ; padio            ;
; |MIPS32|PC_Plus_4_ID[31]                                                                                                             ; |MIPS32|PC_Plus_4_ID[31]                                                 ; padio            ;
; |MIPS32|Branch_Dest_MEM[0]                                                                                                           ; |MIPS32|Branch_Dest_MEM[0]~corein                                        ; combout          ;
; |MIPS32|PCSrc_MEM                                                                                                                    ; |MIPS32|PCSrc_MEM~corein                                                 ; combout          ;
; |MIPS32|Branch_Dest_MEM[1]                                                                                                           ; |MIPS32|Branch_Dest_MEM[1]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[2]                                                                                                           ; |MIPS32|Branch_Dest_MEM[2]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[3]                                                                                                           ; |MIPS32|Branch_Dest_MEM[3]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[4]                                                                                                           ; |MIPS32|Branch_Dest_MEM[4]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[5]                                                                                                           ; |MIPS32|Branch_Dest_MEM[5]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[6]                                                                                                           ; |MIPS32|Branch_Dest_MEM[6]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[7]                                                                                                           ; |MIPS32|Branch_Dest_MEM[7]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[8]                                                                                                           ; |MIPS32|Branch_Dest_MEM[8]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[9]                                                                                                           ; |MIPS32|Branch_Dest_MEM[9]~corein                                        ; combout          ;
; |MIPS32|Branch_Dest_MEM[10]                                                                                                          ; |MIPS32|Branch_Dest_MEM[10]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[11]                                                                                                          ; |MIPS32|Branch_Dest_MEM[11]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[12]                                                                                                          ; |MIPS32|Branch_Dest_MEM[12]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[13]                                                                                                          ; |MIPS32|Branch_Dest_MEM[13]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[14]                                                                                                          ; |MIPS32|Branch_Dest_MEM[14]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[15]                                                                                                          ; |MIPS32|Branch_Dest_MEM[15]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[16]                                                                                                          ; |MIPS32|Branch_Dest_MEM[16]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[17]                                                                                                          ; |MIPS32|Branch_Dest_MEM[17]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[18]                                                                                                          ; |MIPS32|Branch_Dest_MEM[18]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[19]                                                                                                          ; |MIPS32|Branch_Dest_MEM[19]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[20]                                                                                                          ; |MIPS32|Branch_Dest_MEM[20]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[21]                                                                                                          ; |MIPS32|Branch_Dest_MEM[21]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[22]                                                                                                          ; |MIPS32|Branch_Dest_MEM[22]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[23]                                                                                                          ; |MIPS32|Branch_Dest_MEM[23]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[24]                                                                                                          ; |MIPS32|Branch_Dest_MEM[24]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[25]                                                                                                          ; |MIPS32|Branch_Dest_MEM[25]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[26]                                                                                                          ; |MIPS32|Branch_Dest_MEM[26]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[27]                                                                                                          ; |MIPS32|Branch_Dest_MEM[27]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[28]                                                                                                          ; |MIPS32|Branch_Dest_MEM[28]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[29]                                                                                                          ; |MIPS32|Branch_Dest_MEM[29]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[30]                                                                                                          ; |MIPS32|Branch_Dest_MEM[30]~corein                                       ; combout          ;
; |MIPS32|Branch_Dest_MEM[31]                                                                                                          ; |MIPS32|Branch_Dest_MEM[31]~corein                                       ; combout          ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder                                                             ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder ; combout          ;
; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder                                                             ; |MIPS32|IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder ; combout          ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[0]~feeder                                                                                          ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[0]~feeder                              ; combout          ;
; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[1]~feeder                                                                                          ; |MIPS32|IF_PC_Reg:IF_PC_Reg|PC_IF[1]~feeder                              ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Thu Aug 14 21:28:36 2014
Info: Command: quartus_sim --simulation_results_format=VWF MIPS32 -c MIPS32
Info (324025): Using vector source file "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_testing.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      17.99 %
Info (328052): Number of transitions in simulation is 438
Info (324045): Vector file MIPS32.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 313 megabytes
    Info: Processing ended: Thu Aug 14 21:28:37 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


