

================================================================
== Vivado HLS Report for 'avg_pooling_layer1'
================================================================
* Date:           Tue Mar 31 00:33:08 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline_Unroll4
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.960|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1354|  1354|  1354|  1354|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                                                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |                                    Loop Name                                    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- avg_pooling_layer1_0_loop_avg_pooling_layer1_1_loop_avg_pooling_layer1_2_loop  |  1352|  1352|         4|          1|          1|  1350|    yes   |
        +---------------------------------------------------------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     483|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     102|
|Register         |        0|      -|     335|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     335|     713|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |fmap_2_fu_457_p2                |     +    |      0|  0|  12|           1|           3|
    |height_2_fu_513_p2              |     +    |      0|  0|  15|           2|           5|
    |indvar_flatten_next4_fu_451_p2  |     +    |      0|  0|  18|          11|           1|
    |indvar_flatten_op_fu_569_p2     |     +    |      0|  0|  15|           8|           1|
    |p_Val2_38_fu_809_p2             |     +    |      0|  0|  11|           9|           9|
    |ret_V_5_fu_765_p2               |     +    |      0|  0|  11|          10|          10|
    |ret_V_6_fu_789_p2               |     +    |      0|  0|  11|          10|          10|
    |ret_V_fu_743_p2                 |     +    |      0|  0|  16|           9|           9|
    |tmp1_fu_803_p2                  |     +    |      0|  0|  11|           9|           9|
    |tmp_374_fu_854_p2               |     +    |      0|  0|  11|           8|           8|
    |tmp_375_fu_624_p2               |     +    |      0|  0|  17|          10|          10|
    |tmp_377_fu_668_p2               |     +    |      0|  0|  17|          10|          10|
    |tmp_379_fu_699_p2               |     +    |      0|  0|  11|          13|          13|
    |tmp_380_fu_710_p2               |     +    |      0|  0|  11|          13|          13|
    |width_2_fu_563_p2               |     +    |      0|  0|  15|           5|           2|
    |p_neg_fu_955_p2                 |     -    |      0|  0|  17|           1|          10|
    |p_neg_t_fu_975_p2               |     -    |      0|  0|  16|           1|           9|
    |tmp_370_fu_605_p2               |     -    |      0|  0|  16|           9|           9|
    |tmp_372_fu_845_p2               |     -    |      0|  0|  11|           8|           8|
    |tmp_376_fu_646_p2               |     -    |      0|  0|  11|          13|          13|
    |tmp_378_fu_690_p2               |     -    |      0|  0|  11|          13|          13|
    |brmerge23_demorgan_fu_894_p2    |    and   |      0|  0|   6|           1|           1|
    |overflow_fu_888_p2              |    and   |      0|  0|   6|           1|           1|
    |underflow_fu_904_p2             |    and   |      0|  0|   6|           1|           1|
    |exitcond_flatten4_fu_445_p2     |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_flatten_fu_463_p2      |   icmp   |      0|  0|  11|           8|           6|
    |tmp_373_fu_501_p2               |   icmp   |      0|  0|  11|           5|           3|
    |brmerge21_fu_909_p2             |    or    |      0|  0|   6|           1|           1|
    |brmerge_fu_879_p2               |    or    |      0|  0|   6|           1|           1|
    |p_392_not_fu_915_p2             |    or    |      0|  0|   6|           1|           1|
    |tmp_40_fu_439_p2                |    or    |      0|  0|   6|           5|           1|
    |tmp_40_mid1_fu_652_p2           |    or    |      0|  0|   6|           5|           1|
    |tmp_42_mid_fu_507_p2            |    or    |      0|  0|   6|           1|           1|
    |height_mid_fu_469_p3            |  select  |      0|  0|   5|           1|           1|
    |indvar_flatten_next_fu_575_p3   |  select  |      0|  0|   8|           1|           1|
    |p_Val2_41_fu_935_p3             |  select  |      0|  0|   9|           1|           9|
    |p_mux_fu_921_p3                 |  select  |      0|  0|   9|           1|           8|
    |p_s_fu_928_p3                   |  select  |      0|  0|  10|           1|          10|
    |r_V_fu_999_p3                   |  select  |      0|  0|   9|           1|           9|
    |tmp_38_mid2_fu_537_p3           |  select  |      0|  0|   4|           1|           4|
    |tmp_38_mid_fu_493_p3            |  select  |      0|  0|   4|           1|           1|
    |tmp_39_mid2_fu_545_p3           |  select  |      0|  0|   5|           1|           5|
    |tmp_41_mid2_fu_657_p3           |  select  |      0|  0|   5|           1|           5|
    |tmp_41_mid_fu_615_p3            |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_v_fu_485_p3            |  select  |      0|  0|   3|           1|           3|
    |width_mid2_fu_519_p3            |  select  |      0|  0|   5|           1|           5|
    |width_mid_fu_477_p3             |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   6|           2|           1|
    |brmerge20_fu_898_p2             |    xor   |      0|  0|   6|           1|           2|
    |tmp_43_fu_883_p2                |    xor   |      0|  0|   6|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 483|         233|         274|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3          |   9|          2|    1|          2|
    |ap_phi_mux_fmap_phi_fu_389_p4    |   9|          2|    3|          6|
    |ap_phi_mux_height_phi_fu_411_p4  |   9|          2|    5|         10|
    |fmap_reg_385                     |   9|          2|    3|          6|
    |height_reg_407                   |   9|          2|    5|         10|
    |indvar_flatten4_reg_374          |   9|          2|   11|         22|
    |indvar_flatten_reg_396           |   9|          2|    8|         16|
    |width_reg_418                    |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 102|         22|   43|         88|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |exitcond_flatten4_reg_1027  |   1|   0|    1|          0|
    |exitcond_flatten_reg_1036   |   1|   0|    1|          0|
    |fmap_reg_385                |   3|   0|    3|          0|
    |height_2_reg_1055           |   5|   0|    5|          0|
    |height_reg_407              |   5|   0|    5|          0|
    |indvar_flatten4_reg_374     |  11|   0|   11|          0|
    |indvar_flatten_reg_396      |   8|   0|    8|          0|
    |p_Result_13_reg_1108        |   1|   0|    1|          0|
    |p_Result_s_reg_1096         |   1|   0|    1|          0|
    |p_Val2_38_reg_1102          |   9|   0|    9|          0|
    |tmp_144_reg_1071            |   4|   0|    4|          0|
    |tmp_2364_reg_1114           |   1|   0|    1|          0|
    |tmp_38_mid2_reg_1060        |   4|   0|    4|          0|
    |tmp_39_mid2_reg_1065        |   5|   0|    5|          0|
    |tmp_40_reg_1022             |   4|   0|    5|          1|
    |tmp_42_mid_reg_1050         |   1|   0|    1|          0|
    |tmp_mid2_v_reg_1041         |   3|   0|    3|          0|
    |width_reg_418               |   5|   0|    5|          0|
    |exitcond_flatten4_reg_1027  |  64|  32|    1|          0|
    |tmp_144_reg_1071            |  64|  32|    4|          0|
    |tmp_38_mid2_reg_1060        |  64|  32|    4|          0|
    |tmp_mid2_v_reg_1041         |  64|  32|    3|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 335| 128|   92|          1|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_done               | out |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | avg_pooling_layer1 | return value |
|input_V_address0      | out |   12|  ap_memory |       input_V      |     array    |
|input_V_ce0           | out |    1|  ap_memory |       input_V      |     array    |
|input_V_q0            |  in |   16|  ap_memory |       input_V      |     array    |
|input_V_address1      | out |   12|  ap_memory |       input_V      |     array    |
|input_V_ce1           | out |    1|  ap_memory |       input_V      |     array    |
|input_V_q1            |  in |   16|  ap_memory |       input_V      |     array    |
|output_0_V_address0   | out |    7|  ap_memory |     output_0_V     |     array    |
|output_0_V_ce0        | out |    1|  ap_memory |     output_0_V     |     array    |
|output_0_V_we0        | out |    1|  ap_memory |     output_0_V     |     array    |
|output_0_V_d0         | out |    9|  ap_memory |     output_0_V     |     array    |
|output_1_V_address0   | out |    7|  ap_memory |     output_1_V     |     array    |
|output_1_V_ce0        | out |    1|  ap_memory |     output_1_V     |     array    |
|output_1_V_we0        | out |    1|  ap_memory |     output_1_V     |     array    |
|output_1_V_d0         | out |    9|  ap_memory |     output_1_V     |     array    |
|output_2_V_address0   | out |    7|  ap_memory |     output_2_V     |     array    |
|output_2_V_ce0        | out |    1|  ap_memory |     output_2_V     |     array    |
|output_2_V_we0        | out |    1|  ap_memory |     output_2_V     |     array    |
|output_2_V_d0         | out |    9|  ap_memory |     output_2_V     |     array    |
|output_3_V_address0   | out |    7|  ap_memory |     output_3_V     |     array    |
|output_3_V_ce0        | out |    1|  ap_memory |     output_3_V     |     array    |
|output_3_V_we0        | out |    1|  ap_memory |     output_3_V     |     array    |
|output_3_V_d0         | out |    9|  ap_memory |     output_3_V     |     array    |
|output_4_V_address0   | out |    7|  ap_memory |     output_4_V     |     array    |
|output_4_V_ce0        | out |    1|  ap_memory |     output_4_V     |     array    |
|output_4_V_we0        | out |    1|  ap_memory |     output_4_V     |     array    |
|output_4_V_d0         | out |    9|  ap_memory |     output_4_V     |     array    |
|output_5_V_address0   | out |    7|  ap_memory |     output_5_V     |     array    |
|output_5_V_ce0        | out |    1|  ap_memory |     output_5_V     |     array    |
|output_5_V_we0        | out |    1|  ap_memory |     output_5_V     |     array    |
|output_5_V_d0         | out |    9|  ap_memory |     output_5_V     |     array    |
|output_6_V_address0   | out |    7|  ap_memory |     output_6_V     |     array    |
|output_6_V_ce0        | out |    1|  ap_memory |     output_6_V     |     array    |
|output_6_V_we0        | out |    1|  ap_memory |     output_6_V     |     array    |
|output_6_V_d0         | out |    9|  ap_memory |     output_6_V     |     array    |
|output_7_V_address0   | out |    7|  ap_memory |     output_7_V     |     array    |
|output_7_V_ce0        | out |    1|  ap_memory |     output_7_V     |     array    |
|output_7_V_we0        | out |    1|  ap_memory |     output_7_V     |     array    |
|output_7_V_d0         | out |    9|  ap_memory |     output_7_V     |     array    |
|output_8_V_address0   | out |    7|  ap_memory |     output_8_V     |     array    |
|output_8_V_ce0        | out |    1|  ap_memory |     output_8_V     |     array    |
|output_8_V_we0        | out |    1|  ap_memory |     output_8_V     |     array    |
|output_8_V_d0         | out |    9|  ap_memory |     output_8_V     |     array    |
|output_9_V_address0   | out |    7|  ap_memory |     output_9_V     |     array    |
|output_9_V_ce0        | out |    1|  ap_memory |     output_9_V     |     array    |
|output_9_V_we0        | out |    1|  ap_memory |     output_9_V     |     array    |
|output_9_V_d0         | out |    9|  ap_memory |     output_9_V     |     array    |
|output_10_V_address0  | out |    7|  ap_memory |     output_10_V    |     array    |
|output_10_V_ce0       | out |    1|  ap_memory |     output_10_V    |     array    |
|output_10_V_we0       | out |    1|  ap_memory |     output_10_V    |     array    |
|output_10_V_d0        | out |    9|  ap_memory |     output_10_V    |     array    |
|output_11_V_address0  | out |    7|  ap_memory |     output_11_V    |     array    |
|output_11_V_ce0       | out |    1|  ap_memory |     output_11_V    |     array    |
|output_11_V_we0       | out |    1|  ap_memory |     output_11_V    |     array    |
|output_11_V_d0        | out |    9|  ap_memory |     output_11_V    |     array    |
|output_12_V_address0  | out |    7|  ap_memory |     output_12_V    |     array    |
|output_12_V_ce0       | out |    1|  ap_memory |     output_12_V    |     array    |
|output_12_V_we0       | out |    1|  ap_memory |     output_12_V    |     array    |
|output_12_V_d0        | out |    9|  ap_memory |     output_12_V    |     array    |
|output_13_V_address0  | out |    7|  ap_memory |     output_13_V    |     array    |
|output_13_V_ce0       | out |    1|  ap_memory |     output_13_V    |     array    |
|output_13_V_we0       | out |    1|  ap_memory |     output_13_V    |     array    |
|output_13_V_d0        | out |    9|  ap_memory |     output_13_V    |     array    |
|output_14_V_address0  | out |    7|  ap_memory |     output_14_V    |     array    |
|output_14_V_ce0       | out |    1|  ap_memory |     output_14_V    |     array    |
|output_14_V_we0       | out |    1|  ap_memory |     output_14_V    |     array    |
|output_14_V_d0        | out |    9|  ap_memory |     output_14_V    |     array    |
+----------------------+-----+-----+------------+--------------------+--------------+

