<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\jared\OneDrive\Ayrscott\Projects\88bit\prelude\gowin\prelude\impl\gwsynthesis\prelude.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\jared\OneDrive\Ayrscott\Projects\88bit\prelude\gowin\prelude\src\prelude.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Dec 18 05:07:15 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>66</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>95</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>25</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">39.142(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-260.676</td>
<td>25</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.705</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/pc_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.670</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.678</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/pc_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.643</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.678</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/pc_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.643</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.678</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/pc_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.643</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.678</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/pc_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.643</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.559</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/pc_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.524</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.559</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/pc_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.524</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.462</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/pc_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.427</td>
</tr>
<tr>
<td>9</td>
<td>1.114</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.851</td>
</tr>
<tr>
<td>10</td>
<td>1.280</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.685</td>
</tr>
<tr>
<td>11</td>
<td>1.338</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.628</td>
</tr>
<tr>
<td>12</td>
<td>1.498</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.467</td>
</tr>
<tr>
<td>13</td>
<td>5.195</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[7]_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.770</td>
</tr>
<tr>
<td>14</td>
<td>5.195</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[7]_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.770</td>
</tr>
<tr>
<td>15</td>
<td>5.195</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[7]_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.770</td>
</tr>
<tr>
<td>16</td>
<td>5.195</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[7]_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.770</td>
</tr>
<tr>
<td>17</td>
<td>5.195</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[7]_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.770</td>
</tr>
<tr>
<td>18</td>
<td>5.195</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[7]_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.770</td>
</tr>
<tr>
<td>19</td>
<td>6.084</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.882</td>
</tr>
<tr>
<td>20</td>
<td>6.089</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.876</td>
</tr>
<tr>
<td>21</td>
<td>6.106</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.860</td>
</tr>
<tr>
<td>22</td>
<td>6.304</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.661</td>
</tr>
<tr>
<td>23</td>
<td>7.113</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[0]_ER_CL_s33/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.852</td>
</tr>
<tr>
<td>24</td>
<td>7.237</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.729</td>
</tr>
<tr>
<td>25</td>
<td>7.243</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.723</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.561</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/pc_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>2</td>
<td>0.825</td>
<td>prelude/pc_3_s0/Q</td>
<td>prelude/registers/register_file[0]_ER_CL_s27/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.836</td>
</tr>
<tr>
<td>3</td>
<td>0.892</td>
<td>prelude/registers/register_file[0]_ER_init_s3/Q</td>
<td>prelude/registers/register_file[0]_ER_init_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.903</td>
</tr>
<tr>
<td>4</td>
<td>0.955</td>
<td>prelude/registers/register_file[0]_ER_init_s1/Q</td>
<td>prelude/registers/register_file[0]_ER_init_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>5</td>
<td>0.959</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/pc_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.970</td>
</tr>
<tr>
<td>6</td>
<td>1.102</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/pc_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.113</td>
</tr>
<tr>
<td>7</td>
<td>1.115</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/registers/register_file[0]_ER_CL_s31/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.126</td>
</tr>
<tr>
<td>8</td>
<td>1.171</td>
<td>prelude/pc_4_s0/Q</td>
<td>prelude/pc_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.182</td>
</tr>
<tr>
<td>9</td>
<td>1.238</td>
<td>prelude/pc_7_s0/Q</td>
<td>prelude/pc_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.249</td>
</tr>
<tr>
<td>10</td>
<td>1.249</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/registers/register_file[0]_ER_CL_s33/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.260</td>
</tr>
<tr>
<td>11</td>
<td>1.277</td>
<td>prelude/pc_3_s0/Q</td>
<td>prelude/pc_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.288</td>
</tr>
<tr>
<td>12</td>
<td>1.285</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/pc_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.296</td>
</tr>
<tr>
<td>13</td>
<td>1.292</td>
<td>prelude/pc_5_s0/Q</td>
<td>prelude/pc_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.303</td>
</tr>
<tr>
<td>14</td>
<td>1.302</td>
<td>prelude/pc_7_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.312</td>
</tr>
<tr>
<td>15</td>
<td>1.307</td>
<td>prelude/pc_7_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>16</td>
<td>1.310</td>
<td>prelude/pc_3_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.320</td>
</tr>
<tr>
<td>17</td>
<td>1.312</td>
<td>prelude/pc_7_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.322</td>
</tr>
<tr>
<td>18</td>
<td>1.330</td>
<td>prelude/pc_3_s0/Q</td>
<td>prelude/registers/register_file[0]_ER_CL_s90/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.341</td>
</tr>
<tr>
<td>19</td>
<td>1.337</td>
<td>prelude/pc_7_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.347</td>
</tr>
<tr>
<td>20</td>
<td>1.337</td>
<td>prelude/pc_7_s0/Q</td>
<td>prelude/registers/register_file[0]_ER_CL_s29/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.348</td>
</tr>
<tr>
<td>21</td>
<td>1.454</td>
<td>prelude/pc_3_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.464</td>
</tr>
<tr>
<td>22</td>
<td>1.456</td>
<td>prelude/pc_7_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.466</td>
</tr>
<tr>
<td>23</td>
<td>1.459</td>
<td>prelude/pc_3_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.469</td>
</tr>
<tr>
<td>24</td>
<td>1.461</td>
<td>prelude/pc_3_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.471</td>
</tr>
<tr>
<td>25</td>
<td>1.463</td>
<td>prelude/pc_7_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.473</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/pc_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/pc_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/registers/register_file[0]_ER_CL_s29</td>
</tr>
<tr>
<td>6</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/registers/register_file[0]_ER_CL_s27</td>
</tr>
<tr>
<td>7</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/registers/register_file[7]_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/registers/register_file[7]_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/pc_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s119/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s119/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>prelude/decoder/src_a_Z_0_s0/I3</td>
</tr>
<tr>
<td>10.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_0_s0/F</td>
</tr>
<tr>
<td>10.754</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I0</td>
</tr>
<tr>
<td>11.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>11.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s125/I0</td>
</tr>
<tr>
<td>11.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s125/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s22/I0</td>
</tr>
<tr>
<td>12.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s22/F</td>
</tr>
<tr>
<td>12.882</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>prelude/registers/out_a_Z_2_s/I0</td>
</tr>
<tr>
<td>13.253</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">prelude/registers/out_a_Z_2_s/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C29[1][A]</td>
<td>prelude/alu/n58_s/I0</td>
</tr>
<tr>
<td>14.483</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n58_s/COUT</td>
</tr>
<tr>
<td>14.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[1][B]</td>
<td>prelude/alu/n57_s/CIN</td>
</tr>
<tr>
<td>14.518</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n57_s/COUT</td>
</tr>
<tr>
<td>14.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][A]</td>
<td>prelude/alu/n56_s/CIN</td>
</tr>
<tr>
<td>14.554</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n56_s/COUT</td>
</tr>
<tr>
<td>14.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][B]</td>
<td>prelude/alu/n55_s/CIN</td>
</tr>
<tr>
<td>14.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n55_s/COUT</td>
</tr>
<tr>
<td>14.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C30[0][A]</td>
<td>prelude/alu/n54_s/CIN</td>
</tr>
<tr>
<td>15.059</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n54_s/SUM</td>
</tr>
<tr>
<td>15.063</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>prelude/in_6_s8/I2</td>
</tr>
<tr>
<td>15.434</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C30[1][B]</td>
<td style=" background: #97FFFF;">prelude/in_6_s8/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>prelude/n87_s6/I0</td>
</tr>
<tr>
<td>16.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s6/F</td>
</tr>
<tr>
<td>16.648</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][B]</td>
<td>prelude/n87_s2/I0</td>
</tr>
<tr>
<td>17.101</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s2/F</td>
</tr>
<tr>
<td>17.770</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/n88_s0/I3</td>
</tr>
<tr>
<td>18.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">prelude/n88_s0/F</td>
</tr>
<tr>
<td>18.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.059, 56.791%; route: 4.378, 41.035%; tC2Q: 0.232, 2.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s119/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s119/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>prelude/decoder/src_a_Z_0_s0/I3</td>
</tr>
<tr>
<td>10.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_0_s0/F</td>
</tr>
<tr>
<td>10.754</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I0</td>
</tr>
<tr>
<td>11.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>11.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s125/I0</td>
</tr>
<tr>
<td>11.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s125/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s22/I0</td>
</tr>
<tr>
<td>12.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s22/F</td>
</tr>
<tr>
<td>12.882</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>prelude/registers/out_a_Z_2_s/I0</td>
</tr>
<tr>
<td>13.253</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">prelude/registers/out_a_Z_2_s/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C29[1][A]</td>
<td>prelude/alu/n58_s/I0</td>
</tr>
<tr>
<td>14.483</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n58_s/COUT</td>
</tr>
<tr>
<td>14.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[1][B]</td>
<td>prelude/alu/n57_s/CIN</td>
</tr>
<tr>
<td>14.518</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n57_s/COUT</td>
</tr>
<tr>
<td>14.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][A]</td>
<td>prelude/alu/n56_s/CIN</td>
</tr>
<tr>
<td>14.554</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n56_s/COUT</td>
</tr>
<tr>
<td>14.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][B]</td>
<td>prelude/alu/n55_s/CIN</td>
</tr>
<tr>
<td>14.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n55_s/COUT</td>
</tr>
<tr>
<td>14.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C30[0][A]</td>
<td>prelude/alu/n54_s/CIN</td>
</tr>
<tr>
<td>15.059</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n54_s/SUM</td>
</tr>
<tr>
<td>15.063</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>prelude/in_6_s8/I2</td>
</tr>
<tr>
<td>15.434</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C30[1][B]</td>
<td style=" background: #97FFFF;">prelude/in_6_s8/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>prelude/n87_s6/I0</td>
</tr>
<tr>
<td>16.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s6/F</td>
</tr>
<tr>
<td>16.648</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][B]</td>
<td>prelude/n87_s2/I0</td>
</tr>
<tr>
<td>17.101</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s2/F</td>
</tr>
<tr>
<td>17.544</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>prelude/n87_s0/I3</td>
</tr>
<tr>
<td>18.114</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">prelude/n87_s0/F</td>
</tr>
<tr>
<td>18.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>prelude/pc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.258, 58.802%; route: 4.153, 39.018%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s119/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s119/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>prelude/decoder/src_a_Z_0_s0/I3</td>
</tr>
<tr>
<td>10.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_0_s0/F</td>
</tr>
<tr>
<td>10.754</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I0</td>
</tr>
<tr>
<td>11.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>11.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s125/I0</td>
</tr>
<tr>
<td>11.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s125/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s22/I0</td>
</tr>
<tr>
<td>12.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s22/F</td>
</tr>
<tr>
<td>12.882</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>prelude/registers/out_a_Z_2_s/I0</td>
</tr>
<tr>
<td>13.253</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">prelude/registers/out_a_Z_2_s/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C29[1][A]</td>
<td>prelude/alu/n58_s/I0</td>
</tr>
<tr>
<td>14.483</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n58_s/COUT</td>
</tr>
<tr>
<td>14.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[1][B]</td>
<td>prelude/alu/n57_s/CIN</td>
</tr>
<tr>
<td>14.518</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n57_s/COUT</td>
</tr>
<tr>
<td>14.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][A]</td>
<td>prelude/alu/n56_s/CIN</td>
</tr>
<tr>
<td>14.554</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n56_s/COUT</td>
</tr>
<tr>
<td>14.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][B]</td>
<td>prelude/alu/n55_s/CIN</td>
</tr>
<tr>
<td>14.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n55_s/COUT</td>
</tr>
<tr>
<td>14.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C30[0][A]</td>
<td>prelude/alu/n54_s/CIN</td>
</tr>
<tr>
<td>15.059</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n54_s/SUM</td>
</tr>
<tr>
<td>15.063</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>prelude/in_6_s8/I2</td>
</tr>
<tr>
<td>15.434</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C30[1][B]</td>
<td style=" background: #97FFFF;">prelude/in_6_s8/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>prelude/n87_s6/I0</td>
</tr>
<tr>
<td>16.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s6/F</td>
</tr>
<tr>
<td>16.648</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][B]</td>
<td>prelude/n87_s2/I0</td>
</tr>
<tr>
<td>17.101</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s2/F</td>
</tr>
<tr>
<td>17.544</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>prelude/n93_s0/I3</td>
</tr>
<tr>
<td>18.114</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">prelude/n93_s0/F</td>
</tr>
<tr>
<td>18.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">prelude/pc_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>prelude/pc_1_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>prelude/pc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.258, 58.802%; route: 4.153, 39.018%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s119/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s119/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>prelude/decoder/src_a_Z_0_s0/I3</td>
</tr>
<tr>
<td>10.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_0_s0/F</td>
</tr>
<tr>
<td>10.754</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I0</td>
</tr>
<tr>
<td>11.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>11.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s125/I0</td>
</tr>
<tr>
<td>11.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s125/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s22/I0</td>
</tr>
<tr>
<td>12.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s22/F</td>
</tr>
<tr>
<td>12.882</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>prelude/registers/out_a_Z_2_s/I0</td>
</tr>
<tr>
<td>13.253</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">prelude/registers/out_a_Z_2_s/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C29[1][A]</td>
<td>prelude/alu/n58_s/I0</td>
</tr>
<tr>
<td>14.483</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n58_s/COUT</td>
</tr>
<tr>
<td>14.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[1][B]</td>
<td>prelude/alu/n57_s/CIN</td>
</tr>
<tr>
<td>14.518</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n57_s/COUT</td>
</tr>
<tr>
<td>14.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][A]</td>
<td>prelude/alu/n56_s/CIN</td>
</tr>
<tr>
<td>14.554</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n56_s/COUT</td>
</tr>
<tr>
<td>14.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][B]</td>
<td>prelude/alu/n55_s/CIN</td>
</tr>
<tr>
<td>14.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n55_s/COUT</td>
</tr>
<tr>
<td>14.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C30[0][A]</td>
<td>prelude/alu/n54_s/CIN</td>
</tr>
<tr>
<td>15.059</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n54_s/SUM</td>
</tr>
<tr>
<td>15.063</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>prelude/in_6_s8/I2</td>
</tr>
<tr>
<td>15.434</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C30[1][B]</td>
<td style=" background: #97FFFF;">prelude/in_6_s8/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>prelude/n87_s6/I0</td>
</tr>
<tr>
<td>16.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s6/F</td>
</tr>
<tr>
<td>16.648</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][B]</td>
<td>prelude/n87_s2/I0</td>
</tr>
<tr>
<td>17.101</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s2/F</td>
</tr>
<tr>
<td>17.544</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>prelude/n92_s0/I3</td>
</tr>
<tr>
<td>18.114</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">prelude/n92_s0/F</td>
</tr>
<tr>
<td>18.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>prelude/pc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.258, 58.802%; route: 4.153, 39.018%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s119/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s119/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>prelude/decoder/src_a_Z_0_s0/I3</td>
</tr>
<tr>
<td>10.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_0_s0/F</td>
</tr>
<tr>
<td>10.754</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I0</td>
</tr>
<tr>
<td>11.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>11.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s125/I0</td>
</tr>
<tr>
<td>11.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s125/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s22/I0</td>
</tr>
<tr>
<td>12.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s22/F</td>
</tr>
<tr>
<td>12.882</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>prelude/registers/out_a_Z_2_s/I0</td>
</tr>
<tr>
<td>13.253</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">prelude/registers/out_a_Z_2_s/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C29[1][A]</td>
<td>prelude/alu/n58_s/I0</td>
</tr>
<tr>
<td>14.483</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n58_s/COUT</td>
</tr>
<tr>
<td>14.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[1][B]</td>
<td>prelude/alu/n57_s/CIN</td>
</tr>
<tr>
<td>14.518</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n57_s/COUT</td>
</tr>
<tr>
<td>14.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][A]</td>
<td>prelude/alu/n56_s/CIN</td>
</tr>
<tr>
<td>14.554</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n56_s/COUT</td>
</tr>
<tr>
<td>14.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][B]</td>
<td>prelude/alu/n55_s/CIN</td>
</tr>
<tr>
<td>14.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n55_s/COUT</td>
</tr>
<tr>
<td>14.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C30[0][A]</td>
<td>prelude/alu/n54_s/CIN</td>
</tr>
<tr>
<td>15.059</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n54_s/SUM</td>
</tr>
<tr>
<td>15.063</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>prelude/in_6_s8/I2</td>
</tr>
<tr>
<td>15.434</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C30[1][B]</td>
<td style=" background: #97FFFF;">prelude/in_6_s8/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>prelude/n87_s6/I0</td>
</tr>
<tr>
<td>16.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s6/F</td>
</tr>
<tr>
<td>16.648</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][B]</td>
<td>prelude/n87_s2/I0</td>
</tr>
<tr>
<td>17.101</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s2/F</td>
</tr>
<tr>
<td>17.544</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>prelude/n91_s0/I3</td>
</tr>
<tr>
<td>18.114</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">prelude/n91_s0/F</td>
</tr>
<tr>
<td>18.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>prelude/pc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.258, 58.802%; route: 4.153, 39.018%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s119/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s119/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>prelude/decoder/src_a_Z_0_s0/I3</td>
</tr>
<tr>
<td>10.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_0_s0/F</td>
</tr>
<tr>
<td>10.754</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I0</td>
</tr>
<tr>
<td>11.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>11.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s125/I0</td>
</tr>
<tr>
<td>11.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s125/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s22/I0</td>
</tr>
<tr>
<td>12.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s22/F</td>
</tr>
<tr>
<td>12.882</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>prelude/registers/out_a_Z_2_s/I0</td>
</tr>
<tr>
<td>13.253</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">prelude/registers/out_a_Z_2_s/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C29[1][A]</td>
<td>prelude/alu/n58_s/I0</td>
</tr>
<tr>
<td>14.483</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n58_s/COUT</td>
</tr>
<tr>
<td>14.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[1][B]</td>
<td>prelude/alu/n57_s/CIN</td>
</tr>
<tr>
<td>14.518</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n57_s/COUT</td>
</tr>
<tr>
<td>14.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][A]</td>
<td>prelude/alu/n56_s/CIN</td>
</tr>
<tr>
<td>14.554</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n56_s/COUT</td>
</tr>
<tr>
<td>14.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][B]</td>
<td>prelude/alu/n55_s/CIN</td>
</tr>
<tr>
<td>14.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n55_s/COUT</td>
</tr>
<tr>
<td>14.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C30[0][A]</td>
<td>prelude/alu/n54_s/CIN</td>
</tr>
<tr>
<td>15.059</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n54_s/SUM</td>
</tr>
<tr>
<td>15.063</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>prelude/in_6_s8/I2</td>
</tr>
<tr>
<td>15.434</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C30[1][B]</td>
<td style=" background: #97FFFF;">prelude/in_6_s8/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>prelude/n87_s6/I0</td>
</tr>
<tr>
<td>16.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s6/F</td>
</tr>
<tr>
<td>16.648</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][B]</td>
<td>prelude/n87_s2/I0</td>
</tr>
<tr>
<td>17.101</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s2/F</td>
</tr>
<tr>
<td>17.533</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>prelude/n94_s1/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">prelude/n94_s1/F</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>prelude/pc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.150, 58.443%; route: 4.141, 39.352%; tC2Q: 0.232, 2.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s119/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s119/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>prelude/decoder/src_a_Z_0_s0/I3</td>
</tr>
<tr>
<td>10.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_0_s0/F</td>
</tr>
<tr>
<td>10.754</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I0</td>
</tr>
<tr>
<td>11.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>11.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s125/I0</td>
</tr>
<tr>
<td>11.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s125/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s22/I0</td>
</tr>
<tr>
<td>12.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s22/F</td>
</tr>
<tr>
<td>12.882</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>prelude/registers/out_a_Z_2_s/I0</td>
</tr>
<tr>
<td>13.253</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">prelude/registers/out_a_Z_2_s/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C29[1][A]</td>
<td>prelude/alu/n58_s/I0</td>
</tr>
<tr>
<td>14.483</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n58_s/COUT</td>
</tr>
<tr>
<td>14.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[1][B]</td>
<td>prelude/alu/n57_s/CIN</td>
</tr>
<tr>
<td>14.518</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n57_s/COUT</td>
</tr>
<tr>
<td>14.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][A]</td>
<td>prelude/alu/n56_s/CIN</td>
</tr>
<tr>
<td>14.554</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n56_s/COUT</td>
</tr>
<tr>
<td>14.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][B]</td>
<td>prelude/alu/n55_s/CIN</td>
</tr>
<tr>
<td>14.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n55_s/COUT</td>
</tr>
<tr>
<td>14.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C30[0][A]</td>
<td>prelude/alu/n54_s/CIN</td>
</tr>
<tr>
<td>15.059</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n54_s/SUM</td>
</tr>
<tr>
<td>15.063</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>prelude/in_6_s8/I2</td>
</tr>
<tr>
<td>15.434</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C30[1][B]</td>
<td style=" background: #97FFFF;">prelude/in_6_s8/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>prelude/n87_s6/I0</td>
</tr>
<tr>
<td>16.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s6/F</td>
</tr>
<tr>
<td>16.648</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][B]</td>
<td>prelude/n87_s2/I0</td>
</tr>
<tr>
<td>17.101</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s2/F</td>
</tr>
<tr>
<td>17.533</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>prelude/n90_s0/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">prelude/n90_s0/F</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>prelude/pc_4_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>prelude/pc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.150, 58.443%; route: 4.141, 39.352%; tC2Q: 0.232, 2.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s119/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s119/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>prelude/decoder/src_a_Z_0_s0/I3</td>
</tr>
<tr>
<td>10.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_0_s0/F</td>
</tr>
<tr>
<td>10.754</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I0</td>
</tr>
<tr>
<td>11.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>11.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s125/I0</td>
</tr>
<tr>
<td>11.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s125/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s22/I0</td>
</tr>
<tr>
<td>12.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s22/F</td>
</tr>
<tr>
<td>12.882</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>prelude/registers/out_a_Z_2_s/I0</td>
</tr>
<tr>
<td>13.253</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">prelude/registers/out_a_Z_2_s/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C29[1][A]</td>
<td>prelude/alu/n58_s/I0</td>
</tr>
<tr>
<td>14.483</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n58_s/COUT</td>
</tr>
<tr>
<td>14.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[1][B]</td>
<td>prelude/alu/n57_s/CIN</td>
</tr>
<tr>
<td>14.518</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n57_s/COUT</td>
</tr>
<tr>
<td>14.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][A]</td>
<td>prelude/alu/n56_s/CIN</td>
</tr>
<tr>
<td>14.554</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n56_s/COUT</td>
</tr>
<tr>
<td>14.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][B]</td>
<td>prelude/alu/n55_s/CIN</td>
</tr>
<tr>
<td>14.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n55_s/COUT</td>
</tr>
<tr>
<td>14.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C30[0][A]</td>
<td>prelude/alu/n54_s/CIN</td>
</tr>
<tr>
<td>15.059</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n54_s/SUM</td>
</tr>
<tr>
<td>15.063</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>prelude/in_6_s8/I2</td>
</tr>
<tr>
<td>15.434</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C30[1][B]</td>
<td style=" background: #97FFFF;">prelude/in_6_s8/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>prelude/n87_s6/I0</td>
</tr>
<tr>
<td>16.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s6/F</td>
</tr>
<tr>
<td>16.648</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[3][B]</td>
<td>prelude/n87_s2/I0</td>
</tr>
<tr>
<td>17.101</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n87_s2/F</td>
</tr>
<tr>
<td>17.527</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>prelude/n89_s0/I3</td>
</tr>
<tr>
<td>17.898</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">prelude/n89_s0/F</td>
</tr>
<tr>
<td>17.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>prelude/pc_5_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>prelude/pc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.059, 58.113%; route: 4.136, 39.662%; tC2Q: 0.232, 2.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s119/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s119/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>prelude/decoder/src_a_Z_0_s0/I3</td>
</tr>
<tr>
<td>10.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_0_s0/F</td>
</tr>
<tr>
<td>10.754</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I0</td>
</tr>
<tr>
<td>11.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>11.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s125/I0</td>
</tr>
<tr>
<td>11.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s125/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s22/I0</td>
</tr>
<tr>
<td>12.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s22/F</td>
</tr>
<tr>
<td>12.882</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>prelude/registers/out_a_Z_2_s/I0</td>
</tr>
<tr>
<td>13.253</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">prelude/registers/out_a_Z_2_s/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C29[1][A]</td>
<td>prelude/alu/n58_s/I0</td>
</tr>
<tr>
<td>14.483</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n58_s/COUT</td>
</tr>
<tr>
<td>14.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[1][B]</td>
<td>prelude/alu/n57_s/CIN</td>
</tr>
<tr>
<td>14.518</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n57_s/COUT</td>
</tr>
<tr>
<td>14.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][A]</td>
<td>prelude/alu/n56_s/CIN</td>
</tr>
<tr>
<td>14.554</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n56_s/COUT</td>
</tr>
<tr>
<td>14.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][B]</td>
<td>prelude/alu/n55_s/CIN</td>
</tr>
<tr>
<td>14.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n55_s/COUT</td>
</tr>
<tr>
<td>14.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C30[0][A]</td>
<td>prelude/alu/n54_s/CIN</td>
</tr>
<tr>
<td>14.624</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n54_s/COUT</td>
</tr>
<tr>
<td>14.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C30[0][B]</td>
<td>prelude/alu/n53_s/CIN</td>
</tr>
<tr>
<td>15.094</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n53_s/SUM</td>
</tr>
<tr>
<td>15.098</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][A]</td>
<td>prelude/in_7_s8/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C30[1][A]</td>
<td style=" background: #97FFFF;">prelude/in_7_s8/F</td>
</tr>
<tr>
<td>16.322</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.899, 55.354%; route: 3.720, 42.025%; tC2Q: 0.232, 2.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s119/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s119/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>prelude/decoder/src_a_Z_0_s0/I3</td>
</tr>
<tr>
<td>10.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_0_s0/F</td>
</tr>
<tr>
<td>10.754</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I0</td>
</tr>
<tr>
<td>11.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>11.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s125/I0</td>
</tr>
<tr>
<td>11.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s125/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s22/I0</td>
</tr>
<tr>
<td>12.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s22/F</td>
</tr>
<tr>
<td>12.882</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>prelude/registers/out_a_Z_2_s/I0</td>
</tr>
<tr>
<td>13.253</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">prelude/registers/out_a_Z_2_s/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C29[1][A]</td>
<td>prelude/alu/n58_s/I0</td>
</tr>
<tr>
<td>14.483</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n58_s/COUT</td>
</tr>
<tr>
<td>14.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[1][B]</td>
<td>prelude/alu/n57_s/CIN</td>
</tr>
<tr>
<td>14.518</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n57_s/COUT</td>
</tr>
<tr>
<td>14.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][A]</td>
<td>prelude/alu/n56_s/CIN</td>
</tr>
<tr>
<td>14.554</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n56_s/COUT</td>
</tr>
<tr>
<td>14.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][B]</td>
<td>prelude/alu/n55_s/CIN</td>
</tr>
<tr>
<td>14.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n55_s/COUT</td>
</tr>
<tr>
<td>14.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C30[0][A]</td>
<td>prelude/alu/n54_s/CIN</td>
</tr>
<tr>
<td>14.624</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n54_s/COUT</td>
</tr>
<tr>
<td>14.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C30[0][B]</td>
<td>prelude/alu/n53_s/CIN</td>
</tr>
<tr>
<td>15.094</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n53_s/SUM</td>
</tr>
<tr>
<td>15.098</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][A]</td>
<td>prelude/in_7_s8/I2</td>
</tr>
<tr>
<td>15.653</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C30[1][A]</td>
<td style=" background: #97FFFF;">prelude/in_7_s8/F</td>
</tr>
<tr>
<td>16.156</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.899, 56.413%; route: 3.554, 40.916%; tC2Q: 0.232, 2.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s119/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s119/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>prelude/decoder/src_a_Z_0_s0/I3</td>
</tr>
<tr>
<td>10.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_0_s0/F</td>
</tr>
<tr>
<td>10.754</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I0</td>
</tr>
<tr>
<td>11.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>11.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s125/I0</td>
</tr>
<tr>
<td>11.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s125/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s22/I0</td>
</tr>
<tr>
<td>12.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s22/F</td>
</tr>
<tr>
<td>12.882</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>prelude/registers/out_a_Z_2_s/I0</td>
</tr>
<tr>
<td>13.253</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">prelude/registers/out_a_Z_2_s/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C29[1][A]</td>
<td>prelude/alu/n58_s/I0</td>
</tr>
<tr>
<td>14.483</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n58_s/COUT</td>
</tr>
<tr>
<td>14.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[1][B]</td>
<td>prelude/alu/n57_s/CIN</td>
</tr>
<tr>
<td>14.518</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n57_s/COUT</td>
</tr>
<tr>
<td>14.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][A]</td>
<td>prelude/alu/n56_s/CIN</td>
</tr>
<tr>
<td>14.554</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n56_s/COUT</td>
</tr>
<tr>
<td>14.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][B]</td>
<td>prelude/alu/n55_s/CIN</td>
</tr>
<tr>
<td>14.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n55_s/COUT</td>
</tr>
<tr>
<td>14.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C30[0][A]</td>
<td>prelude/alu/n54_s/CIN</td>
</tr>
<tr>
<td>15.059</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n54_s/SUM</td>
</tr>
<tr>
<td>15.063</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>prelude/in_6_s8/I2</td>
</tr>
<tr>
<td>15.434</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C30[1][B]</td>
<td style=" background: #97FFFF;">prelude/in_6_s8/F</td>
</tr>
<tr>
<td>16.099</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.680, 54.248%; route: 3.715, 43.063%; tC2Q: 0.232, 2.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s119/I2</td>
</tr>
<tr>
<td>9.626</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s119/F</td>
</tr>
<tr>
<td>9.877</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>prelude/decoder/src_a_Z_0_s0/I3</td>
</tr>
<tr>
<td>10.248</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_0_s0/F</td>
</tr>
<tr>
<td>10.754</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I0</td>
</tr>
<tr>
<td>11.216</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>11.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s125/I0</td>
</tr>
<tr>
<td>11.759</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s125/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s22/I0</td>
</tr>
<tr>
<td>12.447</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s22/F</td>
</tr>
<tr>
<td>12.882</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>prelude/registers/out_a_Z_2_s/I0</td>
</tr>
<tr>
<td>13.253</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C28[0][B]</td>
<td style=" background: #97FFFF;">prelude/registers/out_a_Z_2_s/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C29[1][A]</td>
<td>prelude/alu/n58_s/I0</td>
</tr>
<tr>
<td>14.483</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n58_s/COUT</td>
</tr>
<tr>
<td>14.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[1][B]</td>
<td>prelude/alu/n57_s/CIN</td>
</tr>
<tr>
<td>14.518</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n57_s/COUT</td>
</tr>
<tr>
<td>14.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][A]</td>
<td>prelude/alu/n56_s/CIN</td>
</tr>
<tr>
<td>14.554</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n56_s/COUT</td>
</tr>
<tr>
<td>14.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[2][B]</td>
<td>prelude/alu/n55_s/CIN</td>
</tr>
<tr>
<td>14.589</td>
<td>0.035</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td style=" background: #97FFFF;">prelude/alu/n55_s/COUT</td>
</tr>
<tr>
<td>14.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C30[0][A]</td>
<td>prelude/alu/n54_s/CIN</td>
</tr>
<tr>
<td>15.059</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/alu/n54_s/SUM</td>
</tr>
<tr>
<td>15.063</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>prelude/in_6_s8/I2</td>
</tr>
<tr>
<td>15.434</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C30[1][B]</td>
<td style=" background: #97FFFF;">prelude/in_6_s8/F</td>
</tr>
<tr>
<td>15.938</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.680, 55.275%; route: 3.555, 41.985%; tC2Q: 0.232, 2.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[7]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.351</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>prelude/n66_s12/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s12/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>prelude/decoder/dst_Z_0_s1/I0</td>
</tr>
<tr>
<td>10.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s1/F</td>
</tr>
<tr>
<td>11.353</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>prelude/registers/n381_s0/I2</td>
</tr>
<tr>
<td>11.902</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/n381_s0/F</td>
</tr>
<tr>
<td>12.241</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[7]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>prelude/registers/register_file[7]_0_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>prelude/registers/register_file[7]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 43.477%; route: 2.464, 51.659%; tC2Q: 0.232, 4.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[7]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.351</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>prelude/n66_s12/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s12/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>prelude/decoder/dst_Z_0_s1/I0</td>
</tr>
<tr>
<td>10.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s1/F</td>
</tr>
<tr>
<td>11.353</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>prelude/registers/n381_s0/I2</td>
</tr>
<tr>
<td>11.902</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/n381_s0/F</td>
</tr>
<tr>
<td>12.241</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][B]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[7]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][B]</td>
<td>prelude/registers/register_file[7]_1_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[0][B]</td>
<td>prelude/registers/register_file[7]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 43.477%; route: 2.464, 51.659%; tC2Q: 0.232, 4.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[7]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.351</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>prelude/n66_s12/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s12/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>prelude/decoder/dst_Z_0_s1/I0</td>
</tr>
<tr>
<td>10.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s1/F</td>
</tr>
<tr>
<td>11.353</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>prelude/registers/n381_s0/I2</td>
</tr>
<tr>
<td>11.902</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/n381_s0/F</td>
</tr>
<tr>
<td>12.241</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[7]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>prelude/registers/register_file[7]_2_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>prelude/registers/register_file[7]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 43.477%; route: 2.464, 51.659%; tC2Q: 0.232, 4.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[7]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.351</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>prelude/n66_s12/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s12/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>prelude/decoder/dst_Z_0_s1/I0</td>
</tr>
<tr>
<td>10.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s1/F</td>
</tr>
<tr>
<td>11.353</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>prelude/registers/n381_s0/I2</td>
</tr>
<tr>
<td>11.902</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/n381_s0/F</td>
</tr>
<tr>
<td>12.241</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][B]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[7]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][B]</td>
<td>prelude/registers/register_file[7]_3_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[1][B]</td>
<td>prelude/registers/register_file[7]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 43.477%; route: 2.464, 51.659%; tC2Q: 0.232, 4.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[7]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.351</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>prelude/n66_s12/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s12/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>prelude/decoder/dst_Z_0_s1/I0</td>
</tr>
<tr>
<td>10.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s1/F</td>
</tr>
<tr>
<td>11.353</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>prelude/registers/n381_s0/I2</td>
</tr>
<tr>
<td>11.902</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/n381_s0/F</td>
</tr>
<tr>
<td>12.241</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[7]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][A]</td>
<td>prelude/registers/register_file[7]_4_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[2][A]</td>
<td>prelude/registers/register_file[7]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 43.477%; route: 2.464, 51.659%; tC2Q: 0.232, 4.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[7]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.351</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>prelude/n66_s12/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s12/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>prelude/decoder/dst_Z_0_s1/I0</td>
</tr>
<tr>
<td>10.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s1/F</td>
</tr>
<tr>
<td>11.353</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][A]</td>
<td>prelude/registers/n381_s0/I2</td>
</tr>
<tr>
<td>11.902</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C25[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/n381_s0/F</td>
</tr>
<tr>
<td>12.241</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[7]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>prelude/registers/register_file[7]_5_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>prelude/registers/register_file[7]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 43.477%; route: 2.464, 51.659%; tC2Q: 0.232, 4.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.351</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>prelude/n66_s12/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s12/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>prelude/decoder/dst_Z_0_s1/I0</td>
</tr>
<tr>
<td>10.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s1/F</td>
</tr>
<tr>
<td>11.353</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 39.287%; route: 2.125, 54.736%; tC2Q: 0.232, 5.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.351</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>prelude/n66_s12/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s12/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>prelude/decoder/dst_Z_0_s1/I0</td>
</tr>
<tr>
<td>10.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s1/F</td>
</tr>
<tr>
<td>11.347</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 39.345%; route: 2.119, 54.669%; tC2Q: 0.232, 5.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.351</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>prelude/n66_s12/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s12/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>prelude/decoder/dst_Z_0_s1/I0</td>
</tr>
<tr>
<td>10.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s1/F</td>
</tr>
<tr>
<td>11.331</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 39.510%; route: 2.103, 54.479%; tC2Q: 0.232, 6.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.351</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>prelude/n66_s12/I2</td>
</tr>
<tr>
<td>9.804</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s12/F</td>
</tr>
<tr>
<td>10.408</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>prelude/decoder/dst_Z_0_s1/I0</td>
</tr>
<tr>
<td>10.957</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s1/F</td>
</tr>
<tr>
<td>11.132</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 42.527%; route: 1.872, 51.136%; tC2Q: 0.232, 6.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_CL_s33</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.351</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>prelude/n66_s12/I2</td>
</tr>
<tr>
<td>9.813</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s12/F</td>
</tr>
<tr>
<td>10.323</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_CL_s33/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s33/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s33</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 35.661%; route: 1.603, 56.204%; tC2Q: 0.232, 8.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td>prelude/decoder/dst_Z_2_s0/I0</td>
</tr>
<tr>
<td>9.768</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C26[1][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s0/F</td>
</tr>
<tr>
<td>10.200</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 33.937%; route: 1.571, 57.560%; tC2Q: 0.232, 8.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>8.118</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I2</td>
</tr>
<tr>
<td>8.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.397</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td>prelude/decoder/dst_Z_2_s0/I0</td>
</tr>
<tr>
<td>9.768</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C26[1][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s0/F</td>
</tr>
<tr>
<td>10.194</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 34.009%; route: 1.565, 57.471%; tC2Q: 0.232, 8.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R25C32[0][B]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.525</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>prelude/n94_s1/I0</td>
</tr>
<tr>
<td>5.889</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">prelude/n94_s1/F</td>
</tr>
<tr>
<td>5.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>prelude/pc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.624%; route: 0.006, 1.068%; tC2Q: 0.202, 35.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_CL_s27</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_3_s0/Q</td>
</tr>
<tr>
<td>5.657</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s119/I1</td>
</tr>
<tr>
<td>5.892</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s119/F</td>
</tr>
<tr>
<td>6.154</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_CL_s27/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s27/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s27</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.098%; route: 0.399, 47.750%; tC2Q: 0.202, 24.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/registers/register_file[0]_ER_init_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_init_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s3/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_init_s3/Q</td>
</tr>
<tr>
<td>5.635</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>prelude/registers/register_file[0]_ER_init_s21/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s21/F</td>
</tr>
<tr>
<td>6.220</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_init_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s3/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.701%; route: 0.470, 52.032%; tC2Q: 0.201, 22.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/registers/register_file[0]_ER_init_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_init_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>prelude/registers/register_file[0]_ER_init_s1/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_init_s1/Q</td>
</tr>
<tr>
<td>5.640</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s19/I1</td>
</tr>
<tr>
<td>5.930</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s19/F</td>
</tr>
<tr>
<td>6.283</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_init_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>prelude/registers/register_file[0]_ER_init_s/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>prelude/registers/register_file[0]_ER_init_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 30.033%; route: 0.475, 49.151%; tC2Q: 0.201, 20.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td>prelude/next_pc_6_s/I1</td>
</tr>
<tr>
<td>5.876</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">prelude/next_pc_6_s/SUM</td>
</tr>
<tr>
<td>5.998</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/n88_s0/I0</td>
</tr>
<tr>
<td>6.288</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" background: #97FFFF;">prelude/n88_s0/F</td>
</tr>
<tr>
<td>6.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>prelude/pc_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.522, 53.798%; route: 0.247, 25.487%; tC2Q: 0.201, 20.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R25C32[2][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>5.782</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C32[1][A]</td>
<td>prelude/next_pc_2_s/I1</td>
</tr>
<tr>
<td>6.017</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">prelude/next_pc_2_s/SUM</td>
</tr>
<tr>
<td>6.140</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>prelude/n92_s0/I0</td>
</tr>
<tr>
<td>6.430</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">prelude/n92_s0/F</td>
</tr>
<tr>
<td>6.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>prelude/pc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 47.165%; route: 0.386, 34.687%; tC2Q: 0.202, 18.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_CL_s31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R25C32[0][B]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.925</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s121/I1</td>
</tr>
<tr>
<td>6.316</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s121/F</td>
</tr>
<tr>
<td>6.443</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_CL_s31/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s31/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 34.737%; route: 0.533, 47.317%; tC2Q: 0.202, 17.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>prelude/pc_4_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_4_s0/Q</td>
</tr>
<tr>
<td>5.781</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C32[2][A]</td>
<td>prelude/next_pc_4_s/I1</td>
</tr>
<tr>
<td>6.013</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">prelude/next_pc_4_s/SUM</td>
</tr>
<tr>
<td>6.135</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>prelude/n90_s0/I0</td>
</tr>
<tr>
<td>6.499</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">prelude/n90_s0/F</td>
</tr>
<tr>
<td>6.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" font-weight:bold;">prelude/pc_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>prelude/pc_4_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>prelude/pc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 50.434%; route: 0.384, 32.472%; tC2Q: 0.202, 17.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/Q</td>
</tr>
<tr>
<td>5.781</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td>prelude/next_pc_7_s/I1</td>
</tr>
<tr>
<td>6.016</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">prelude/next_pc_7_s/SUM</td>
</tr>
<tr>
<td>6.276</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>prelude/n87_s0/I0</td>
</tr>
<tr>
<td>6.566</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" background: #97FFFF;">prelude/n87_s0/F</td>
</tr>
<tr>
<td>6.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>prelude/pc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 42.032%; route: 0.522, 41.796%; tC2Q: 0.202, 16.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_CL_s33</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R25C32[0][B]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.790</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>prelude/n66_s12/I0</td>
</tr>
<tr>
<td>6.181</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s12/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_CL_s33/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s33/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s33</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 31.028%; route: 0.667, 52.943%; tC2Q: 0.202, 16.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_3_s0/Q</td>
</tr>
<tr>
<td>5.645</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C32[1][B]</td>
<td>prelude/next_pc_3_s/I1</td>
</tr>
<tr>
<td>5.877</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" background: #97FFFF;">prelude/next_pc_3_s/SUM</td>
</tr>
<tr>
<td>6.262</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>prelude/n91_s0/I0</td>
</tr>
<tr>
<td>6.606</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">prelude/n91_s0/F</td>
</tr>
<tr>
<td>6.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>prelude/pc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 44.705%; route: 0.510, 39.617%; tC2Q: 0.202, 15.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R25C32[0][B]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.785</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C32[0][B]</td>
<td>prelude/next_pc_1_s/I1</td>
</tr>
<tr>
<td>6.020</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">prelude/next_pc_1_s/SUM</td>
</tr>
<tr>
<td>6.269</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>prelude/n93_s0/I0</td>
</tr>
<tr>
<td>6.613</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">prelude/n93_s0/F</td>
</tr>
<tr>
<td>6.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">prelude/pc_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>prelude/pc_1_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>prelude/pc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 44.693%; route: 0.515, 39.715%; tC2Q: 0.202, 15.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>prelude/pc_5_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_5_s0/Q</td>
</tr>
<tr>
<td>5.781</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td>prelude/next_pc_5_s/I1</td>
</tr>
<tr>
<td>6.016</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">prelude/next_pc_5_s/SUM</td>
</tr>
<tr>
<td>6.276</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>prelude/n89_s0/I0</td>
</tr>
<tr>
<td>6.620</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">prelude/n89_s0/F</td>
</tr>
<tr>
<td>6.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>prelude/pc_5_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>prelude/pc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 44.434%; route: 0.522, 40.064%; tC2Q: 0.202, 15.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I3</td>
</tr>
<tr>
<td>5.879</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>6.157</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>prelude/decoder/dst_Z_1_s0/I2</td>
</tr>
<tr>
<td>6.501</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_1_s0/F</td>
</tr>
<tr>
<td>6.629</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 44.139%; route: 0.532, 40.538%; tC2Q: 0.201, 15.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I3</td>
</tr>
<tr>
<td>5.879</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>6.157</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>prelude/decoder/dst_Z_1_s0/I2</td>
</tr>
<tr>
<td>6.501</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_1_s0/F</td>
</tr>
<tr>
<td>6.634</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 43.974%; route: 0.537, 40.760%; tC2Q: 0.201, 15.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_3_s0/Q</td>
</tr>
<tr>
<td>5.657</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>prelude/decoder/dst_Z_2_s1/I1</td>
</tr>
<tr>
<td>5.892</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s1/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td>prelude/decoder/dst_Z_2_s0/I1</td>
</tr>
<tr>
<td>6.504</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C26[1][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s0/F</td>
</tr>
<tr>
<td>6.637</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 45.393%; route: 0.519, 39.299%; tC2Q: 0.202, 15.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I3</td>
</tr>
<tr>
<td>5.879</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>6.157</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>prelude/decoder/dst_Z_1_s0/I2</td>
</tr>
<tr>
<td>6.501</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_1_s0/F</td>
</tr>
<tr>
<td>6.640</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 43.787%; route: 0.542, 41.012%; tC2Q: 0.201, 15.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_CL_s90</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_3_s0/Q</td>
</tr>
<tr>
<td>5.657</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>prelude/decoder/dst_Z_2_s1/I1</td>
</tr>
<tr>
<td>5.892</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s1/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s122/I2</td>
</tr>
<tr>
<td>6.531</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s122/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_CL_s90/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s90/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[2][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s90</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 46.676%; route: 0.513, 38.263%; tC2Q: 0.202, 15.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I3</td>
</tr>
<tr>
<td>5.879</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>6.304</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>prelude/decoder/dst_Z_0_s1/I3</td>
</tr>
<tr>
<td>6.536</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s1/F</td>
</tr>
<tr>
<td>6.665</td>
<td>0.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 34.661%; route: 0.679, 50.421%; tC2Q: 0.201, 14.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_CL_s29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I3</td>
</tr>
<tr>
<td>5.879</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>6.304</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s120/I2</td>
</tr>
<tr>
<td>6.539</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s120/F</td>
</tr>
<tr>
<td>6.666</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_CL_s29/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s29/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 34.855%; route: 0.677, 50.239%; tC2Q: 0.201, 14.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_3_s0/Q</td>
</tr>
<tr>
<td>5.657</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>prelude/decoder/dst_Z_2_s1/I1</td>
</tr>
<tr>
<td>5.892</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s1/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td>prelude/decoder/dst_Z_2_s0/I1</td>
</tr>
<tr>
<td>6.504</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C26[1][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s0/F</td>
</tr>
<tr>
<td>6.781</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 40.926%; route: 0.663, 45.272%; tC2Q: 0.202, 13.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I3</td>
</tr>
<tr>
<td>5.879</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>6.157</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>prelude/decoder/dst_Z_1_s0/I2</td>
</tr>
<tr>
<td>6.501</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_1_s0/F</td>
</tr>
<tr>
<td>6.783</td>
<td>0.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 39.505%; route: 0.686, 46.781%; tC2Q: 0.201, 13.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_3_s0/Q</td>
</tr>
<tr>
<td>5.657</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>prelude/decoder/dst_Z_2_s1/I1</td>
</tr>
<tr>
<td>5.892</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s1/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td>prelude/decoder/dst_Z_2_s0/I1</td>
</tr>
<tr>
<td>6.504</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C26[1][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s0/F</td>
</tr>
<tr>
<td>6.786</td>
<td>0.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 40.789%; route: 0.668, 45.456%; tC2Q: 0.202, 13.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R25C32[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_3_s0/Q</td>
</tr>
<tr>
<td>5.657</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>prelude/decoder/dst_Z_2_s1/I1</td>
</tr>
<tr>
<td>5.892</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s1/F</td>
</tr>
<tr>
<td>6.140</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td>prelude/decoder/dst_Z_2_s0/I1</td>
</tr>
<tr>
<td>6.504</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C26[1][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s0/F</td>
</tr>
<tr>
<td>6.789</td>
<td>0.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 40.707%; route: 0.670, 45.565%; tC2Q: 0.202, 13.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>prelude/decoder/src_a_Z_2_s1/I3</td>
</tr>
<tr>
<td>5.879</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>6.304</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>prelude/decoder/dst_Z_0_s1/I3</td>
</tr>
<tr>
<td>6.539</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s1/F</td>
</tr>
<tr>
<td>6.790</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 31.908%; route: 0.802, 54.446%; tC2Q: 0.201, 13.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/pc_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/pc_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/pc_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/pc_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/pc_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/pc_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/registers/register_file[0]_ER_CL_s29</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/registers/register_file[0]_ER_CL_s29/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/registers/register_file[0]_ER_CL_s29/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/registers/register_file[0]_ER_CL_s27</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/registers/register_file[0]_ER_CL_s27/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/registers/register_file[0]_ER_CL_s27/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/pc_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/registers/register_file[7]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/registers/register_file[7]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/registers/register_file[7]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/registers/register_file[7]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/registers/register_file[7]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/registers/register_file[7]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/pc_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/pc_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/pc_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>27</td>
<td>clk_d</td>
<td>-0.705</td>
<td>3.468</td>
</tr>
<tr>
<td>12</td>
<td>src_a_Z_2_4</td>
<td>-0.705</td>
<td>0.723</td>
</tr>
<tr>
<td>12</td>
<td>pc[0]</td>
<td>0.421</td>
<td>0.784</td>
</tr>
<tr>
<td>12</td>
<td>n66</td>
<td>0.736</td>
<td>0.882</td>
</tr>
<tr>
<td>10</td>
<td>out_a_Z_7_3</td>
<td>0.770</td>
<td>0.581</td>
</tr>
<tr>
<td>9</td>
<td>register_file[0]_ER_init</td>
<td>-0.705</td>
<td>0.675</td>
</tr>
<tr>
<td>8</td>
<td>pc[2]</td>
<td>0.051</td>
<td>0.428</td>
</tr>
<tr>
<td>8</td>
<td>pc[3]</td>
<td>0.387</td>
<td>0.428</td>
</tr>
<tr>
<td>8</td>
<td>n87_6</td>
<td>2.425</td>
<td>0.500</td>
</tr>
<tr>
<td>8</td>
<td>n87_7</td>
<td>-15.548</td>
<td>0.669</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R25C32</td>
<td>83.33%</td>
</tr>
<tr>
<td>R24C24</td>
<td>76.39%</td>
</tr>
<tr>
<td>R25C27</td>
<td>50.00%</td>
</tr>
<tr>
<td>R24C27</td>
<td>44.44%</td>
</tr>
<tr>
<td>R25C26</td>
<td>43.06%</td>
</tr>
<tr>
<td>R25C28</td>
<td>43.06%</td>
</tr>
<tr>
<td>R26C27</td>
<td>43.06%</td>
</tr>
<tr>
<td>R25C29</td>
<td>41.67%</td>
</tr>
<tr>
<td>R27C27</td>
<td>41.67%</td>
</tr>
<tr>
<td>R24C28</td>
<td>38.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
