{"vcs1":{"timestamp_begin":1733068736.348630670, "rt":4.46, "ut":3.36, "st":0.47}}
{"vcselab":{"timestamp_begin":1733068740.891693081, "rt":2.19, "ut":1.09, "st":0.07}}
{"link":{"timestamp_begin":1733068743.163344906, "rt":0.46, "ut":0.38, "st":0.40}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733068735.649515740}
{"VCS_COMP_START_TIME": 1733068735.649515740}
{"VCS_COMP_END_TIME": 1733068761.221769983}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_t33_generic_io_30.lib.src +define+POST +maxdelays +neg_tchk"}
{"vcs1": {"peak_mem": 392268}}
{"stitch_vcselab": {"peak_mem": 258988}}
