v 20110619 2
H 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 5
M 1000,500
L 1000,900
L 1400,700
L 1400,700
z
T 1400 895 8 10 1 1 0 6 1
refdes=U?
T 600 1100 5 10 0 0 0 0 1
device=inv
T 1150 700 9 10 1 0 0 4 1
inv
T 2000 0 5 10 0 0 0 0 1
architecture=inv_v
T 2000 300 5 10 0 0 0 0 1
workdir=unisim
T 2000 600 5 10 0 0 0 0 1
libraries=ieee unisim
T 2000 900 5 10 0 0 0 0 1
uses=ieee.std_logic_1164.all unisim.Vcomponents.all
P 700 700 1000 700 1 0 0
{
T 1000 700 5 4 0 0 0 1 1
pinnumber=i
T 1000 770 5 4 0 0 0 1 1
port_mode=in
T 1000 840 5 4 0 0 0 1 1
port_type=std_logic
T 950 745 5 4 1 1 0 6 1
pinlabel=i
}
L 700 700 665 735 1 0 0 0 -1 -1
L 700 700 665 665 1 0 0 0 -1 -1
P 1800 700 1500 700 1 0 0
{
T 1500 700 5 4 0 0 0 7 1
pinnumber=o
T 1500 770 5 4 0 0 0 7 1
port_mode=out
T 1500 840 5 4 0 0 0 7 1
port_type=std_logic
T 1550 745 5 4 1 1 0 0 1
pinlabel=o
}
L 1800 700 1765 735 1 0 0 0 -1 -1
L 1800 700 1765 665 1 0 0 0 -1 -1
V 1450 700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
