/home/aricneto/Documents/RISC-DCCCLXVII/testbench/tb_alu_64.sv {1 {vlog -work work -sv -stats=none /home/aricneto/Documents/RISC-DCCCLXVII/testbench/tb_alu_64.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_alu_64

Top level modules:
	tb_alu_64

} {} {}} /home/aricneto/Documents/RISC-DCCCLXVII/alu_64.sv {1 {vlog -work work -sv -stats=none /home/aricneto/Documents/RISC-DCCCLXVII/alu_64.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module alu_64

Top level modules:
	alu_64

} {} {}} /home/aricneto/Documents/RISC-DCCCLXVII/testbench/tb_instr_reg_64.sv {1 {vlog -work work -sv -stats=none /home/aricneto/Documents/RISC-DCCCLXVII/testbench/tb_instr_reg_64.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_instr_reg_64

Top level modules:
	tb_instr_reg_64

} {} {}}
