

================================================================
== Vivado HLS Report for 'gpio_bram_hls'
================================================================
* Date:           Wed May 25 15:15:05 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        gpio_bram_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    116|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      4|     226|    360|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     35|
|Register         |        -|      -|     233|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     459|    511|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |gpio_bram_hls_cpuControl_s_axi_U    |gpio_bram_hls_cpuControl_s_axi   |        0|      0|  226|  360|
    |gpio_bram_hls_mul_32s_31ns_32_6_U1  |gpio_bram_hls_mul_32s_31ns_32_6  |        0|      4|    0|    0|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |Total                               |                                 |        0|      4|  226|  360|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |c_fu_113_p2      |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_127_p2    |     +    |      0|  0|  31|          31|           1|
    |smax_fu_97_p3    |  Select  |      0|  0|  31|           1|          31|
    |tmp_3_fu_122_p2  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_87_p2     |   icmp   |      0|  0|  11|          32|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0| 116|         128|          97|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   4|         10|    1|         10|
    |i_reg_76   |  31|          2|   31|         62|
    +-----------+----+-----------+-----+-----------+
    |Total      |  35|         12|   32|         72|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |C0_read_reg_143        |  32|   0|   32|          0|
    |ap_CS_fsm              |   9|   0|    9|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |c_reg_158              |  32|   0|   32|          0|
    |i_cast_reg_163         |  31|   0|   32|          1|
    |i_reg_76               |  31|   0|   31|          0|
    |inc_read_reg_133       |  32|   0|   32|          0|
    |rep_read_reg_138       |  32|   0|   32|          0|
    |smax_reg_148           |  31|   0|   31|          0|
    |tmp_3_reg_168          |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 233|   0|  234|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------------+-----+-----+------------+---------------+--------------+
|s_axi_cpuControl_AWVALID  |  in |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_AWREADY  | out |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_AWADDR   |  in |    6|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_WVALID   |  in |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_WREADY   | out |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_WDATA    |  in |   32|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_WSTRB    |  in |    4|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_ARVALID  |  in |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_ARREADY  | out |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_ARADDR   |  in |    6|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_RVALID   | out |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_RREADY   |  in |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_RDATA    | out |   32|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_RRESP    | out |    2|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_BVALID   | out |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_BREADY   |  in |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_BRESP    | out |    2|    s_axi   |   cpuControl  |    pointer   |
|ap_clk                    |  in |    1| ap_ctrl_hs | gpio_bram_hls | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs | gpio_bram_hls | return value |
|interrupt                 | out |    1| ap_ctrl_hs | gpio_bram_hls | return value |
+--------------------------+-----+-----+------------+---------------+--------------+

