// Seed: 1898618602
module module_0;
  assign id_1 = 1'd0;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    output tri  id_2
);
  assign id_2 = 1 == id_0 << (id_0);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_5(
      .id_0(1), .id_1(id_3), .id_2(id_1)
  ); module_0();
  always @(posedge id_2 or id_3) begin
    id_1 <= 1 - 1;
  end
endmodule
