# Full-Adder
This repository contains Verilog design and test bench code for full adder.
