Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/17.0/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off montre_digit -c montre_digit --vector_source="H:/projet logic/Waveform3.vwf" --testbench_file="H:/projet logic/simulation/qsim/Waveform3.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Dec 13 09:24:29 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off montre_digit -c montre_digit --vector_source="H:/projet logic/Waveform3.vwf" --testbench_file="H:/projet logic/simulation/qsim/Waveform3.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="H:/projet logic/simulation/qsim/" montre_digit -c montre_digit

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Dec 13 09:24:30 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="H:/projet logic/simulation/qsim/" montre_digit -c montre_digit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file montre_digit.vo in folder "H:/projet logic/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4657 megabytes
    Info: Processing ended: Mon Dec 13 09:24:31 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

H:/projet logic/simulation/qsim/montre_digit.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/17.0/modelsim_ase/win32aloem//vsim -c -do montre_digit.do

Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do montre_digit.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:31 on Dec 13,2021
# vlog -work work montre_digit.vo 

# -- Compiling module montre_digit
# -- Compiling module hard_block
# 
# Top level modules:
# 	montre_digit

# End time: 09:24:31 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:31 on Dec 13,2021
# vlog -work work Waveform3.vwf.vt 
# -- Compiling module montre_digit_vlg_vec_tst
# 
# Top level modules:
# 	montre_digit_vlg_vec_tst

# End time: 09:24:32 on Dec 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.montre_digit_vlg_vec_tst 
# Start time: 09:24:32 on Dec 13,2021
# Loading work.montre_digit_vlg_vec_tst
# Loading work.montre_digit
# Loading work.hard_block
# ** Warning: (vsim-3017) montre_digit.vo(145): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /montre_digit_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: nofile
# ** Warning: (vsim-3722) montre_digit.vo(145): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) montre_digit.vo(168): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /montre_digit_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: nofile
# ** Warning: (vsim-3722) montre_digit.vo(168): [TFMPC] - Missing connection for port 'clk_dft'.
# after#26
# ** Note: $stop    : Waveform3.vwf.vt(45)
#    Time: 1 us  Iteration: 0  Instance: /montre_digit_vlg_vec_tst
# Break in Module montre_digit_vlg_vec_tst at Waveform3.vwf.vt line 45
# Stopped at Waveform3.vwf.vt line 45

# End time: 09:24:32 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading H:/projet logic/Waveform3.vwf...

Reading H:/projet logic/simulation/qsim/montre_digit.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to H:/projet logic/simulation/qsim/montre_digit_20211213092432.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.