// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "04/23/2023 03:46:12"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Aula7 (
	CLOCK_50,
	KEY,
	FPGA_RESET_N,
	LEDR,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	Reg_retorno,
	ENTRADAX_ULA,
	ENTRADAY_ULA,
	SAIDA_ULTA,
	SELE_ULA,
	HABILITASW,
	HABLITAHEX,
	OUT_HEXTESTE,
	WRITETESTE,
	READTESTE);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	FPGA_RESET_N;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] Reg_retorno;
output 	[7:0] ENTRADAX_ULA;
output 	[7:0] ENTRADAY_ULA;
output 	[7:0] SAIDA_ULTA;
output 	[1:0] SELE_ULA;
output 	HABILITASW;
output 	HABLITAHEX;
output 	[3:0] OUT_HEXTESTE;
output 	WRITETESTE;
output 	READTESTE;

// Design Ports Information
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Reg_retorno[0]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[3]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[4]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[5]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[6]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reg_retorno[7]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[0]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[1]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[2]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[3]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[4]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[5]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[6]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAX_ULA[7]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[0]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[2]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[3]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[4]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[5]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[6]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENTRADAY_ULA[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[1]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[2]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[3]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[4]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[5]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[6]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SAIDA_ULTA[7]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SELE_ULA[0]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SELE_ULA[1]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HABILITASW	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HABLITAHEX	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[0]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[1]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[2]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OUT_HEXTESTE[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITETESTE	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READTESTE	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \FPGA_RESET_N~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \CPU|incrementaPC|Add0~1_sumout ;
wire \CPU|incrementaPC|Add0~2 ;
wire \CPU|incrementaPC|Add0~5_sumout ;
wire \CPU|incrementaPC|Add0~6 ;
wire \CPU|incrementaPC|Add0~9_sumout ;
wire \CPU|incrementaPC|Add0~10 ;
wire \CPU|incrementaPC|Add0~13_sumout ;
wire \CPU|incrementaPC|Add0~14 ;
wire \CPU|incrementaPC|Add0~29_sumout ;
wire \CPU|incrementaPC|Add0~30 ;
wire \CPU|incrementaPC|Add0~25_sumout ;
wire \CPU|incrementaPC|Add0~26 ;
wire \CPU|incrementaPC|Add0~21_sumout ;
wire \CPU|incrementaPC|Add0~22 ;
wire \CPU|incrementaPC|Add0~17_sumout ;
wire \ROM1|memROM~1_combout ;
wire \CPU|incrementaPC|Add0~18 ;
wire \CPU|incrementaPC|Add0~33_sumout ;
wire \CPU|PC|DOUT[0]~DUPLICATE_q ;
wire \CPU|PC|DOUT[1]~DUPLICATE_q ;
wire \CPU|PC|DOUT[2]~DUPLICATE_q ;
wire \ROM1|memROM~0_combout ;
wire \ROM1|memROM~2_combout ;
wire \CPU|DECODER|Equal10~0_combout ;
wire \CPU|PC|DOUT[3]~DUPLICATE_q ;
wire \ROM1|memROM~3_combout ;
wire \ROM1|memROM~4_combout ;
wire \CPU|PC|DOUT[8]~DUPLICATE_q ;
wire \ROM1|memROM~9_combout ;
wire \ROM1|memROM~10_combout ;
wire \RAM|ram~586_combout ;
wire \ROM1|memROM~7_combout ;
wire \ROM1|memROM~8_combout ;
wire \ROM1|memROM~5_combout ;
wire \ROM1|memROM~6_combout ;
wire \RAM|ram~584_combout ;
wire \RAM|ram~319_q ;
wire \RAM|ram~582_combout ;
wire \RAM|ram~303_q ;
wire \ROM1|memROM~13_combout ;
wire \RAM|ram~570_combout ;
wire \RAM|ram~583_combout ;
wire \RAM|ram~311_q ;
wire \RAM|ram~585_combout ;
wire \RAM|ram~327_q ;
wire \RAM|ram~530_combout ;
wire \RAM|ram~578_combout ;
wire \RAM|ram~271_q ;
wire \RAM|ram~287feeder_combout ;
wire \RAM|ram~580_combout ;
wire \RAM|ram~287_q ;
wire \RAM|ram~579_combout ;
wire \RAM|ram~279_q ;
wire \RAM|ram~581_combout ;
wire \RAM|ram~295_q ;
wire \RAM|ram~529_combout ;
wire \RAM|ram~575_combout ;
wire \RAM|ram~55_q ;
wire \RAM|ram~574_combout ;
wire \RAM|ram~47_q ;
wire \RAM|ram~568_combout ;
wire \RAM|ram~576_combout ;
wire \RAM|ram~63_q ;
wire \RAM|ram~577_combout ;
wire \RAM|ram~71_q ;
wire \RAM|ram~528_combout ;
wire \RAM|ram~31feeder_combout ;
wire \RAM|ram~572_combout ;
wire \RAM|ram~31_q ;
wire \RAM|ram~571_combout ;
wire \RAM|ram~23_q ;
wire \RAM|ram~15feeder_combout ;
wire \RAM|ram~567_combout ;
wire \RAM|ram~569_combout ;
wire \RAM|ram~15_q ;
wire \RAM|ram~573_combout ;
wire \RAM|ram~39_q ;
wire \RAM|ram~527_combout ;
wire \RAM|ram~531_combout ;
wire \CPU|MUX1|saida_MUX[0]~0_combout ;
wire \ROM1|memROM~12_combout ;
wire \ROM1|memROM~11_combout ;
wire \CPU|DECODER|saida~0_combout ;
wire \Habilita_HEX3~0_combout ;
wire \Habilita_LED~0_combout ;
wire \RAM|ram~312_q ;
wire \RAM|ram~280_q ;
wire \RAM|ram~328_q ;
wire \RAM|ram~296_q ;
wire \RAM|ram~535_combout ;
wire \RAM|ram~24_q ;
wire \RAM|ram~40_q ;
wire \RAM|ram~56_q ;
wire \RAM|ram~72_q ;
wire \RAM|ram~533_combout ;
wire \RAM|ram~16_q ;
wire \RAM|ram~48_q ;
wire \RAM|ram~32_q ;
wire \RAM|ram~64_q ;
wire \RAM|ram~532_combout ;
wire \RAM|ram~272_q ;
wire \RAM|ram~304_q ;
wire \RAM|ram~288_q ;
wire \RAM|ram~320_q ;
wire \RAM|ram~534_combout ;
wire \RAM|ram~536_combout ;
wire \CPU|MUX1|saida_MUX[1]~1_combout ;
wire \LED_COMBO|DOUT[1]~feeder_combout ;
wire \RAM|ram~41_q ;
wire \RAM|ram~33feeder_combout ;
wire \RAM|ram~33_q ;
wire \RAM|ram~73_q ;
wire \RAM|ram~65_q ;
wire \RAM|ram~539_combout ;
wire \RAM|ram~305_q ;
wire \RAM|ram~281_q ;
wire \RAM|ram~273feeder_combout ;
wire \RAM|ram~273_q ;
wire \RAM|ram~313_q ;
wire \RAM|ram~538_combout ;
wire \RAM|ram~17feeder_combout ;
wire \RAM|ram~17_q ;
wire \RAM|ram~25_q ;
wire \RAM|ram~49feeder_combout ;
wire \RAM|ram~49_q ;
wire \RAM|ram~57_q ;
wire \RAM|ram~537_combout ;
wire \RAM|ram~289_q ;
wire \RAM|ram~321_q ;
wire \RAM|ram~297_q ;
wire \RAM|ram~329_q ;
wire \RAM|ram~540_combout ;
wire \RAM|ram~541_combout ;
wire \CPU|MUX1|saida_MUX[2]~2_combout ;
wire \RAM|ram~66_q ;
wire \RAM|ram~50_q ;
wire \RAM|ram~322_q ;
wire \RAM|ram~306_q ;
wire \RAM|ram~543_combout ;
wire \RAM|ram~290_q ;
wire \RAM|ram~34_q ;
wire \RAM|ram~18feeder_combout ;
wire \RAM|ram~18_q ;
wire \RAM|ram~274_q ;
wire \RAM|ram~542_combout ;
wire \RAM|ram~42_q ;
wire \RAM|ram~282_q ;
wire \RAM|ram~26_q ;
wire \RAM|ram~298_q ;
wire \RAM|ram~544_combout ;
wire \RAM|ram~314feeder_combout ;
wire \RAM|ram~314_q ;
wire \RAM|ram~74feeder_combout ;
wire \RAM|ram~74_q ;
wire \RAM|ram~58_q ;
wire \RAM|ram~330_q ;
wire \RAM|ram~545_combout ;
wire \RAM|ram~546_combout ;
wire \CPU|MUX1|saida_MUX[3]~3_combout ;
wire \LED_COMBO|DOUT[3]~feeder_combout ;
wire \RAM|ram~307_q ;
wire \RAM|ram~275_q ;
wire \RAM|ram~315_q ;
wire \RAM|ram~283_q ;
wire \RAM|ram~548_combout ;
wire \RAM|ram~67_q ;
wire \RAM|ram~35feeder_combout ;
wire \RAM|ram~35_q ;
wire \RAM|ram~75_q ;
wire \RAM|ram~43_q ;
wire \RAM|ram~549_combout ;
wire \RAM|ram~291_q ;
wire \RAM|ram~331_q ;
wire \RAM|ram~299_q ;
wire \RAM|ram~323_q ;
wire \RAM|ram~550_combout ;
wire \RAM|ram~19feeder_combout ;
wire \RAM|ram~19_q ;
wire \RAM|ram~51_q ;
wire \RAM|ram~59feeder_combout ;
wire \RAM|ram~59_q ;
wire \RAM|ram~27_q ;
wire \RAM|ram~547_combout ;
wire \RAM|ram~551_combout ;
wire \CPU|MUX1|saida_MUX[4]~4_combout ;
wire \RAM|ram~44_q ;
wire \RAM|ram~28_q ;
wire \RAM|ram~284_q ;
wire \RAM|ram~300_q ;
wire \RAM|ram~554_combout ;
wire \RAM|ram~20_q ;
wire \RAM|ram~36_q ;
wire \RAM|ram~276_q ;
wire \RAM|ram~292_q ;
wire \RAM|ram~552_combout ;
wire \RAM|ram~308_q ;
wire \RAM|ram~68_q ;
wire \RAM|ram~52_q ;
wire \RAM|ram~324_q ;
wire \RAM|ram~553_combout ;
wire \RAM|ram~60_q ;
wire \RAM|ram~76feeder_combout ;
wire \RAM|ram~76_q ;
wire \RAM|ram~316feeder_combout ;
wire \RAM|ram~316_q ;
wire \RAM|ram~332_q ;
wire \RAM|ram~555_combout ;
wire \RAM|ram~556_combout ;
wire \CPU|MUX1|saida_MUX[5]~5_combout ;
wire \LED_COMBO|DOUT[5]~feeder_combout ;
wire \RAM|ram~277_q ;
wire \RAM|ram~317_q ;
wire \RAM|ram~309_q ;
wire \RAM|ram~285_q ;
wire \RAM|ram~558_combout ;
wire \RAM|ram~61_q ;
wire \RAM|ram~53_q ;
wire \RAM|ram~21_q ;
wire \RAM|ram~29_q ;
wire \RAM|ram~557_combout ;
wire \RAM|ram~325_q ;
wire \RAM|ram~333_q ;
wire \RAM|ram~293feeder_combout ;
wire \RAM|ram~293_q ;
wire \RAM|ram~301_q ;
wire \RAM|ram~560_combout ;
wire \RAM|ram~45feeder_combout ;
wire \RAM|ram~45_q ;
wire \RAM|ram~69_q ;
wire \RAM|ram~37_q ;
wire \RAM|ram~77_q ;
wire \RAM|ram~559_combout ;
wire \RAM|ram~561_combout ;
wire \CPU|MUX1|saida_MUX[6]~6_combout ;
wire \LED_COMBO|DOUT[6]~feeder_combout ;
wire \RAM|ram~294_q ;
wire \RAM|ram~22_q ;
wire \RAM|ram~38feeder_combout ;
wire \RAM|ram~38_q ;
wire \RAM|ram~278_q ;
wire \RAM|ram~562_combout ;
wire \RAM|ram~70_q ;
wire \RAM|ram~326feeder_combout ;
wire \RAM|ram~326_q ;
wire \RAM|ram~54feeder_combout ;
wire \RAM|ram~54_q ;
wire \RAM|ram~310_q ;
wire \RAM|ram~563_combout ;
wire \RAM|ram~46_q ;
wire \RAM|ram~286_q ;
wire \RAM|ram~30_q ;
wire \RAM|ram~302_q ;
wire \RAM|ram~564_combout ;
wire \RAM|ram~318feeder_combout ;
wire \RAM|ram~318_q ;
wire \RAM|ram~78feeder_combout ;
wire \RAM|ram~78_q ;
wire \RAM|ram~62_q ;
wire \RAM|ram~334_q ;
wire \RAM|ram~565_combout ;
wire \RAM|ram~566_combout ;
wire \CPU|MUX1|saida_MUX[7]~7_combout ;
wire \LEDR8|DOUT~0_combout ;
wire \LEDR8|DOUT~q ;
wire \LEDR9|DOUT~0_combout ;
wire \LEDR9|DOUT~q ;
wire \Habilita_HEX0~0_combout ;
wire \CONV_HEX0|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX0|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX0|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX0|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX0|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX0|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX0|rascSaida7seg[6]~6_combout ;
wire \Habilita_HEX1~0_combout ;
wire \REG_HEX1|DOUT[0]~DUPLICATE_q ;
wire \REG_HEX1|DOUT[1]~feeder_combout ;
wire \REG_HEX1|DOUT[1]~DUPLICATE_q ;
wire \REG_HEX1|DOUT[2]~feeder_combout ;
wire \CONV_HEX1|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX1|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX1|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX1|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX1|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX1|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX1|rascSaida7seg[6]~6_combout ;
wire \Habilita_HEX2~0_combout ;
wire \CONV_HEX2|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX2|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX2|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX2|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX2|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX2|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX2|rascSaida7seg[6]~6_combout ;
wire \Habilita_HEX3~combout ;
wire \REG_HEX3|DOUT[1]~feeder_combout ;
wire \CONV_HEX3|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX3|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX3|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX3|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX3|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX3|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX3|rascSaida7seg[6]~6_combout ;
wire \Habilita_HEX4~combout ;
wire \CONV_HEX4|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX4|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX4|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX4|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX4|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX4|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX4|rascSaida7seg[6]~6_combout ;
wire \Habilita_HEX5~combout ;
wire \REG_HEX5|DOUT[1]~feeder_combout ;
wire \REG_HEX5|DOUT[3]~feeder_combout ;
wire \CONV_HEX5|rascSaida7seg[0]~0_combout ;
wire \CONV_HEX5|rascSaida7seg[1]~1_combout ;
wire \CONV_HEX5|rascSaida7seg[2]~2_combout ;
wire \CONV_HEX5|rascSaida7seg[3]~3_combout ;
wire \CONV_HEX5|rascSaida7seg[4]~4_combout ;
wire \CONV_HEX5|rascSaida7seg[5]~5_combout ;
wire \CONV_HEX5|rascSaida7seg[6]~6_combout ;
wire \ROM1|memROM~14_combout ;
wire \CPU|ULA1|Add0~34_cout ;
wire \CPU|ULA1|Add0~1_sumout ;
wire \CPU|ULA1|saida[0]~0_combout ;
wire \ROM1|memROM~15_combout ;
wire \CPU|ULA1|Add0~2 ;
wire \CPU|ULA1|Add0~5_sumout ;
wire \CPU|ULA1|saida[1]~1_combout ;
wire \ROM1|memROM~16_combout ;
wire \CPU|ULA1|Add0~6 ;
wire \CPU|ULA1|Add0~9_sumout ;
wire \CPU|ULA1|saida[2]~2_combout ;
wire \CPU|ULA1|Add0~10 ;
wire \CPU|ULA1|Add0~13_sumout ;
wire \CPU|ULA1|saida[3]~3_combout ;
wire \CPU|ULA1|Add0~14 ;
wire \CPU|ULA1|Add0~17_sumout ;
wire \CPU|ULA1|saida[4]~4_combout ;
wire \CPU|ULA1|Add0~18 ;
wire \CPU|ULA1|Add0~21_sumout ;
wire \CPU|ULA1|saida[5]~5_combout ;
wire \CPU|ULA1|Add0~22 ;
wire \CPU|ULA1|Add0~25_sumout ;
wire \CPU|ULA1|saida[6]~6_combout ;
wire \CPU|ULA1|Add0~26 ;
wire \CPU|ULA1|Add0~29_sumout ;
wire \CPU|ULA1|saida[7]~7_combout ;
wire \REG_HEX0|DOUT[0]~DUPLICATE_q ;
wire \CPU|DECODER|Equal10~1_combout ;
wire \CPU|DECODER|Equal10~2_combout ;
wire [3:0] \REG_HEX5|DOUT ;
wire [3:0] \REG_HEX3|DOUT ;
wire [3:0] \REG_HEX2|DOUT ;
wire [7:0] \CPU|REGA|DOUT ;
wire [8:0] \CPU|PC|DOUT ;
wire [3:0] \REG_HEX0|DOUT ;
wire [3:0] \REG_HEX1|DOUT ;
wire [3:0] \REG_HEX4|DOUT ;
wire [7:0] \LED_COMBO|DOUT ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\LED_COMBO|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\LED_COMBO|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\LED_COMBO|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\LED_COMBO|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\LED_COMBO|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\LED_COMBO|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\LED_COMBO|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\LED_COMBO|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\LEDR8|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\LEDR9|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\CONV_HEX0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\CONV_HEX0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\CONV_HEX0|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\CONV_HEX0|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\CONV_HEX0|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\CONV_HEX0|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\CONV_HEX0|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\CONV_HEX1|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\CONV_HEX1|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\CONV_HEX1|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\CONV_HEX1|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\CONV_HEX1|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\CONV_HEX1|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\CONV_HEX1|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\CONV_HEX2|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\CONV_HEX2|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\CONV_HEX2|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\CONV_HEX2|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\CONV_HEX2|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\CONV_HEX2|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\CONV_HEX2|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\CONV_HEX3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\CONV_HEX3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\CONV_HEX3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\CONV_HEX3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\CONV_HEX3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\CONV_HEX3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\CONV_HEX3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\CONV_HEX4|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\CONV_HEX4|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\CONV_HEX4|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\CONV_HEX4|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\CONV_HEX4|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\CONV_HEX4|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\CONV_HEX4|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\CONV_HEX5|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\CONV_HEX5|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\CONV_HEX5|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\CONV_HEX5|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\CONV_HEX5|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\CONV_HEX5|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\CONV_HEX5|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N42
cyclonev_io_obuf \Reg_retorno[0]~output (
	.i(\CPU|MUX1|saida_MUX[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[0]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[0]~output .bus_hold = "false";
defparam \Reg_retorno[0]~output .open_drain_output = "false";
defparam \Reg_retorno[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N36
cyclonev_io_obuf \Reg_retorno[1]~output (
	.i(\CPU|MUX1|saida_MUX[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[1]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[1]~output .bus_hold = "false";
defparam \Reg_retorno[1]~output .open_drain_output = "false";
defparam \Reg_retorno[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N36
cyclonev_io_obuf \Reg_retorno[2]~output (
	.i(\CPU|MUX1|saida_MUX[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[2]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[2]~output .bus_hold = "false";
defparam \Reg_retorno[2]~output .open_drain_output = "false";
defparam \Reg_retorno[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N79
cyclonev_io_obuf \Reg_retorno[3]~output (
	.i(\CPU|MUX1|saida_MUX[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[3]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[3]~output .bus_hold = "false";
defparam \Reg_retorno[3]~output .open_drain_output = "false";
defparam \Reg_retorno[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N22
cyclonev_io_obuf \Reg_retorno[4]~output (
	.i(\CPU|MUX1|saida_MUX[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[4]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[4]~output .bus_hold = "false";
defparam \Reg_retorno[4]~output .open_drain_output = "false";
defparam \Reg_retorno[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N93
cyclonev_io_obuf \Reg_retorno[5]~output (
	.i(\CPU|MUX1|saida_MUX[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[5]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[5]~output .bus_hold = "false";
defparam \Reg_retorno[5]~output .open_drain_output = "false";
defparam \Reg_retorno[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N2
cyclonev_io_obuf \Reg_retorno[6]~output (
	.i(\CPU|MUX1|saida_MUX[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[6]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[6]~output .bus_hold = "false";
defparam \Reg_retorno[6]~output .open_drain_output = "false";
defparam \Reg_retorno[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N76
cyclonev_io_obuf \Reg_retorno[7]~output (
	.i(\CPU|MUX1|saida_MUX[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Reg_retorno[7]),
	.obar());
// synopsys translate_off
defparam \Reg_retorno[7]~output .bus_hold = "false";
defparam \Reg_retorno[7]~output .open_drain_output = "false";
defparam \Reg_retorno[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \ENTRADAX_ULA[0]~output (
	.i(\CPU|REGA|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[0]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[0]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[0]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \ENTRADAX_ULA[1]~output (
	.i(\CPU|REGA|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[1]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[1]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[1]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \ENTRADAX_ULA[2]~output (
	.i(\CPU|REGA|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[2]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[2]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[2]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \ENTRADAX_ULA[3]~output (
	.i(\CPU|REGA|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[3]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[3]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[3]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \ENTRADAX_ULA[4]~output (
	.i(\CPU|REGA|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[4]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[4]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[4]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \ENTRADAX_ULA[5]~output (
	.i(\CPU|REGA|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[5]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[5]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[5]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \ENTRADAX_ULA[6]~output (
	.i(\CPU|REGA|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[6]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[6]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[6]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N39
cyclonev_io_obuf \ENTRADAX_ULA[7]~output (
	.i(\CPU|REGA|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAX_ULA[7]),
	.obar());
// synopsys translate_off
defparam \ENTRADAX_ULA[7]~output .bus_hold = "false";
defparam \ENTRADAX_ULA[7]~output .open_drain_output = "false";
defparam \ENTRADAX_ULA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N19
cyclonev_io_obuf \ENTRADAY_ULA[0]~output (
	.i(\CPU|MUX1|saida_MUX[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[0]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[0]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[0]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N19
cyclonev_io_obuf \ENTRADAY_ULA[1]~output (
	.i(\CPU|MUX1|saida_MUX[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[1]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[1]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[1]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N19
cyclonev_io_obuf \ENTRADAY_ULA[2]~output (
	.i(\CPU|MUX1|saida_MUX[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[2]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[2]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[2]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N62
cyclonev_io_obuf \ENTRADAY_ULA[3]~output (
	.i(\CPU|MUX1|saida_MUX[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[3]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[3]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[3]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N5
cyclonev_io_obuf \ENTRADAY_ULA[4]~output (
	.i(\CPU|MUX1|saida_MUX[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[4]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[4]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[4]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N36
cyclonev_io_obuf \ENTRADAY_ULA[5]~output (
	.i(\CPU|MUX1|saida_MUX[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[5]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[5]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[5]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N19
cyclonev_io_obuf \ENTRADAY_ULA[6]~output (
	.i(\CPU|MUX1|saida_MUX[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[6]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[6]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[6]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N93
cyclonev_io_obuf \ENTRADAY_ULA[7]~output (
	.i(\CPU|MUX1|saida_MUX[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ENTRADAY_ULA[7]),
	.obar());
// synopsys translate_off
defparam \ENTRADAY_ULA[7]~output .bus_hold = "false";
defparam \ENTRADAY_ULA[7]~output .open_drain_output = "false";
defparam \ENTRADAY_ULA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N96
cyclonev_io_obuf \SAIDA_ULTA[0]~output (
	.i(\CPU|ULA1|saida[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[0]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[0]~output .bus_hold = "false";
defparam \SAIDA_ULTA[0]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N56
cyclonev_io_obuf \SAIDA_ULTA[1]~output (
	.i(\CPU|ULA1|saida[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[1]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[1]~output .bus_hold = "false";
defparam \SAIDA_ULTA[1]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \SAIDA_ULTA[2]~output (
	.i(\CPU|ULA1|saida[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[2]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[2]~output .bus_hold = "false";
defparam \SAIDA_ULTA[2]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N5
cyclonev_io_obuf \SAIDA_ULTA[3]~output (
	.i(\CPU|ULA1|saida[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[3]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[3]~output .bus_hold = "false";
defparam \SAIDA_ULTA[3]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N56
cyclonev_io_obuf \SAIDA_ULTA[4]~output (
	.i(\CPU|ULA1|saida[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[4]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[4]~output .bus_hold = "false";
defparam \SAIDA_ULTA[4]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \SAIDA_ULTA[5]~output (
	.i(\CPU|ULA1|saida[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[5]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[5]~output .bus_hold = "false";
defparam \SAIDA_ULTA[5]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N39
cyclonev_io_obuf \SAIDA_ULTA[6]~output (
	.i(\CPU|ULA1|saida[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[6]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[6]~output .bus_hold = "false";
defparam \SAIDA_ULTA[6]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N2
cyclonev_io_obuf \SAIDA_ULTA[7]~output (
	.i(\CPU|ULA1|saida[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SAIDA_ULTA[7]),
	.obar());
// synopsys translate_off
defparam \SAIDA_ULTA[7]~output .bus_hold = "false";
defparam \SAIDA_ULTA[7]~output .open_drain_output = "false";
defparam \SAIDA_ULTA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N19
cyclonev_io_obuf \SELE_ULA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELE_ULA[0]),
	.obar());
// synopsys translate_off
defparam \SELE_ULA[0]~output .bus_hold = "false";
defparam \SELE_ULA[0]~output .open_drain_output = "false";
defparam \SELE_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N53
cyclonev_io_obuf \SELE_ULA[1]~output (
	.i(\CPU|DECODER|saida~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SELE_ULA[1]),
	.obar());
// synopsys translate_off
defparam \SELE_ULA[1]~output .bus_hold = "false";
defparam \SELE_ULA[1]~output .open_drain_output = "false";
defparam \SELE_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N36
cyclonev_io_obuf \HABILITASW~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HABILITASW),
	.obar());
// synopsys translate_off
defparam \HABILITASW~output .bus_hold = "false";
defparam \HABILITASW~output .open_drain_output = "false";
defparam \HABILITASW~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N45
cyclonev_io_obuf \HABLITAHEX~output (
	.i(\Habilita_HEX0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HABLITAHEX),
	.obar());
// synopsys translate_off
defparam \HABLITAHEX~output .bus_hold = "false";
defparam \HABLITAHEX~output .open_drain_output = "false";
defparam \HABLITAHEX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N22
cyclonev_io_obuf \OUT_HEXTESTE[0]~output (
	.i(\REG_HEX0|DOUT[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[0]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[0]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[0]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \OUT_HEXTESTE[1]~output (
	.i(\REG_HEX0|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[1]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[1]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[1]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N22
cyclonev_io_obuf \OUT_HEXTESTE[2]~output (
	.i(\REG_HEX0|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[2]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[2]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[2]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N53
cyclonev_io_obuf \OUT_HEXTESTE[3]~output (
	.i(\REG_HEX0|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OUT_HEXTESTE[3]),
	.obar());
// synopsys translate_off
defparam \OUT_HEXTESTE[3]~output .bus_hold = "false";
defparam \OUT_HEXTESTE[3]~output .open_drain_output = "false";
defparam \OUT_HEXTESTE[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \WRITETESTE~output (
	.i(!\CPU|DECODER|Equal10~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WRITETESTE),
	.obar());
// synopsys translate_off
defparam \WRITETESTE~output .bus_hold = "false";
defparam \WRITETESTE~output .open_drain_output = "false";
defparam \WRITETESTE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N53
cyclonev_io_obuf \READTESTE~output (
	.i(!\CPU|DECODER|Equal10~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(READTESTE),
	.obar());
// synopsys translate_off
defparam \READTESTE~output .bus_hold = "false";
defparam \READTESTE~output .open_drain_output = "false";
defparam \READTESTE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N0
cyclonev_lcell_comb \CPU|incrementaPC|Add0~1 (
// Equation(s):
// \CPU|incrementaPC|Add0~1_sumout  = SUM(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \CPU|incrementaPC|Add0~2  = CARRY(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~1_sumout ),
	.cout(\CPU|incrementaPC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~1 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \CPU|incrementaPC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N2
dffeas \CPU|PC|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N3
cyclonev_lcell_comb \CPU|incrementaPC|Add0~5 (
// Equation(s):
// \CPU|incrementaPC|Add0~5_sumout  = SUM(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))
// \CPU|incrementaPC|Add0~6  = CARRY(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~5_sumout ),
	.cout(\CPU|incrementaPC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~5 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N5
dffeas \CPU|PC|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N6
cyclonev_lcell_comb \CPU|incrementaPC|Add0~9 (
// Equation(s):
// \CPU|incrementaPC|Add0~9_sumout  = SUM(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))
// \CPU|incrementaPC|Add0~10  = CARRY(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~9_sumout ),
	.cout(\CPU|incrementaPC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~9 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N8
dffeas \CPU|PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N9
cyclonev_lcell_comb \CPU|incrementaPC|Add0~13 (
// Equation(s):
// \CPU|incrementaPC|Add0~13_sumout  = SUM(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))
// \CPU|incrementaPC|Add0~14  = CARRY(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~13_sumout ),
	.cout(\CPU|incrementaPC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~13 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N11
dffeas \CPU|PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N12
cyclonev_lcell_comb \CPU|incrementaPC|Add0~29 (
// Equation(s):
// \CPU|incrementaPC|Add0~29_sumout  = SUM(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))
// \CPU|incrementaPC|Add0~30  = CARRY(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~29_sumout ),
	.cout(\CPU|incrementaPC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~29 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N14
dffeas \CPU|PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N15
cyclonev_lcell_comb \CPU|incrementaPC|Add0~25 (
// Equation(s):
// \CPU|incrementaPC|Add0~25_sumout  = SUM(( \CPU|PC|DOUT [5] ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))
// \CPU|incrementaPC|Add0~26  = CARRY(( \CPU|PC|DOUT [5] ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~25_sumout ),
	.cout(\CPU|incrementaPC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~25 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N17
dffeas \CPU|PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N18
cyclonev_lcell_comb \CPU|incrementaPC|Add0~21 (
// Equation(s):
// \CPU|incrementaPC|Add0~21_sumout  = SUM(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))
// \CPU|incrementaPC|Add0~22  = CARRY(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~21_sumout ),
	.cout(\CPU|incrementaPC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~21 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N20
dffeas \CPU|PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N21
cyclonev_lcell_comb \CPU|incrementaPC|Add0~17 (
// Equation(s):
// \CPU|incrementaPC|Add0~17_sumout  = SUM(( \CPU|PC|DOUT [7] ) + ( GND ) + ( \CPU|incrementaPC|Add0~22  ))
// \CPU|incrementaPC|Add0~18  = CARRY(( \CPU|PC|DOUT [7] ) + ( GND ) + ( \CPU|incrementaPC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~17_sumout ),
	.cout(\CPU|incrementaPC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~17 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N23
dffeas \CPU|PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N30
cyclonev_lcell_comb \ROM1|memROM~1 (
// Equation(s):
// \ROM1|memROM~1_combout  = ( !\CPU|PC|DOUT [5] & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [7])) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [4]),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~1 .extended_lut = "off";
defparam \ROM1|memROM~1 .lut_mask = 64'hC000C00000000000;
defparam \ROM1|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N24
cyclonev_lcell_comb \CPU|incrementaPC|Add0~33 (
// Equation(s):
// \CPU|incrementaPC|Add0~33_sumout  = SUM(( \CPU|PC|DOUT [8] ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~33 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N25
dffeas \CPU|PC|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N1
dffeas \CPU|PC|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N4
dffeas \CPU|PC|DOUT[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N7
dffeas \CPU|PC|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N57
cyclonev_lcell_comb \ROM1|memROM~0 (
// Equation(s):
// \ROM1|memROM~0_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[1]~DUPLICATE_q ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[1]~DUPLICATE_q )) # 
// (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[1]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~0 .extended_lut = "off";
defparam \ROM1|memROM~0 .lut_mask = 64'h8181818103030303;
defparam \ROM1|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N51
cyclonev_lcell_comb \ROM1|memROM~2 (
// Equation(s):
// \ROM1|memROM~2_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] & \CPU|PC|DOUT [2])) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~2 .extended_lut = "off";
defparam \ROM1|memROM~2 .lut_mask = 64'h0000000001010101;
defparam \ROM1|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N3
cyclonev_lcell_comb \CPU|DECODER|Equal10~0 (
// Equation(s):
// \CPU|DECODER|Equal10~0_combout  = ( \ROM1|memROM~2_combout  ) # ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~1_combout ) # ((!\ROM1|memROM~0_combout ) # (\CPU|PC|DOUT [8])) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM1|memROM~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|Equal10~0 .extended_lut = "off";
defparam \CPU|DECODER|Equal10~0 .lut_mask = 64'hFBFBFBFBFFFFFFFF;
defparam \CPU|DECODER|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N10
dffeas \CPU|PC|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N42
cyclonev_lcell_comb \ROM1|memROM~3 (
// Equation(s):
// \ROM1|memROM~3_combout  = ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[1]~DUPLICATE_q ) ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( 
// (\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT[1]~DUPLICATE_q ) ) ) ) # ( \CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  ) ) ) # ( !\CPU|PC|DOUT[2]~DUPLICATE_q  & ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( 
// (!\CPU|PC|DOUT[0]~DUPLICATE_q  & \CPU|PC|DOUT[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~3 .extended_lut = "off";
defparam \ROM1|memROM~3 .lut_mask = 64'h00CCCCCC33003300;
defparam \ROM1|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N0
cyclonev_lcell_comb \ROM1|memROM~4 (
// Equation(s):
// \ROM1|memROM~4_combout  = ( \ROM1|memROM~3_combout  & ( (!\CPU|PC|DOUT [8] & \ROM1|memROM~1_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~4 .extended_lut = "off";
defparam \ROM1|memROM~4 .lut_mask = 64'h000000000C0C0C0C;
defparam \ROM1|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N26
dffeas \CPU|PC|DOUT[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N39
cyclonev_lcell_comb \ROM1|memROM~9 (
// Equation(s):
// \ROM1|memROM~9_combout  = ( \CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [2]) # (!\CPU|PC|DOUT [1]) ) ) ) # ( !\CPU|PC|DOUT [0] & ( !\CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT [1]) # (\CPU|PC|DOUT [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(!\CPU|PC|DOUT [0]),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~9 .extended_lut = "off";
defparam \ROM1|memROM~9 .lut_mask = 64'h0FFFFFF000000000;
defparam \ROM1|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N54
cyclonev_lcell_comb \ROM1|memROM~10 (
// Equation(s):
// \ROM1|memROM~10_combout  = ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~1_combout  & !\CPU|PC|DOUT[8]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~10 .extended_lut = "off";
defparam \ROM1|memROM~10 .lut_mask = 64'h0000000030303030;
defparam \ROM1|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N6
cyclonev_lcell_comb \RAM|ram~586 (
// Equation(s):
// \RAM|ram~586_combout  = ( \CPU|PC|DOUT [2] & ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (!\CPU|PC|DOUT [0] & \CPU|PC|DOUT[3]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [2]),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~586 .extended_lut = "off";
defparam \RAM|ram~586 .lut_mask = 64'h00000000000000C0;
defparam \RAM|ram~586 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N48
cyclonev_lcell_comb \ROM1|memROM~7 (
// Equation(s):
// \ROM1|memROM~7_combout  = ( \CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [0] $ (!\CPU|PC|DOUT [1]))) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT [3]),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~7 .extended_lut = "off";
defparam \ROM1|memROM~7 .lut_mask = 64'h0000000048484848;
defparam \ROM1|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N33
cyclonev_lcell_comb \ROM1|memROM~8 (
// Equation(s):
// \ROM1|memROM~8_combout  = ( \ROM1|memROM~7_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & \ROM1|memROM~1_combout ) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~8 .extended_lut = "off";
defparam \ROM1|memROM~8 .lut_mask = 64'h000000000A0A0A0A;
defparam \ROM1|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N42
cyclonev_lcell_comb \ROM1|memROM~5 (
// Equation(s):
// \ROM1|memROM~5_combout  = ( \CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [0]) ) ) # ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [1] & \CPU|PC|DOUT [0])) # (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [0])) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [2]),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~5 .extended_lut = "off";
defparam \ROM1|memROM~5 .lut_mask = 64'h300C300C0F000F00;
defparam \ROM1|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N45
cyclonev_lcell_comb \ROM1|memROM~6 (
// Equation(s):
// \ROM1|memROM~6_combout  = ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & \ROM1|memROM~5_combout ) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~6 .extended_lut = "off";
defparam \ROM1|memROM~6 .lut_mask = 64'h000000000A0A0A0A;
defparam \ROM1|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N12
cyclonev_lcell_comb \RAM|ram~584 (
// Equation(s):
// \RAM|ram~584_combout  = ( \ROM1|memROM~8_combout  & ( \ROM1|memROM~6_combout  & ( (\ROM1|memROM~10_combout  & \RAM|ram~586_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM|ram~586_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~584 .extended_lut = "off";
defparam \RAM|ram~584 .lut_mask = 64'h000000000000000F;
defparam \RAM|ram~584 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N22
dffeas \RAM|ram~319 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~319 .is_wysiwyg = "true";
defparam \RAM|ram~319 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N21
cyclonev_lcell_comb \RAM|ram~582 (
// Equation(s):
// \RAM|ram~582_combout  = ( \ROM1|memROM~10_combout  & ( !\ROM1|memROM~6_combout  & ( (\RAM|ram~586_combout  & \ROM1|memROM~8_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RAM|ram~586_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~582 .extended_lut = "off";
defparam \RAM|ram~582 .lut_mask = 64'h0000030300000000;
defparam \RAM|ram~582 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N4
dffeas \RAM|ram~303 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~303 .is_wysiwyg = "true";
defparam \RAM|ram~303 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N33
cyclonev_lcell_comb \ROM1|memROM~13 (
// Equation(s):
// \ROM1|memROM~13_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q )) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & ((\CPU|PC|DOUT[2]~DUPLICATE_q ) # (\CPU|PC|DOUT[3]~DUPLICATE_q 
// ))) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT[2]~DUPLICATE_q )) # (\CPU|PC|DOUT[3]~DUPLICATE_q  & ((\CPU|PC|DOUT[2]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~13 .extended_lut = "off";
defparam \ROM1|memROM~13 .lut_mask = 64'hC00FC00F033F033F;
defparam \ROM1|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N15
cyclonev_lcell_comb \RAM|ram~570 (
// Equation(s):
// \RAM|ram~570_combout  = ( !\ROM1|memROM~0_combout  & ( !\ROM1|memROM~2_combout  & ( (\ROM1|memROM~1_combout  & (!\CPU|PC|DOUT [8] & (\ROM1|memROM~3_combout  & \ROM1|memROM~13_combout ))) ) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM1|memROM~3_combout ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(!\ROM1|memROM~0_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~570 .extended_lut = "off";
defparam \RAM|ram~570 .lut_mask = 64'h0004000000000000;
defparam \RAM|ram~570 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N33
cyclonev_lcell_comb \RAM|ram~583 (
// Equation(s):
// \RAM|ram~583_combout  = ( \RAM|ram~570_combout  & ( (!\ROM1|memROM~6_combout  & (\ROM1|memROM~10_combout  & \ROM1|memROM~8_combout )) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~570_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~583 .extended_lut = "off";
defparam \RAM|ram~583 .lut_mask = 64'h0000000002020202;
defparam \RAM|ram~583 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N31
dffeas \RAM|ram~311 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~311 .is_wysiwyg = "true";
defparam \RAM|ram~311 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N9
cyclonev_lcell_comb \RAM|ram~585 (
// Equation(s):
// \RAM|ram~585_combout  = ( \ROM1|memROM~8_combout  & ( \RAM|ram~570_combout  & ( (\ROM1|memROM~6_combout  & \ROM1|memROM~10_combout ) ) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\RAM|ram~570_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~585 .extended_lut = "off";
defparam \RAM|ram~585 .lut_mask = 64'h0000000000000055;
defparam \RAM|ram~585 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N26
dffeas \RAM|ram~327 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~327 .is_wysiwyg = "true";
defparam \RAM|ram~327 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \RAM|ram~530 (
// Equation(s):
// \RAM|ram~530_combout  = ( \RAM|ram~327_q  & ( \ROM1|memROM~6_combout  & ( (\ROM1|memROM~4_combout ) # (\RAM|ram~319_q ) ) ) ) # ( !\RAM|ram~327_q  & ( \ROM1|memROM~6_combout  & ( (\RAM|ram~319_q  & !\ROM1|memROM~4_combout ) ) ) ) # ( \RAM|ram~327_q  & ( 
// !\ROM1|memROM~6_combout  & ( (!\ROM1|memROM~4_combout  & (\RAM|ram~303_q )) # (\ROM1|memROM~4_combout  & ((\RAM|ram~311_q ))) ) ) ) # ( !\RAM|ram~327_q  & ( !\ROM1|memROM~6_combout  & ( (!\ROM1|memROM~4_combout  & (\RAM|ram~303_q )) # 
// (\ROM1|memROM~4_combout  & ((\RAM|ram~311_q ))) ) ) )

	.dataa(!\RAM|ram~319_q ),
	.datab(!\RAM|ram~303_q ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\RAM|ram~311_q ),
	.datae(!\RAM|ram~327_q ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~530 .extended_lut = "off";
defparam \RAM|ram~530 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM|ram~530 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N42
cyclonev_lcell_comb \RAM|ram~578 (
// Equation(s):
// \RAM|ram~578_combout  = ( !\ROM1|memROM~6_combout  & ( !\ROM1|memROM~8_combout  & ( (\RAM|ram~586_combout  & \ROM1|memROM~10_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RAM|ram~586_combout ),
	.datac(gnd),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\ROM1|memROM~6_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~578 .extended_lut = "off";
defparam \RAM|ram~578 .lut_mask = 64'h0033000000000000;
defparam \RAM|ram~578 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N10
dffeas \RAM|ram~271 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~271 .is_wysiwyg = "true";
defparam \RAM|ram~271 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N30
cyclonev_lcell_comb \RAM|ram~287feeder (
// Equation(s):
// \RAM|ram~287feeder_combout  = \CPU|REGA|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGA|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~287feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~287feeder .extended_lut = "off";
defparam \RAM|ram~287feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM|ram~287feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N30
cyclonev_lcell_comb \RAM|ram~580 (
// Equation(s):
// \RAM|ram~580_combout  = ( \ROM1|memROM~6_combout  & ( (\RAM|ram~586_combout  & (!\ROM1|memROM~8_combout  & \ROM1|memROM~10_combout )) ) )

	.dataa(gnd),
	.datab(!\RAM|ram~586_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~580 .extended_lut = "off";
defparam \RAM|ram~580 .lut_mask = 64'h0000000000300030;
defparam \RAM|ram~580 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N32
dffeas \RAM|ram~287 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~287 .is_wysiwyg = "true";
defparam \RAM|ram~287 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N27
cyclonev_lcell_comb \RAM|ram~579 (
// Equation(s):
// \RAM|ram~579_combout  = ( !\ROM1|memROM~6_combout  & ( (\ROM1|memROM~10_combout  & (!\ROM1|memROM~8_combout  & \RAM|ram~570_combout )) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM|ram~570_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~579 .extended_lut = "off";
defparam \RAM|ram~579 .lut_mask = 64'h0404040400000000;
defparam \RAM|ram~579 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N49
dffeas \RAM|ram~279 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~279 .is_wysiwyg = "true";
defparam \RAM|ram~279 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N39
cyclonev_lcell_comb \RAM|ram~581 (
// Equation(s):
// \RAM|ram~581_combout  = ( \RAM|ram~570_combout  & ( (\ROM1|memROM~6_combout  & (!\ROM1|memROM~8_combout  & \ROM1|memROM~10_combout )) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~570_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~581 .extended_lut = "off";
defparam \RAM|ram~581 .lut_mask = 64'h0000000000500050;
defparam \RAM|ram~581 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N44
dffeas \RAM|ram~295 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~295 .is_wysiwyg = "true";
defparam \RAM|ram~295 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N42
cyclonev_lcell_comb \RAM|ram~529 (
// Equation(s):
// \RAM|ram~529_combout  = ( \RAM|ram~295_q  & ( \ROM1|memROM~4_combout  & ( (\RAM|ram~279_q ) # (\ROM1|memROM~6_combout ) ) ) ) # ( !\RAM|ram~295_q  & ( \ROM1|memROM~4_combout  & ( (!\ROM1|memROM~6_combout  & \RAM|ram~279_q ) ) ) ) # ( \RAM|ram~295_q  & ( 
// !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~6_combout  & (\RAM|ram~271_q )) # (\ROM1|memROM~6_combout  & ((\RAM|ram~287_q ))) ) ) ) # ( !\RAM|ram~295_q  & ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~6_combout  & (\RAM|ram~271_q )) # 
// (\ROM1|memROM~6_combout  & ((\RAM|ram~287_q ))) ) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(!\RAM|ram~271_q ),
	.datac(!\RAM|ram~287_q ),
	.datad(!\RAM|ram~279_q ),
	.datae(!\RAM|ram~295_q ),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~529 .extended_lut = "off";
defparam \RAM|ram~529 .lut_mask = 64'h2727272700AA55FF;
defparam \RAM|ram~529 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N30
cyclonev_lcell_comb \RAM|ram~575 (
// Equation(s):
// \RAM|ram~575_combout  = ( \RAM|ram~570_combout  & ( (!\ROM1|memROM~6_combout  & (!\ROM1|memROM~10_combout  & \ROM1|memROM~8_combout )) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~570_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~575 .extended_lut = "off";
defparam \RAM|ram~575 .lut_mask = 64'h0000000000A000A0;
defparam \RAM|ram~575 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N2
dffeas \RAM|ram~55 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~55 .is_wysiwyg = "true";
defparam \RAM|ram~55 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N27
cyclonev_lcell_comb \RAM|ram~574 (
// Equation(s):
// \RAM|ram~574_combout  = ( \RAM|ram~586_combout  & ( !\ROM1|memROM~10_combout  & ( (\ROM1|memROM~8_combout  & !\ROM1|memROM~6_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(!\RAM|ram~586_combout ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~574 .extended_lut = "off";
defparam \RAM|ram~574 .lut_mask = 64'h00000F0000000000;
defparam \RAM|ram~574 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N40
dffeas \RAM|ram~47 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~47 .is_wysiwyg = "true";
defparam \RAM|ram~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N57
cyclonev_lcell_comb \RAM|ram~568 (
// Equation(s):
// \RAM|ram~568_combout  = ( \ROM1|memROM~5_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\ROM1|memROM~1_combout  & !\ROM1|memROM~9_combout )) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~568 .extended_lut = "off";
defparam \RAM|ram~568 .lut_mask = 64'h0000000020202020;
defparam \RAM|ram~568 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N57
cyclonev_lcell_comb \RAM|ram~576 (
// Equation(s):
// \RAM|ram~576_combout  = ( \RAM|ram~568_combout  & ( \ROM1|memROM~8_combout  & ( \RAM|ram~586_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~586_combout ),
	.datad(gnd),
	.datae(!\RAM|ram~568_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~576 .extended_lut = "off";
defparam \RAM|ram~576 .lut_mask = 64'h0000000000000F0F;
defparam \RAM|ram~576 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N19
dffeas \RAM|ram~63 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~63 .is_wysiwyg = "true";
defparam \RAM|ram~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N21
cyclonev_lcell_comb \RAM|ram~577 (
// Equation(s):
// \RAM|ram~577_combout  = ( \RAM|ram~570_combout  & ( (\ROM1|memROM~8_combout  & \RAM|ram~568_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM|ram~568_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~570_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~577 .extended_lut = "off";
defparam \RAM|ram~577 .lut_mask = 64'h00000000000F000F;
defparam \RAM|ram~577 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N50
dffeas \RAM|ram~71 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~71 .is_wysiwyg = "true";
defparam \RAM|ram~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N48
cyclonev_lcell_comb \RAM|ram~528 (
// Equation(s):
// \RAM|ram~528_combout  = ( \RAM|ram~71_q  & ( \ROM1|memROM~4_combout  & ( (\ROM1|memROM~6_combout ) # (\RAM|ram~55_q ) ) ) ) # ( !\RAM|ram~71_q  & ( \ROM1|memROM~4_combout  & ( (\RAM|ram~55_q  & !\ROM1|memROM~6_combout ) ) ) ) # ( \RAM|ram~71_q  & ( 
// !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~6_combout  & (\RAM|ram~47_q )) # (\ROM1|memROM~6_combout  & ((\RAM|ram~63_q ))) ) ) ) # ( !\RAM|ram~71_q  & ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~6_combout  & (\RAM|ram~47_q )) # (\ROM1|memROM~6_combout  
// & ((\RAM|ram~63_q ))) ) ) )

	.dataa(!\RAM|ram~55_q ),
	.datab(!\RAM|ram~47_q ),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\RAM|ram~63_q ),
	.datae(!\RAM|ram~71_q ),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~528 .extended_lut = "off";
defparam \RAM|ram~528 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM|ram~528 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N39
cyclonev_lcell_comb \RAM|ram~31feeder (
// Equation(s):
// \RAM|ram~31feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~31feeder .extended_lut = "off";
defparam \RAM|ram~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N30
cyclonev_lcell_comb \RAM|ram~572 (
// Equation(s):
// \RAM|ram~572_combout  = ( \RAM|ram~586_combout  & ( \RAM|ram~568_combout  & ( !\ROM1|memROM~8_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(gnd),
	.datae(!\RAM|ram~586_combout ),
	.dataf(!\RAM|ram~568_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~572 .extended_lut = "off";
defparam \RAM|ram~572 .lut_mask = 64'h000000000000F0F0;
defparam \RAM|ram~572 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N40
dffeas \RAM|ram~31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~31 .is_wysiwyg = "true";
defparam \RAM|ram~31 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N42
cyclonev_lcell_comb \RAM|ram~571 (
// Equation(s):
// \RAM|ram~571_combout  = ( !\ROM1|memROM~10_combout  & ( !\ROM1|memROM~6_combout  & ( (\RAM|ram~570_combout  & !\ROM1|memROM~8_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RAM|ram~570_combout ),
	.datac(gnd),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~571 .extended_lut = "off";
defparam \RAM|ram~571 .lut_mask = 64'h3300000000000000;
defparam \RAM|ram~571 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N16
dffeas \RAM|ram~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~23 .is_wysiwyg = "true";
defparam \RAM|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N48
cyclonev_lcell_comb \RAM|ram~15feeder (
// Equation(s):
// \RAM|ram~15feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~15feeder .extended_lut = "off";
defparam \RAM|ram~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N33
cyclonev_lcell_comb \RAM|ram~567 (
// Equation(s):
// \RAM|ram~567_combout  = ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~1_combout  & !\CPU|PC|DOUT[8]~DUPLICATE_q ) ) ) # ( !\ROM1|memROM~9_combout  & ( (\ROM1|memROM~1_combout  & (!\CPU|PC|DOUT[8]~DUPLICATE_q  & \ROM1|memROM~5_combout )) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(!\ROM1|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~567 .extended_lut = "off";
defparam \RAM|ram~567 .lut_mask = 64'h0050005050505050;
defparam \RAM|ram~567 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N39
cyclonev_lcell_comb \RAM|ram~569 (
// Equation(s):
// \RAM|ram~569_combout  = ( !\ROM1|memROM~8_combout  & ( !\RAM|ram~567_combout  & ( \RAM|ram~586_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|ram~586_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~8_combout ),
	.dataf(!\RAM|ram~567_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~569 .extended_lut = "off";
defparam \RAM|ram~569 .lut_mask = 64'h0F0F000000000000;
defparam \RAM|ram~569 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N49
dffeas \RAM|ram~15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~15 .is_wysiwyg = "true";
defparam \RAM|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N54
cyclonev_lcell_comb \RAM|ram~573 (
// Equation(s):
// \RAM|ram~573_combout  = ( \RAM|ram~570_combout  & ( (!\ROM1|memROM~8_combout  & \RAM|ram~568_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\RAM|ram~568_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~570_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~573 .extended_lut = "off";
defparam \RAM|ram~573 .lut_mask = 64'h0000000000F000F0;
defparam \RAM|ram~573 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N43
dffeas \RAM|ram~39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~39 .is_wysiwyg = "true";
defparam \RAM|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N3
cyclonev_lcell_comb \RAM|ram~527 (
// Equation(s):
// \RAM|ram~527_combout  = ( \ROM1|memROM~4_combout  & ( \ROM1|memROM~6_combout  & ( \RAM|ram~39_q  ) ) ) # ( !\ROM1|memROM~4_combout  & ( \ROM1|memROM~6_combout  & ( \RAM|ram~31_q  ) ) ) # ( \ROM1|memROM~4_combout  & ( !\ROM1|memROM~6_combout  & ( 
// \RAM|ram~23_q  ) ) ) # ( !\ROM1|memROM~4_combout  & ( !\ROM1|memROM~6_combout  & ( \RAM|ram~15_q  ) ) )

	.dataa(!\RAM|ram~31_q ),
	.datab(!\RAM|ram~23_q ),
	.datac(!\RAM|ram~15_q ),
	.datad(!\RAM|ram~39_q ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~527 .extended_lut = "off";
defparam \RAM|ram~527 .lut_mask = 64'h0F0F3333555500FF;
defparam \RAM|ram~527 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \RAM|ram~531 (
// Equation(s):
// \RAM|ram~531_combout  = ( \RAM|ram~528_combout  & ( \RAM|ram~527_combout  & ( (!\ROM1|memROM~10_combout ) # ((!\ROM1|memROM~8_combout  & ((\RAM|ram~529_combout ))) # (\ROM1|memROM~8_combout  & (\RAM|ram~530_combout ))) ) ) ) # ( !\RAM|ram~528_combout  & ( 
// \RAM|ram~527_combout  & ( (!\ROM1|memROM~10_combout  & (((!\ROM1|memROM~8_combout )))) # (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~8_combout  & ((\RAM|ram~529_combout ))) # (\ROM1|memROM~8_combout  & (\RAM|ram~530_combout )))) ) ) ) # ( 
// \RAM|ram~528_combout  & ( !\RAM|ram~527_combout  & ( (!\ROM1|memROM~10_combout  & (((\ROM1|memROM~8_combout )))) # (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~8_combout  & ((\RAM|ram~529_combout ))) # (\ROM1|memROM~8_combout  & (\RAM|ram~530_combout )))) 
// ) ) ) # ( !\RAM|ram~528_combout  & ( !\RAM|ram~527_combout  & ( (\ROM1|memROM~10_combout  & ((!\ROM1|memROM~8_combout  & ((\RAM|ram~529_combout ))) # (\ROM1|memROM~8_combout  & (\RAM|ram~530_combout )))) ) ) )

	.dataa(!\RAM|ram~530_combout ),
	.datab(!\RAM|ram~529_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM|ram~528_combout ),
	.dataf(!\RAM|ram~527_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~531 .extended_lut = "off";
defparam \RAM|ram~531 .lut_mask = 64'h030503F5F305F3F5;
defparam \RAM|ram~531 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[0]~0 (
// Equation(s):
// \CPU|MUX1|saida_MUX[0]~0_combout  = ( \RAM|ram~531_combout  & ( (\ROM1|memROM~4_combout ) # (\CPU|DECODER|Equal10~0_combout ) ) ) # ( !\RAM|ram~531_combout  & ( (!\CPU|DECODER|Equal10~0_combout  & \ROM1|memROM~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~531_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[0]~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|MUX1|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N3
cyclonev_lcell_comb \ROM1|memROM~12 (
// Equation(s):
// \ROM1|memROM~12_combout  = ( \ROM1|memROM~1_combout  & ( !\ROM1|memROM~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~12 .extended_lut = "off";
defparam \ROM1|memROM~12 .lut_mask = 64'h00000000FF00FF00;
defparam \ROM1|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N24
cyclonev_lcell_comb \ROM1|memROM~11 (
// Equation(s):
// \ROM1|memROM~11_combout  = ( \ROM1|memROM~1_combout  & ( !\ROM1|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(!\ROM1|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~11 .extended_lut = "off";
defparam \ROM1|memROM~11 .lut_mask = 64'h0000FFFF00000000;
defparam \ROM1|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N6
cyclonev_lcell_comb \CPU|DECODER|saida~0 (
// Equation(s):
// \CPU|DECODER|saida~0_combout  = ( \ROM1|memROM~11_combout  & ( (!\CPU|PC|DOUT [8] & !\ROM1|memROM~12_combout ) ) ) # ( !\ROM1|memROM~11_combout  & ( (!\CPU|PC|DOUT [8] & \ROM1|memROM~12_combout ) ) )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida~0 .extended_lut = "off";
defparam \CPU|DECODER|saida~0 .lut_mask = 64'h00AA00AAAA00AA00;
defparam \CPU|DECODER|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N2
dffeas \CPU|REGA|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX1|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N18
cyclonev_lcell_comb \Habilita_HEX3~0 (
// Equation(s):
// \Habilita_HEX3~0_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~13_combout  & (!\CPU|PC|DOUT [8] & (\ROM1|memROM~1_combout  & !\ROM1|memROM~0_combout ))) ) )

	.dataa(!\ROM1|memROM~13_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\ROM1|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_HEX3~0 .extended_lut = "off";
defparam \Habilita_HEX3~0 .lut_mask = 64'h0800080000000000;
defparam \Habilita_HEX3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N51
cyclonev_lcell_comb \Habilita_LED~0 (
// Equation(s):
// \Habilita_LED~0_combout  = ( !\RAM|ram~567_combout  & ( (!\ROM1|memROM~4_combout  & (!\ROM1|memROM~8_combout  & \Habilita_HEX3~0_combout )) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\Habilita_HEX3~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~567_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_LED~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_LED~0 .extended_lut = "off";
defparam \Habilita_LED~0 .lut_mask = 64'h00A000A000000000;
defparam \Habilita_LED~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N52
dffeas \LED_COMBO|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[0] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N52
dffeas \RAM|ram~312 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~312 .is_wysiwyg = "true";
defparam \RAM|ram~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N37
dffeas \RAM|ram~280 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~280 .is_wysiwyg = "true";
defparam \RAM|ram~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N50
dffeas \RAM|ram~328 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~328 .is_wysiwyg = "true";
defparam \RAM|ram~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N11
dffeas \RAM|ram~296 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~296 .is_wysiwyg = "true";
defparam \RAM|ram~296 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \RAM|ram~535 (
// Equation(s):
// \RAM|ram~535_combout  = ( \RAM|ram~328_q  & ( \RAM|ram~296_q  & ( ((!\ROM1|memROM~8_combout  & ((\RAM|ram~280_q ))) # (\ROM1|memROM~8_combout  & (\RAM|ram~312_q ))) # (\ROM1|memROM~6_combout ) ) ) ) # ( !\RAM|ram~328_q  & ( \RAM|ram~296_q  & ( 
// (!\ROM1|memROM~6_combout  & ((!\ROM1|memROM~8_combout  & ((\RAM|ram~280_q ))) # (\ROM1|memROM~8_combout  & (\RAM|ram~312_q )))) # (\ROM1|memROM~6_combout  & (((!\ROM1|memROM~8_combout )))) ) ) ) # ( \RAM|ram~328_q  & ( !\RAM|ram~296_q  & ( 
// (!\ROM1|memROM~6_combout  & ((!\ROM1|memROM~8_combout  & ((\RAM|ram~280_q ))) # (\ROM1|memROM~8_combout  & (\RAM|ram~312_q )))) # (\ROM1|memROM~6_combout  & (((\ROM1|memROM~8_combout )))) ) ) ) # ( !\RAM|ram~328_q  & ( !\RAM|ram~296_q  & ( 
// (!\ROM1|memROM~6_combout  & ((!\ROM1|memROM~8_combout  & ((\RAM|ram~280_q ))) # (\ROM1|memROM~8_combout  & (\RAM|ram~312_q )))) ) ) )

	.dataa(!\RAM|ram~312_q ),
	.datab(!\RAM|ram~280_q ),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM|ram~328_q ),
	.dataf(!\RAM|ram~296_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~535 .extended_lut = "off";
defparam \RAM|ram~535 .lut_mask = 64'h3050305F3F503F5F;
defparam \RAM|ram~535 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N43
dffeas \RAM|ram~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~24 .is_wysiwyg = "true";
defparam \RAM|ram~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N58
dffeas \RAM|ram~40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~40 .is_wysiwyg = "true";
defparam \RAM|ram~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N49
dffeas \RAM|ram~56 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~56 .is_wysiwyg = "true";
defparam \RAM|ram~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N44
dffeas \RAM|ram~72 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~72 .is_wysiwyg = "true";
defparam \RAM|ram~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N42
cyclonev_lcell_comb \RAM|ram~533 (
// Equation(s):
// \RAM|ram~533_combout  = ( \RAM|ram~72_q  & ( \ROM1|memROM~8_combout  & ( (\RAM|ram~56_q ) # (\ROM1|memROM~6_combout ) ) ) ) # ( !\RAM|ram~72_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~6_combout  & \RAM|ram~56_q ) ) ) ) # ( \RAM|ram~72_q  & ( 
// !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~6_combout  & (\RAM|ram~24_q )) # (\ROM1|memROM~6_combout  & ((\RAM|ram~40_q ))) ) ) ) # ( !\RAM|ram~72_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~6_combout  & (\RAM|ram~24_q )) # (\ROM1|memROM~6_combout  
// & ((\RAM|ram~40_q ))) ) ) )

	.dataa(!\RAM|ram~24_q ),
	.datab(!\RAM|ram~40_q ),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\RAM|ram~56_q ),
	.datae(!\RAM|ram~72_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~533 .extended_lut = "off";
defparam \RAM|ram~533 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM|ram~533 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N35
dffeas \RAM|ram~16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~16 .is_wysiwyg = "true";
defparam \RAM|ram~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N25
dffeas \RAM|ram~48 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~48 .is_wysiwyg = "true";
defparam \RAM|ram~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N34
dffeas \RAM|ram~32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~32 .is_wysiwyg = "true";
defparam \RAM|ram~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N23
dffeas \RAM|ram~64 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~64 .is_wysiwyg = "true";
defparam \RAM|ram~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N21
cyclonev_lcell_comb \RAM|ram~532 (
// Equation(s):
// \RAM|ram~532_combout  = ( \RAM|ram~64_q  & ( \ROM1|memROM~8_combout  & ( (\ROM1|memROM~6_combout ) # (\RAM|ram~48_q ) ) ) ) # ( !\RAM|ram~64_q  & ( \ROM1|memROM~8_combout  & ( (\RAM|ram~48_q  & !\ROM1|memROM~6_combout ) ) ) ) # ( \RAM|ram~64_q  & ( 
// !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~6_combout  & (\RAM|ram~16_q )) # (\ROM1|memROM~6_combout  & ((\RAM|ram~32_q ))) ) ) ) # ( !\RAM|ram~64_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~6_combout  & (\RAM|ram~16_q )) # (\ROM1|memROM~6_combout  
// & ((\RAM|ram~32_q ))) ) ) )

	.dataa(!\RAM|ram~16_q ),
	.datab(!\RAM|ram~48_q ),
	.datac(!\RAM|ram~32_q ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(!\RAM|ram~64_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~532 .extended_lut = "off";
defparam \RAM|ram~532 .lut_mask = 64'h550F550F330033FF;
defparam \RAM|ram~532 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N43
dffeas \RAM|ram~272 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~272 .is_wysiwyg = "true";
defparam \RAM|ram~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N52
dffeas \RAM|ram~304 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~304 .is_wysiwyg = "true";
defparam \RAM|ram~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N41
dffeas \RAM|ram~288 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~288 .is_wysiwyg = "true";
defparam \RAM|ram~288 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N2
dffeas \RAM|ram~320 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~320 .is_wysiwyg = "true";
defparam \RAM|ram~320 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N0
cyclonev_lcell_comb \RAM|ram~534 (
// Equation(s):
// \RAM|ram~534_combout  = ( \RAM|ram~320_q  & ( \ROM1|memROM~6_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM|ram~288_q ) ) ) ) # ( !\RAM|ram~320_q  & ( \ROM1|memROM~6_combout  & ( (\RAM|ram~288_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( \RAM|ram~320_q  & ( 
// !\ROM1|memROM~6_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM|ram~272_q )) # (\ROM1|memROM~8_combout  & ((\RAM|ram~304_q ))) ) ) ) # ( !\RAM|ram~320_q  & ( !\ROM1|memROM~6_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM|ram~272_q )) # 
// (\ROM1|memROM~8_combout  & ((\RAM|ram~304_q ))) ) ) )

	.dataa(!\RAM|ram~272_q ),
	.datab(!\RAM|ram~304_q ),
	.datac(!\RAM|ram~288_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM|ram~320_q ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~534 .extended_lut = "off";
defparam \RAM|ram~534 .lut_mask = 64'h553355330F000FFF;
defparam \RAM|ram~534 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \RAM|ram~536 (
// Equation(s):
// \RAM|ram~536_combout  = ( \RAM|ram~532_combout  & ( \RAM|ram~534_combout  & ( (!\ROM1|memROM~4_combout ) # ((!\ROM1|memROM~10_combout  & ((\RAM|ram~533_combout ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~535_combout ))) ) ) ) # ( !\RAM|ram~532_combout  & 
// ( \RAM|ram~534_combout  & ( (!\ROM1|memROM~4_combout  & (((\ROM1|memROM~10_combout )))) # (\ROM1|memROM~4_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM|ram~533_combout ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~535_combout )))) ) ) ) # ( 
// \RAM|ram~532_combout  & ( !\RAM|ram~534_combout  & ( (!\ROM1|memROM~4_combout  & (((!\ROM1|memROM~10_combout )))) # (\ROM1|memROM~4_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM|ram~533_combout ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~535_combout 
// )))) ) ) ) # ( !\RAM|ram~532_combout  & ( !\RAM|ram~534_combout  & ( (\ROM1|memROM~4_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM|ram~533_combout ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~535_combout )))) ) ) )

	.dataa(!\RAM|ram~535_combout ),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM|ram~533_combout ),
	.datae(!\RAM|ram~532_combout ),
	.dataf(!\RAM|ram~534_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~536 .extended_lut = "off";
defparam \RAM|ram~536 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \RAM|ram~536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[1]~1 (
// Equation(s):
// \CPU|MUX1|saida_MUX[1]~1_combout  = ( \RAM|ram~536_combout  & ( (\ROM1|memROM~6_combout ) # (\CPU|DECODER|Equal10~0_combout ) ) ) # ( !\RAM|ram~536_combout  & ( (!\CPU|DECODER|Equal10~0_combout  & \ROM1|memROM~6_combout ) ) )

	.dataa(!\CPU|DECODER|Equal10~0_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[1]~1 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[1]~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \CPU|MUX1|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N56
dffeas \CPU|REGA|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX1|saida_MUX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N33
cyclonev_lcell_comb \LED_COMBO|DOUT[1]~feeder (
// Equation(s):
// \LED_COMBO|DOUT[1]~feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED_COMBO|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED_COMBO|DOUT[1]~feeder .extended_lut = "off";
defparam \LED_COMBO|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED_COMBO|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N35
dffeas \LED_COMBO|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LED_COMBO|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[1] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N23
dffeas \RAM|ram~41 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~41 .is_wysiwyg = "true";
defparam \RAM|ram~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N48
cyclonev_lcell_comb \RAM|ram~33feeder (
// Equation(s):
// \RAM|ram~33feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~33feeder .extended_lut = "off";
defparam \RAM|ram~33feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N49
dffeas \RAM|ram~33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~33 .is_wysiwyg = "true";
defparam \RAM|ram~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N26
dffeas \RAM|ram~73 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~73 .is_wysiwyg = "true";
defparam \RAM|ram~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N8
dffeas \RAM|ram~65 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~65 .is_wysiwyg = "true";
defparam \RAM|ram~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N24
cyclonev_lcell_comb \RAM|ram~539 (
// Equation(s):
// \RAM|ram~539_combout  = ( \RAM|ram~73_q  & ( \RAM|ram~65_q  & ( ((!\ROM1|memROM~4_combout  & ((\RAM|ram~33_q ))) # (\ROM1|memROM~4_combout  & (\RAM|ram~41_q ))) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM|ram~73_q  & ( \RAM|ram~65_q  & ( 
// (!\ROM1|memROM~4_combout  & (((\ROM1|memROM~8_combout ) # (\RAM|ram~33_q )))) # (\ROM1|memROM~4_combout  & (\RAM|ram~41_q  & ((!\ROM1|memROM~8_combout )))) ) ) ) # ( \RAM|ram~73_q  & ( !\RAM|ram~65_q  & ( (!\ROM1|memROM~4_combout  & (((\RAM|ram~33_q  & 
// !\ROM1|memROM~8_combout )))) # (\ROM1|memROM~4_combout  & (((\ROM1|memROM~8_combout )) # (\RAM|ram~41_q ))) ) ) ) # ( !\RAM|ram~73_q  & ( !\RAM|ram~65_q  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~4_combout  & ((\RAM|ram~33_q ))) # 
// (\ROM1|memROM~4_combout  & (\RAM|ram~41_q )))) ) ) )

	.dataa(!\RAM|ram~41_q ),
	.datab(!\RAM|ram~33_q ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM|ram~73_q ),
	.dataf(!\RAM|ram~65_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~539 .extended_lut = "off";
defparam \RAM|ram~539 .lut_mask = 64'h3500350F35F035FF;
defparam \RAM|ram~539 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N22
dffeas \RAM|ram~305 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~305 .is_wysiwyg = "true";
defparam \RAM|ram~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N29
dffeas \RAM|ram~281 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~281 .is_wysiwyg = "true";
defparam \RAM|ram~281 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \RAM|ram~273feeder (
// Equation(s):
// \RAM|ram~273feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~273feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~273feeder .extended_lut = "off";
defparam \RAM|ram~273feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~273feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N41
dffeas \RAM|ram~273 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~273feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~273 .is_wysiwyg = "true";
defparam \RAM|ram~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N2
dffeas \RAM|ram~313 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~313 .is_wysiwyg = "true";
defparam \RAM|ram~313 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N0
cyclonev_lcell_comb \RAM|ram~538 (
// Equation(s):
// \RAM|ram~538_combout  = ( \RAM|ram~313_q  & ( \ROM1|memROM~4_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM|ram~281_q ) ) ) ) # ( !\RAM|ram~313_q  & ( \ROM1|memROM~4_combout  & ( (\RAM|ram~281_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( \RAM|ram~313_q  & ( 
// !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM|ram~273_q ))) # (\ROM1|memROM~8_combout  & (\RAM|ram~305_q )) ) ) ) # ( !\RAM|ram~313_q  & ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM|ram~273_q ))) # 
// (\ROM1|memROM~8_combout  & (\RAM|ram~305_q )) ) ) )

	.dataa(!\RAM|ram~305_q ),
	.datab(!\RAM|ram~281_q ),
	.datac(!\RAM|ram~273_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM|ram~313_q ),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~538 .extended_lut = "off";
defparam \RAM|ram~538 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM|ram~538 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N42
cyclonev_lcell_comb \RAM|ram~17feeder (
// Equation(s):
// \RAM|ram~17feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~17feeder .extended_lut = "off";
defparam \RAM|ram~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N43
dffeas \RAM|ram~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~17 .is_wysiwyg = "true";
defparam \RAM|ram~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N46
dffeas \RAM|ram~25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~25 .is_wysiwyg = "true";
defparam \RAM|ram~25 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N45
cyclonev_lcell_comb \RAM|ram~49feeder (
// Equation(s):
// \RAM|ram~49feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~49feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~49feeder .extended_lut = "off";
defparam \RAM|ram~49feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~49feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N46
dffeas \RAM|ram~49 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~49 .is_wysiwyg = "true";
defparam \RAM|ram~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N38
dffeas \RAM|ram~57 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~57 .is_wysiwyg = "true";
defparam \RAM|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N36
cyclonev_lcell_comb \RAM|ram~537 (
// Equation(s):
// \RAM|ram~537_combout  = ( \RAM|ram~57_q  & ( \ROM1|memROM~8_combout  & ( (\ROM1|memROM~4_combout ) # (\RAM|ram~49_q ) ) ) ) # ( !\RAM|ram~57_q  & ( \ROM1|memROM~8_combout  & ( (\RAM|ram~49_q  & !\ROM1|memROM~4_combout ) ) ) ) # ( \RAM|ram~57_q  & ( 
// !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  & (\RAM|ram~17_q )) # (\ROM1|memROM~4_combout  & ((\RAM|ram~25_q ))) ) ) ) # ( !\RAM|ram~57_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  & (\RAM|ram~17_q )) # (\ROM1|memROM~4_combout  
// & ((\RAM|ram~25_q ))) ) ) )

	.dataa(!\RAM|ram~17_q ),
	.datab(!\RAM|ram~25_q ),
	.datac(!\RAM|ram~49_q ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(!\RAM|ram~57_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~537 .extended_lut = "off";
defparam \RAM|ram~537 .lut_mask = 64'h553355330F000FFF;
defparam \RAM|ram~537 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N37
dffeas \RAM|ram~289 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~289 .is_wysiwyg = "true";
defparam \RAM|ram~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N4
dffeas \RAM|ram~321 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~321 .is_wysiwyg = "true";
defparam \RAM|ram~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N8
dffeas \RAM|ram~297 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~297 .is_wysiwyg = "true";
defparam \RAM|ram~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N8
dffeas \RAM|ram~329 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~329 .is_wysiwyg = "true";
defparam \RAM|ram~329 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N6
cyclonev_lcell_comb \RAM|ram~540 (
// Equation(s):
// \RAM|ram~540_combout  = ( \RAM|ram~329_q  & ( \ROM1|memROM~4_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM|ram~297_q ) ) ) ) # ( !\RAM|ram~329_q  & ( \ROM1|memROM~4_combout  & ( (\RAM|ram~297_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( \RAM|ram~329_q  & ( 
// !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM|ram~289_q )) # (\ROM1|memROM~8_combout  & ((\RAM|ram~321_q ))) ) ) ) # ( !\RAM|ram~329_q  & ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~8_combout  & (\RAM|ram~289_q )) # 
// (\ROM1|memROM~8_combout  & ((\RAM|ram~321_q ))) ) ) )

	.dataa(!\RAM|ram~289_q ),
	.datab(!\RAM|ram~321_q ),
	.datac(!\RAM|ram~297_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM|ram~329_q ),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~540 .extended_lut = "off";
defparam \RAM|ram~540 .lut_mask = 64'h553355330F000FFF;
defparam \RAM|ram~540 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \RAM|ram~541 (
// Equation(s):
// \RAM|ram~541_combout  = ( \RAM|ram~537_combout  & ( \RAM|ram~540_combout  & ( (!\ROM1|memROM~6_combout  & (((!\ROM1|memROM~10_combout ) # (\RAM|ram~538_combout )))) # (\ROM1|memROM~6_combout  & (((\ROM1|memROM~10_combout )) # (\RAM|ram~539_combout ))) ) ) 
// ) # ( !\RAM|ram~537_combout  & ( \RAM|ram~540_combout  & ( (!\ROM1|memROM~6_combout  & (((\ROM1|memROM~10_combout  & \RAM|ram~538_combout )))) # (\ROM1|memROM~6_combout  & (((\ROM1|memROM~10_combout )) # (\RAM|ram~539_combout ))) ) ) ) # ( 
// \RAM|ram~537_combout  & ( !\RAM|ram~540_combout  & ( (!\ROM1|memROM~6_combout  & (((!\ROM1|memROM~10_combout ) # (\RAM|ram~538_combout )))) # (\ROM1|memROM~6_combout  & (\RAM|ram~539_combout  & (!\ROM1|memROM~10_combout ))) ) ) ) # ( !\RAM|ram~537_combout 
//  & ( !\RAM|ram~540_combout  & ( (!\ROM1|memROM~6_combout  & (((\ROM1|memROM~10_combout  & \RAM|ram~538_combout )))) # (\ROM1|memROM~6_combout  & (\RAM|ram~539_combout  & (!\ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(!\RAM|ram~539_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM|ram~538_combout ),
	.datae(!\RAM|ram~537_combout ),
	.dataf(!\RAM|ram~540_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~541 .extended_lut = "off";
defparam \RAM|ram~541 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \RAM|ram~541 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[2]~2 (
// Equation(s):
// \CPU|MUX1|saida_MUX[2]~2_combout  = ( \RAM|ram~541_combout  & ( (\CPU|DECODER|Equal10~0_combout ) # (\ROM1|memROM~8_combout ) ) ) # ( !\RAM|ram~541_combout  & ( (\ROM1|memROM~8_combout  & !\CPU|DECODER|Equal10~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~541_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[2]~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \CPU|MUX1|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N38
dffeas \CPU|REGA|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX1|saida_MUX[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N31
dffeas \LED_COMBO|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[2] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N55
dffeas \RAM|ram~66 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~66 .is_wysiwyg = "true";
defparam \RAM|ram~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N29
dffeas \RAM|ram~50 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~50 .is_wysiwyg = "true";
defparam \RAM|ram~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N13
dffeas \RAM|ram~322 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~322 .is_wysiwyg = "true";
defparam \RAM|ram~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N26
dffeas \RAM|ram~306 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~306 .is_wysiwyg = "true";
defparam \RAM|ram~306 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N24
cyclonev_lcell_comb \RAM|ram~543 (
// Equation(s):
// \RAM|ram~543_combout  = ( \RAM|ram~306_q  & ( \ROM1|memROM~6_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM|ram~66_q )) # (\ROM1|memROM~10_combout  & ((\RAM|ram~322_q ))) ) ) ) # ( !\RAM|ram~306_q  & ( \ROM1|memROM~6_combout  & ( 
// (!\ROM1|memROM~10_combout  & (\RAM|ram~66_q )) # (\ROM1|memROM~10_combout  & ((\RAM|ram~322_q ))) ) ) ) # ( \RAM|ram~306_q  & ( !\ROM1|memROM~6_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM|ram~50_q ) ) ) ) # ( !\RAM|ram~306_q  & ( 
// !\ROM1|memROM~6_combout  & ( (\RAM|ram~50_q  & !\ROM1|memROM~10_combout ) ) ) )

	.dataa(!\RAM|ram~66_q ),
	.datab(!\RAM|ram~50_q ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM|ram~322_q ),
	.datae(!\RAM|ram~306_q ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~543 .extended_lut = "off";
defparam \RAM|ram~543 .lut_mask = 64'h30303F3F505F505F;
defparam \RAM|ram~543 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N31
dffeas \RAM|ram~290 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~290 .is_wysiwyg = "true";
defparam \RAM|ram~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N31
dffeas \RAM|ram~34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~34 .is_wysiwyg = "true";
defparam \RAM|ram~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N9
cyclonev_lcell_comb \RAM|ram~18feeder (
// Equation(s):
// \RAM|ram~18feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~18feeder .extended_lut = "off";
defparam \RAM|ram~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N10
dffeas \RAM|ram~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~18 .is_wysiwyg = "true";
defparam \RAM|ram~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N14
dffeas \RAM|ram~274 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~274 .is_wysiwyg = "true";
defparam \RAM|ram~274 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N12
cyclonev_lcell_comb \RAM|ram~542 (
// Equation(s):
// \RAM|ram~542_combout  = ( \RAM|ram~274_q  & ( \ROM1|memROM~6_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM|ram~34_q ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~290_q )) ) ) ) # ( !\RAM|ram~274_q  & ( \ROM1|memROM~6_combout  & ( 
// (!\ROM1|memROM~10_combout  & ((\RAM|ram~34_q ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~290_q )) ) ) ) # ( \RAM|ram~274_q  & ( !\ROM1|memROM~6_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM|ram~18_q ) ) ) ) # ( !\RAM|ram~274_q  & ( 
// !\ROM1|memROM~6_combout  & ( (\RAM|ram~18_q  & !\ROM1|memROM~10_combout ) ) ) )

	.dataa(!\RAM|ram~290_q ),
	.datab(!\RAM|ram~34_q ),
	.datac(!\RAM|ram~18_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM|ram~274_q ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~542 .extended_lut = "off";
defparam \RAM|ram~542 .lut_mask = 64'h0F000FFF33553355;
defparam \RAM|ram~542 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N2
dffeas \RAM|ram~42 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~42 .is_wysiwyg = "true";
defparam \RAM|ram~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N41
dffeas \RAM|ram~282 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~282 .is_wysiwyg = "true";
defparam \RAM|ram~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N1
dffeas \RAM|ram~26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~26 .is_wysiwyg = "true";
defparam \RAM|ram~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N26
dffeas \RAM|ram~298 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~298 .is_wysiwyg = "true";
defparam \RAM|ram~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N24
cyclonev_lcell_comb \RAM|ram~544 (
// Equation(s):
// \RAM|ram~544_combout  = ( \RAM|ram~298_q  & ( \ROM1|memROM~6_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM|ram~42_q ) ) ) ) # ( !\RAM|ram~298_q  & ( \ROM1|memROM~6_combout  & ( (\RAM|ram~42_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( \RAM|ram~298_q  & ( 
// !\ROM1|memROM~6_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM|ram~26_q ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~282_q )) ) ) ) # ( !\RAM|ram~298_q  & ( !\ROM1|memROM~6_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM|ram~26_q ))) # 
// (\ROM1|memROM~10_combout  & (\RAM|ram~282_q )) ) ) )

	.dataa(!\RAM|ram~42_q ),
	.datab(!\RAM|ram~282_q ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM|ram~26_q ),
	.datae(!\RAM|ram~298_q ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~544 .extended_lut = "off";
defparam \RAM|ram~544 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM|ram~544 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N51
cyclonev_lcell_comb \RAM|ram~314feeder (
// Equation(s):
// \RAM|ram~314feeder_combout  = \CPU|REGA|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGA|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~314feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~314feeder .extended_lut = "off";
defparam \RAM|ram~314feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM|ram~314feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N53
dffeas \RAM|ram~314 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~314feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~314 .is_wysiwyg = "true";
defparam \RAM|ram~314 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N39
cyclonev_lcell_comb \RAM|ram~74feeder (
// Equation(s):
// \RAM|ram~74feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~74feeder .extended_lut = "off";
defparam \RAM|ram~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N41
dffeas \RAM|ram~74 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~74 .is_wysiwyg = "true";
defparam \RAM|ram~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N47
dffeas \RAM|ram~58 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~58 .is_wysiwyg = "true";
defparam \RAM|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N8
dffeas \RAM|ram~330 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~330 .is_wysiwyg = "true";
defparam \RAM|ram~330 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \RAM|ram~545 (
// Equation(s):
// \RAM|ram~545_combout  = ( \RAM|ram~330_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~6_combout ) # (\RAM|ram~314_q ) ) ) ) # ( !\RAM|ram~330_q  & ( \ROM1|memROM~10_combout  & ( (\RAM|ram~314_q  & !\ROM1|memROM~6_combout ) ) ) ) # ( \RAM|ram~330_q  & ( 
// !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~6_combout  & ((\RAM|ram~58_q ))) # (\ROM1|memROM~6_combout  & (\RAM|ram~74_q )) ) ) ) # ( !\RAM|ram~330_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~6_combout  & ((\RAM|ram~58_q ))) # 
// (\ROM1|memROM~6_combout  & (\RAM|ram~74_q )) ) ) )

	.dataa(!\RAM|ram~314_q ),
	.datab(!\RAM|ram~74_q ),
	.datac(!\RAM|ram~58_q ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(!\RAM|ram~330_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~545 .extended_lut = "off";
defparam \RAM|ram~545 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM|ram~545 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N18
cyclonev_lcell_comb \RAM|ram~546 (
// Equation(s):
// \RAM|ram~546_combout  = ( \RAM|ram~544_combout  & ( \RAM|ram~545_combout  & ( ((!\ROM1|memROM~8_combout  & ((\RAM|ram~542_combout ))) # (\ROM1|memROM~8_combout  & (\RAM|ram~543_combout ))) # (\ROM1|memROM~4_combout ) ) ) ) # ( !\RAM|ram~544_combout  & ( 
// \RAM|ram~545_combout  & ( (!\ROM1|memROM~4_combout  & ((!\ROM1|memROM~8_combout  & ((\RAM|ram~542_combout ))) # (\ROM1|memROM~8_combout  & (\RAM|ram~543_combout )))) # (\ROM1|memROM~4_combout  & (\ROM1|memROM~8_combout )) ) ) ) # ( \RAM|ram~544_combout  & 
// ( !\RAM|ram~545_combout  & ( (!\ROM1|memROM~4_combout  & ((!\ROM1|memROM~8_combout  & ((\RAM|ram~542_combout ))) # (\ROM1|memROM~8_combout  & (\RAM|ram~543_combout )))) # (\ROM1|memROM~4_combout  & (!\ROM1|memROM~8_combout )) ) ) ) # ( 
// !\RAM|ram~544_combout  & ( !\RAM|ram~545_combout  & ( (!\ROM1|memROM~4_combout  & ((!\ROM1|memROM~8_combout  & ((\RAM|ram~542_combout ))) # (\ROM1|memROM~8_combout  & (\RAM|ram~543_combout )))) ) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM|ram~543_combout ),
	.datad(!\RAM|ram~542_combout ),
	.datae(!\RAM|ram~544_combout ),
	.dataf(!\RAM|ram~545_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~546 .extended_lut = "off";
defparam \RAM|ram~546 .lut_mask = 64'h028A46CE139B57DF;
defparam \RAM|ram~546 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N0
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[3]~3 (
// Equation(s):
// \CPU|MUX1|saida_MUX[3]~3_combout  = ( \RAM|ram~546_combout  & ( \CPU|DECODER|Equal10~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~546_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[3]~3 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[3]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \CPU|MUX1|saida_MUX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N2
dffeas \CPU|REGA|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX1|saida_MUX[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N15
cyclonev_lcell_comb \LED_COMBO|DOUT[3]~feeder (
// Equation(s):
// \LED_COMBO|DOUT[3]~feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED_COMBO|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED_COMBO|DOUT[3]~feeder .extended_lut = "off";
defparam \LED_COMBO|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED_COMBO|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N17
dffeas \LED_COMBO|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LED_COMBO|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[3] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N55
dffeas \RAM|ram~307 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~307 .is_wysiwyg = "true";
defparam \RAM|ram~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N38
dffeas \RAM|ram~275 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~275 .is_wysiwyg = "true";
defparam \RAM|ram~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N35
dffeas \RAM|ram~315 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~315 .is_wysiwyg = "true";
defparam \RAM|ram~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N53
dffeas \RAM|ram~283 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~283 .is_wysiwyg = "true";
defparam \RAM|ram~283 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N51
cyclonev_lcell_comb \RAM|ram~548 (
// Equation(s):
// \RAM|ram~548_combout  = ( \RAM|ram~283_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  & (\RAM|ram~307_q )) # (\ROM1|memROM~4_combout  & ((\RAM|ram~315_q ))) ) ) ) # ( !\RAM|ram~283_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  
// & (\RAM|ram~307_q )) # (\ROM1|memROM~4_combout  & ((\RAM|ram~315_q ))) ) ) ) # ( \RAM|ram~283_q  & ( !\ROM1|memROM~8_combout  & ( (\RAM|ram~275_q ) # (\ROM1|memROM~4_combout ) ) ) ) # ( !\RAM|ram~283_q  & ( !\ROM1|memROM~8_combout  & ( 
// (!\ROM1|memROM~4_combout  & \RAM|ram~275_q ) ) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\RAM|ram~307_q ),
	.datac(!\RAM|ram~275_q ),
	.datad(!\RAM|ram~315_q ),
	.datae(!\RAM|ram~283_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~548 .extended_lut = "off";
defparam \RAM|ram~548 .lut_mask = 64'h0A0A5F5F22772277;
defparam \RAM|ram~548 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N58
dffeas \RAM|ram~67 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~67 .is_wysiwyg = "true";
defparam \RAM|ram~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N33
cyclonev_lcell_comb \RAM|ram~35feeder (
// Equation(s):
// \RAM|ram~35feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~35feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~35feeder .extended_lut = "off";
defparam \RAM|ram~35feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~35feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N35
dffeas \RAM|ram~35 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~35 .is_wysiwyg = "true";
defparam \RAM|ram~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N16
dffeas \RAM|ram~75 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~75 .is_wysiwyg = "true";
defparam \RAM|ram~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N43
dffeas \RAM|ram~43 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~43 .is_wysiwyg = "true";
defparam \RAM|ram~43 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N36
cyclonev_lcell_comb \RAM|ram~549 (
// Equation(s):
// \RAM|ram~549_combout  = ( \RAM|ram~43_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  & (\RAM|ram~67_q )) # (\ROM1|memROM~4_combout  & ((\RAM|ram~75_q ))) ) ) ) # ( !\RAM|ram~43_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  & 
// (\RAM|ram~67_q )) # (\ROM1|memROM~4_combout  & ((\RAM|ram~75_q ))) ) ) ) # ( \RAM|ram~43_q  & ( !\ROM1|memROM~8_combout  & ( (\RAM|ram~35_q ) # (\ROM1|memROM~4_combout ) ) ) ) # ( !\RAM|ram~43_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  
// & \RAM|ram~35_q ) ) ) )

	.dataa(!\RAM|ram~67_q ),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\RAM|ram~35_q ),
	.datad(!\RAM|ram~75_q ),
	.datae(!\RAM|ram~43_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~549 .extended_lut = "off";
defparam \RAM|ram~549 .lut_mask = 64'h0C0C3F3F44774477;
defparam \RAM|ram~549 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N35
dffeas \RAM|ram~291 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~291 .is_wysiwyg = "true";
defparam \RAM|ram~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N34
dffeas \RAM|ram~331 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~331 .is_wysiwyg = "true";
defparam \RAM|ram~331 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N46
dffeas \RAM|ram~299 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~299 .is_wysiwyg = "true";
defparam \RAM|ram~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N16
dffeas \RAM|ram~323 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~323 .is_wysiwyg = "true";
defparam \RAM|ram~323 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N3
cyclonev_lcell_comb \RAM|ram~550 (
// Equation(s):
// \RAM|ram~550_combout  = ( \RAM|ram~323_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout ) # (\RAM|ram~331_q ) ) ) ) # ( !\RAM|ram~323_q  & ( \ROM1|memROM~8_combout  & ( (\ROM1|memROM~4_combout  & \RAM|ram~331_q ) ) ) ) # ( \RAM|ram~323_q  & ( 
// !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  & (\RAM|ram~291_q )) # (\ROM1|memROM~4_combout  & ((\RAM|ram~299_q ))) ) ) ) # ( !\RAM|ram~323_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  & (\RAM|ram~291_q )) # 
// (\ROM1|memROM~4_combout  & ((\RAM|ram~299_q ))) ) ) )

	.dataa(!\RAM|ram~291_q ),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\RAM|ram~331_q ),
	.datad(!\RAM|ram~299_q ),
	.datae(!\RAM|ram~323_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~550 .extended_lut = "off";
defparam \RAM|ram~550 .lut_mask = 64'h447744770303CFCF;
defparam \RAM|ram~550 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N15
cyclonev_lcell_comb \RAM|ram~19feeder (
// Equation(s):
// \RAM|ram~19feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~19feeder .extended_lut = "off";
defparam \RAM|ram~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N17
dffeas \RAM|ram~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~19 .is_wysiwyg = "true";
defparam \RAM|ram~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N10
dffeas \RAM|ram~51 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~51 .is_wysiwyg = "true";
defparam \RAM|ram~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N3
cyclonev_lcell_comb \RAM|ram~59feeder (
// Equation(s):
// \RAM|ram~59feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~59feeder .extended_lut = "off";
defparam \RAM|ram~59feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~59feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N4
dffeas \RAM|ram~59 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~59 .is_wysiwyg = "true";
defparam \RAM|ram~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N8
dffeas \RAM|ram~27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~27 .is_wysiwyg = "true";
defparam \RAM|ram~27 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N6
cyclonev_lcell_comb \RAM|ram~547 (
// Equation(s):
// \RAM|ram~547_combout  = ( \RAM|ram~27_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  & (\RAM|ram~51_q )) # (\ROM1|memROM~4_combout  & ((\RAM|ram~59_q ))) ) ) ) # ( !\RAM|ram~27_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  & 
// (\RAM|ram~51_q )) # (\ROM1|memROM~4_combout  & ((\RAM|ram~59_q ))) ) ) ) # ( \RAM|ram~27_q  & ( !\ROM1|memROM~8_combout  & ( (\ROM1|memROM~4_combout ) # (\RAM|ram~19_q ) ) ) ) # ( !\RAM|ram~27_q  & ( !\ROM1|memROM~8_combout  & ( (\RAM|ram~19_q  & 
// !\ROM1|memROM~4_combout ) ) ) )

	.dataa(!\RAM|ram~19_q ),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\RAM|ram~51_q ),
	.datad(!\RAM|ram~59_q ),
	.datae(!\RAM|ram~27_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~547 .extended_lut = "off";
defparam \RAM|ram~547 .lut_mask = 64'h444477770C3F0C3F;
defparam \RAM|ram~547 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N18
cyclonev_lcell_comb \RAM|ram~551 (
// Equation(s):
// \RAM|ram~551_combout  = ( \RAM|ram~550_combout  & ( \RAM|ram~547_combout  & ( (!\ROM1|memROM~6_combout  & (((!\ROM1|memROM~10_combout )) # (\RAM|ram~548_combout ))) # (\ROM1|memROM~6_combout  & (((\ROM1|memROM~10_combout ) # (\RAM|ram~549_combout )))) ) ) 
// ) # ( !\RAM|ram~550_combout  & ( \RAM|ram~547_combout  & ( (!\ROM1|memROM~6_combout  & (((!\ROM1|memROM~10_combout )) # (\RAM|ram~548_combout ))) # (\ROM1|memROM~6_combout  & (((\RAM|ram~549_combout  & !\ROM1|memROM~10_combout )))) ) ) ) # ( 
// \RAM|ram~550_combout  & ( !\RAM|ram~547_combout  & ( (!\ROM1|memROM~6_combout  & (\RAM|ram~548_combout  & ((\ROM1|memROM~10_combout )))) # (\ROM1|memROM~6_combout  & (((\ROM1|memROM~10_combout ) # (\RAM|ram~549_combout )))) ) ) ) # ( !\RAM|ram~550_combout 
//  & ( !\RAM|ram~547_combout  & ( (!\ROM1|memROM~6_combout  & (\RAM|ram~548_combout  & ((\ROM1|memROM~10_combout )))) # (\ROM1|memROM~6_combout  & (((\RAM|ram~549_combout  & !\ROM1|memROM~10_combout )))) ) ) )

	.dataa(!\RAM|ram~548_combout ),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\RAM|ram~549_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM|ram~550_combout ),
	.dataf(!\RAM|ram~547_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~551 .extended_lut = "off";
defparam \RAM|ram~551 .lut_mask = 64'h03440377CF44CF77;
defparam \RAM|ram~551 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N24
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[4]~4 (
// Equation(s):
// \CPU|MUX1|saida_MUX[4]~4_combout  = ( \RAM|ram~551_combout  & ( \CPU|DECODER|Equal10~0_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|DECODER|Equal10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~551_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[4]~4 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[4]~4 .lut_mask = 64'h0000000033333333;
defparam \CPU|MUX1|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N26
dffeas \CPU|REGA|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX1|saida_MUX[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N13
dffeas \LED_COMBO|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[4] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N46
dffeas \RAM|ram~44 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~44 .is_wysiwyg = "true";
defparam \RAM|ram~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N52
dffeas \RAM|ram~28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~28 .is_wysiwyg = "true";
defparam \RAM|ram~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N22
dffeas \RAM|ram~284 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~284 .is_wysiwyg = "true";
defparam \RAM|ram~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N8
dffeas \RAM|ram~300 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~300 .is_wysiwyg = "true";
defparam \RAM|ram~300 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N6
cyclonev_lcell_comb \RAM|ram~554 (
// Equation(s):
// \RAM|ram~554_combout  = ( \RAM|ram~300_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~6_combout ) # (\RAM|ram~284_q ) ) ) ) # ( !\RAM|ram~300_q  & ( \ROM1|memROM~10_combout  & ( (\RAM|ram~284_q  & !\ROM1|memROM~6_combout ) ) ) ) # ( \RAM|ram~300_q  & ( 
// !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~6_combout  & ((\RAM|ram~28_q ))) # (\ROM1|memROM~6_combout  & (\RAM|ram~44_q )) ) ) ) # ( !\RAM|ram~300_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~6_combout  & ((\RAM|ram~28_q ))) # 
// (\ROM1|memROM~6_combout  & (\RAM|ram~44_q )) ) ) )

	.dataa(!\RAM|ram~44_q ),
	.datab(!\RAM|ram~28_q ),
	.datac(!\RAM|ram~284_q ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(!\RAM|ram~300_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~554 .extended_lut = "off";
defparam \RAM|ram~554 .lut_mask = 64'h335533550F000FFF;
defparam \RAM|ram~554 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N1
dffeas \RAM|ram~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~20 .is_wysiwyg = "true";
defparam \RAM|ram~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N19
dffeas \RAM|ram~36 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~36 .is_wysiwyg = "true";
defparam \RAM|ram~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N29
dffeas \RAM|ram~276 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~276 .is_wysiwyg = "true";
defparam \RAM|ram~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N50
dffeas \RAM|ram~292 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~292 .is_wysiwyg = "true";
defparam \RAM|ram~292 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N48
cyclonev_lcell_comb \RAM|ram~552 (
// Equation(s):
// \RAM|ram~552_combout  = ( \RAM|ram~292_q  & ( \ROM1|memROM~6_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM|ram~36_q ) ) ) ) # ( !\RAM|ram~292_q  & ( \ROM1|memROM~6_combout  & ( (\RAM|ram~36_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( \RAM|ram~292_q  & ( 
// !\ROM1|memROM~6_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM|ram~20_q )) # (\ROM1|memROM~10_combout  & ((\RAM|ram~276_q ))) ) ) ) # ( !\RAM|ram~292_q  & ( !\ROM1|memROM~6_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM|ram~20_q )) # 
// (\ROM1|memROM~10_combout  & ((\RAM|ram~276_q ))) ) ) )

	.dataa(!\RAM|ram~20_q ),
	.datab(!\RAM|ram~36_q ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM|ram~276_q ),
	.datae(!\RAM|ram~292_q ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~552 .extended_lut = "off";
defparam \RAM|ram~552 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM|ram~552 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N58
dffeas \RAM|ram~308 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~308 .is_wysiwyg = "true";
defparam \RAM|ram~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N14
dffeas \RAM|ram~68 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~68 .is_wysiwyg = "true";
defparam \RAM|ram~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N37
dffeas \RAM|ram~52 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~52 .is_wysiwyg = "true";
defparam \RAM|ram~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N20
dffeas \RAM|ram~324 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~324 .is_wysiwyg = "true";
defparam \RAM|ram~324 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N18
cyclonev_lcell_comb \RAM|ram~553 (
// Equation(s):
// \RAM|ram~553_combout  = ( \RAM|ram~324_q  & ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~6_combout ) # (\RAM|ram~308_q ) ) ) ) # ( !\RAM|ram~324_q  & ( \ROM1|memROM~10_combout  & ( (\RAM|ram~308_q  & !\ROM1|memROM~6_combout ) ) ) ) # ( \RAM|ram~324_q  & ( 
// !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~6_combout  & ((\RAM|ram~52_q ))) # (\ROM1|memROM~6_combout  & (\RAM|ram~68_q )) ) ) ) # ( !\RAM|ram~324_q  & ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~6_combout  & ((\RAM|ram~52_q ))) # 
// (\ROM1|memROM~6_combout  & (\RAM|ram~68_q )) ) ) )

	.dataa(!\RAM|ram~308_q ),
	.datab(!\RAM|ram~68_q ),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\RAM|ram~52_q ),
	.datae(!\RAM|ram~324_q ),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~553 .extended_lut = "off";
defparam \RAM|ram~553 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM|ram~553 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N40
dffeas \RAM|ram~60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~60 .is_wysiwyg = "true";
defparam \RAM|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N36
cyclonev_lcell_comb \RAM|ram~76feeder (
// Equation(s):
// \RAM|ram~76feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~76feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~76feeder .extended_lut = "off";
defparam \RAM|ram~76feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~76feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N37
dffeas \RAM|ram~76 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~76 .is_wysiwyg = "true";
defparam \RAM|ram~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \RAM|ram~316feeder (
// Equation(s):
// \RAM|ram~316feeder_combout  = \CPU|REGA|DOUT [5]

	.dataa(gnd),
	.datab(!\CPU|REGA|DOUT [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~316feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~316feeder .extended_lut = "off";
defparam \RAM|ram~316feeder .lut_mask = 64'h3333333333333333;
defparam \RAM|ram~316feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N50
dffeas \RAM|ram~316 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~316 .is_wysiwyg = "true";
defparam \RAM|ram~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N20
dffeas \RAM|ram~332 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~332 .is_wysiwyg = "true";
defparam \RAM|ram~332 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N18
cyclonev_lcell_comb \RAM|ram~555 (
// Equation(s):
// \RAM|ram~555_combout  = ( \RAM|ram~332_q  & ( \ROM1|memROM~6_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM|ram~76_q ) ) ) ) # ( !\RAM|ram~332_q  & ( \ROM1|memROM~6_combout  & ( (\RAM|ram~76_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( \RAM|ram~332_q  & ( 
// !\ROM1|memROM~6_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM|ram~60_q )) # (\ROM1|memROM~10_combout  & ((\RAM|ram~316_q ))) ) ) ) # ( !\RAM|ram~332_q  & ( !\ROM1|memROM~6_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM|ram~60_q )) # 
// (\ROM1|memROM~10_combout  & ((\RAM|ram~316_q ))) ) ) )

	.dataa(!\RAM|ram~60_q ),
	.datab(!\RAM|ram~76_q ),
	.datac(!\RAM|ram~316_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM|ram~332_q ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~555 .extended_lut = "off";
defparam \RAM|ram~555 .lut_mask = 64'h550F550F330033FF;
defparam \RAM|ram~555 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N48
cyclonev_lcell_comb \RAM|ram~556 (
// Equation(s):
// \RAM|ram~556_combout  = ( \RAM|ram~553_combout  & ( \RAM|ram~555_combout  & ( ((!\ROM1|memROM~4_combout  & ((\RAM|ram~552_combout ))) # (\ROM1|memROM~4_combout  & (\RAM|ram~554_combout ))) # (\ROM1|memROM~8_combout ) ) ) ) # ( !\RAM|ram~553_combout  & ( 
// \RAM|ram~555_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~4_combout  & ((\RAM|ram~552_combout ))) # (\ROM1|memROM~4_combout  & (\RAM|ram~554_combout )))) # (\ROM1|memROM~8_combout  & (\ROM1|memROM~4_combout )) ) ) ) # ( \RAM|ram~553_combout  & 
// ( !\RAM|ram~555_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~4_combout  & ((\RAM|ram~552_combout ))) # (\ROM1|memROM~4_combout  & (\RAM|ram~554_combout )))) # (\ROM1|memROM~8_combout  & (!\ROM1|memROM~4_combout )) ) ) ) # ( 
// !\RAM|ram~553_combout  & ( !\RAM|ram~555_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~4_combout  & ((\RAM|ram~552_combout ))) # (\ROM1|memROM~4_combout  & (\RAM|ram~554_combout )))) ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\RAM|ram~554_combout ),
	.datad(!\RAM|ram~552_combout ),
	.datae(!\RAM|ram~553_combout ),
	.dataf(!\RAM|ram~555_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~556 .extended_lut = "off";
defparam \RAM|ram~556 .lut_mask = 64'h028A46CE139B57DF;
defparam \RAM|ram~556 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N12
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[5]~5 (
// Equation(s):
// \CPU|MUX1|saida_MUX[5]~5_combout  = ( \RAM|ram~556_combout  & ( (\ROM1|memROM~10_combout ) # (\CPU|DECODER|Equal10~0_combout ) ) ) # ( !\RAM|ram~556_combout  & ( (!\CPU|DECODER|Equal10~0_combout  & \ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|DECODER|Equal10~0_combout ),
	.datac(gnd),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~556_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[5]~5 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[5]~5 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \CPU|MUX1|saida_MUX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N14
dffeas \CPU|REGA|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX1|saida_MUX[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N42
cyclonev_lcell_comb \LED_COMBO|DOUT[5]~feeder (
// Equation(s):
// \LED_COMBO|DOUT[5]~feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED_COMBO|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED_COMBO|DOUT[5]~feeder .extended_lut = "off";
defparam \LED_COMBO|DOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED_COMBO|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N44
dffeas \LED_COMBO|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LED_COMBO|DOUT[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[5] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N47
dffeas \RAM|ram~277 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~277 .is_wysiwyg = "true";
defparam \RAM|ram~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N49
dffeas \RAM|ram~317 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~317 .is_wysiwyg = "true";
defparam \RAM|ram~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N19
dffeas \RAM|ram~309 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~309 .is_wysiwyg = "true";
defparam \RAM|ram~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N56
dffeas \RAM|ram~285 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~285 .is_wysiwyg = "true";
defparam \RAM|ram~285 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N54
cyclonev_lcell_comb \RAM|ram~558 (
// Equation(s):
// \RAM|ram~558_combout  = ( \RAM|ram~285_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  & ((\RAM|ram~309_q ))) # (\ROM1|memROM~4_combout  & (\RAM|ram~317_q )) ) ) ) # ( !\RAM|ram~285_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  
// & ((\RAM|ram~309_q ))) # (\ROM1|memROM~4_combout  & (\RAM|ram~317_q )) ) ) ) # ( \RAM|ram~285_q  & ( !\ROM1|memROM~8_combout  & ( (\ROM1|memROM~4_combout ) # (\RAM|ram~277_q ) ) ) ) # ( !\RAM|ram~285_q  & ( !\ROM1|memROM~8_combout  & ( (\RAM|ram~277_q  & 
// !\ROM1|memROM~4_combout ) ) ) )

	.dataa(!\RAM|ram~277_q ),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\RAM|ram~317_q ),
	.datad(!\RAM|ram~309_q ),
	.datae(!\RAM|ram~285_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~558 .extended_lut = "off";
defparam \RAM|ram~558 .lut_mask = 64'h4444777703CF03CF;
defparam \RAM|ram~558 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N53
dffeas \RAM|ram~61 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~61 .is_wysiwyg = "true";
defparam \RAM|ram~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N43
dffeas \RAM|ram~53 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~53 .is_wysiwyg = "true";
defparam \RAM|ram~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N59
dffeas \RAM|ram~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~21 .is_wysiwyg = "true";
defparam \RAM|ram~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N50
dffeas \RAM|ram~29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~29 .is_wysiwyg = "true";
defparam \RAM|ram~29 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N48
cyclonev_lcell_comb \RAM|ram~557 (
// Equation(s):
// \RAM|ram~557_combout  = ( \RAM|ram~29_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  & ((\RAM|ram~53_q ))) # (\ROM1|memROM~4_combout  & (\RAM|ram~61_q )) ) ) ) # ( !\RAM|ram~29_q  & ( \ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  & 
// ((\RAM|ram~53_q ))) # (\ROM1|memROM~4_combout  & (\RAM|ram~61_q )) ) ) ) # ( \RAM|ram~29_q  & ( !\ROM1|memROM~8_combout  & ( (\RAM|ram~21_q ) # (\ROM1|memROM~4_combout ) ) ) ) # ( !\RAM|ram~29_q  & ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~4_combout  
// & \RAM|ram~21_q ) ) ) )

	.dataa(!\RAM|ram~61_q ),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\RAM|ram~53_q ),
	.datad(!\RAM|ram~21_q ),
	.datae(!\RAM|ram~29_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~557 .extended_lut = "off";
defparam \RAM|ram~557 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \RAM|ram~557 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N56
dffeas \RAM|ram~325 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~325 .is_wysiwyg = "true";
defparam \RAM|ram~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N43
dffeas \RAM|ram~333 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~333 .is_wysiwyg = "true";
defparam \RAM|ram~333 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N36
cyclonev_lcell_comb \RAM|ram~293feeder (
// Equation(s):
// \RAM|ram~293feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~293feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~293feeder .extended_lut = "off";
defparam \RAM|ram~293feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~293feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N38
dffeas \RAM|ram~293 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~293 .is_wysiwyg = "true";
defparam \RAM|ram~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N11
dffeas \RAM|ram~301 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~301 .is_wysiwyg = "true";
defparam \RAM|ram~301 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N18
cyclonev_lcell_comb \RAM|ram~560 (
// Equation(s):
// \RAM|ram~560_combout  = ( \ROM1|memROM~4_combout  & ( \ROM1|memROM~8_combout  & ( \RAM|ram~333_q  ) ) ) # ( !\ROM1|memROM~4_combout  & ( \ROM1|memROM~8_combout  & ( \RAM|ram~325_q  ) ) ) # ( \ROM1|memROM~4_combout  & ( !\ROM1|memROM~8_combout  & ( 
// \RAM|ram~301_q  ) ) ) # ( !\ROM1|memROM~4_combout  & ( !\ROM1|memROM~8_combout  & ( \RAM|ram~293_q  ) ) )

	.dataa(!\RAM|ram~325_q ),
	.datab(!\RAM|ram~333_q ),
	.datac(!\RAM|ram~293_q ),
	.datad(!\RAM|ram~301_q ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~560 .extended_lut = "off";
defparam \RAM|ram~560 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM|ram~560 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N45
cyclonev_lcell_comb \RAM|ram~45feeder (
// Equation(s):
// \RAM|ram~45feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~45feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~45feeder .extended_lut = "off";
defparam \RAM|ram~45feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~45feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N46
dffeas \RAM|ram~45 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~45 .is_wysiwyg = "true";
defparam \RAM|ram~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N11
dffeas \RAM|ram~69 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~69 .is_wysiwyg = "true";
defparam \RAM|ram~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N52
dffeas \RAM|ram~37 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~37 .is_wysiwyg = "true";
defparam \RAM|ram~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y6_N32
dffeas \RAM|ram~77 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~77 .is_wysiwyg = "true";
defparam \RAM|ram~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N30
cyclonev_lcell_comb \RAM|ram~559 (
// Equation(s):
// \RAM|ram~559_combout  = ( \RAM|ram~77_q  & ( \ROM1|memROM~4_combout  & ( (\ROM1|memROM~8_combout ) # (\RAM|ram~45_q ) ) ) ) # ( !\RAM|ram~77_q  & ( \ROM1|memROM~4_combout  & ( (\RAM|ram~45_q  & !\ROM1|memROM~8_combout ) ) ) ) # ( \RAM|ram~77_q  & ( 
// !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM|ram~37_q ))) # (\ROM1|memROM~8_combout  & (\RAM|ram~69_q )) ) ) ) # ( !\RAM|ram~77_q  & ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM|ram~37_q ))) # 
// (\ROM1|memROM~8_combout  & (\RAM|ram~69_q )) ) ) )

	.dataa(!\RAM|ram~45_q ),
	.datab(!\RAM|ram~69_q ),
	.datac(!\RAM|ram~37_q ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM|ram~77_q ),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~559 .extended_lut = "off";
defparam \RAM|ram~559 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM|ram~559 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N12
cyclonev_lcell_comb \RAM|ram~561 (
// Equation(s):
// \RAM|ram~561_combout  = ( \RAM|ram~560_combout  & ( \RAM|ram~559_combout  & ( ((!\ROM1|memROM~10_combout  & ((\RAM|ram~557_combout ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~558_combout ))) # (\ROM1|memROM~6_combout ) ) ) ) # ( !\RAM|ram~560_combout  & ( 
// \RAM|ram~559_combout  & ( (!\ROM1|memROM~6_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM|ram~557_combout ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~558_combout )))) # (\ROM1|memROM~6_combout  & (((!\ROM1|memROM~10_combout )))) ) ) ) # ( 
// \RAM|ram~560_combout  & ( !\RAM|ram~559_combout  & ( (!\ROM1|memROM~6_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM|ram~557_combout ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~558_combout )))) # (\ROM1|memROM~6_combout  & (((\ROM1|memROM~10_combout )))) 
// ) ) ) # ( !\RAM|ram~560_combout  & ( !\RAM|ram~559_combout  & ( (!\ROM1|memROM~6_combout  & ((!\ROM1|memROM~10_combout  & ((\RAM|ram~557_combout ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~558_combout )))) ) ) )

	.dataa(!\RAM|ram~558_combout ),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\RAM|ram~557_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM|ram~560_combout ),
	.dataf(!\RAM|ram~559_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~561 .extended_lut = "off";
defparam \RAM|ram~561 .lut_mask = 64'h0C440C773F443F77;
defparam \RAM|ram~561 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N30
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[6]~6 (
// Equation(s):
// \CPU|MUX1|saida_MUX[6]~6_combout  = ( \RAM|ram~561_combout  & ( \CPU|DECODER|Equal10~0_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|DECODER|Equal10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[6]~6 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[6]~6 .lut_mask = 64'h0000000033333333;
defparam \CPU|MUX1|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N32
dffeas \CPU|REGA|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX1|saida_MUX[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N45
cyclonev_lcell_comb \LED_COMBO|DOUT[6]~feeder (
// Equation(s):
// \LED_COMBO|DOUT[6]~feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED_COMBO|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED_COMBO|DOUT[6]~feeder .extended_lut = "off";
defparam \LED_COMBO|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED_COMBO|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N46
dffeas \LED_COMBO|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LED_COMBO|DOUT[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[6] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N52
dffeas \RAM|ram~294 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~294 .is_wysiwyg = "true";
defparam \RAM|ram~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N22
dffeas \RAM|ram~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~22 .is_wysiwyg = "true";
defparam \RAM|ram~22 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N48
cyclonev_lcell_comb \RAM|ram~38feeder (
// Equation(s):
// \RAM|ram~38feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~38feeder .extended_lut = "off";
defparam \RAM|ram~38feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N50
dffeas \RAM|ram~38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~38 .is_wysiwyg = "true";
defparam \RAM|ram~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N26
dffeas \RAM|ram~278 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~278 .is_wysiwyg = "true";
defparam \RAM|ram~278 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N24
cyclonev_lcell_comb \RAM|ram~562 (
// Equation(s):
// \RAM|ram~562_combout  = ( \RAM|ram~278_q  & ( \ROM1|memROM~6_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM|ram~38_q ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~294_q )) ) ) ) # ( !\RAM|ram~278_q  & ( \ROM1|memROM~6_combout  & ( 
// (!\ROM1|memROM~10_combout  & ((\RAM|ram~38_q ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~294_q )) ) ) ) # ( \RAM|ram~278_q  & ( !\ROM1|memROM~6_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM|ram~22_q ) ) ) ) # ( !\RAM|ram~278_q  & ( 
// !\ROM1|memROM~6_combout  & ( (\RAM|ram~22_q  & !\ROM1|memROM~10_combout ) ) ) )

	.dataa(!\RAM|ram~294_q ),
	.datab(!\RAM|ram~22_q ),
	.datac(!\RAM|ram~38_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM|ram~278_q ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~562 .extended_lut = "off";
defparam \RAM|ram~562 .lut_mask = 64'h330033FF0F550F55;
defparam \RAM|ram~562 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y6_N16
dffeas \RAM|ram~70 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~70 .is_wysiwyg = "true";
defparam \RAM|ram~70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N57
cyclonev_lcell_comb \RAM|ram~326feeder (
// Equation(s):
// \RAM|ram~326feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~326feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~326feeder .extended_lut = "off";
defparam \RAM|ram~326feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~326feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N58
dffeas \RAM|ram~326 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~326feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~326 .is_wysiwyg = "true";
defparam \RAM|ram~326 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N6
cyclonev_lcell_comb \RAM|ram~54feeder (
// Equation(s):
// \RAM|ram~54feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~54feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~54feeder .extended_lut = "off";
defparam \RAM|ram~54feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~54feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N7
dffeas \RAM|ram~54 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~54 .is_wysiwyg = "true";
defparam \RAM|ram~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N2
dffeas \RAM|ram~310 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~310 .is_wysiwyg = "true";
defparam \RAM|ram~310 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N0
cyclonev_lcell_comb \RAM|ram~563 (
// Equation(s):
// \RAM|ram~563_combout  = ( \RAM|ram~310_q  & ( \ROM1|memROM~6_combout  & ( (!\ROM1|memROM~10_combout  & (\RAM|ram~70_q )) # (\ROM1|memROM~10_combout  & ((\RAM|ram~326_q ))) ) ) ) # ( !\RAM|ram~310_q  & ( \ROM1|memROM~6_combout  & ( 
// (!\ROM1|memROM~10_combout  & (\RAM|ram~70_q )) # (\ROM1|memROM~10_combout  & ((\RAM|ram~326_q ))) ) ) ) # ( \RAM|ram~310_q  & ( !\ROM1|memROM~6_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM|ram~54_q ) ) ) ) # ( !\RAM|ram~310_q  & ( 
// !\ROM1|memROM~6_combout  & ( (\RAM|ram~54_q  & !\ROM1|memROM~10_combout ) ) ) )

	.dataa(!\RAM|ram~70_q ),
	.datab(!\RAM|ram~326_q ),
	.datac(!\RAM|ram~54_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM|ram~310_q ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~563 .extended_lut = "off";
defparam \RAM|ram~563 .lut_mask = 64'h0F000FFF55335533;
defparam \RAM|ram~563 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N2
dffeas \RAM|ram~46 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~46 .is_wysiwyg = "true";
defparam \RAM|ram~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N13
dffeas \RAM|ram~286 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~579_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~286 .is_wysiwyg = "true";
defparam \RAM|ram~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N10
dffeas \RAM|ram~30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~30 .is_wysiwyg = "true";
defparam \RAM|ram~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N14
dffeas \RAM|ram~302 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~302 .is_wysiwyg = "true";
defparam \RAM|ram~302 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N12
cyclonev_lcell_comb \RAM|ram~564 (
// Equation(s):
// \RAM|ram~564_combout  = ( \RAM|ram~302_q  & ( \ROM1|memROM~6_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM|ram~46_q ) ) ) ) # ( !\RAM|ram~302_q  & ( \ROM1|memROM~6_combout  & ( (\RAM|ram~46_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( \RAM|ram~302_q  & ( 
// !\ROM1|memROM~6_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM|ram~30_q ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~286_q )) ) ) ) # ( !\RAM|ram~302_q  & ( !\ROM1|memROM~6_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM|ram~30_q ))) # 
// (\ROM1|memROM~10_combout  & (\RAM|ram~286_q )) ) ) )

	.dataa(!\RAM|ram~46_q ),
	.datab(!\RAM|ram~286_q ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM|ram~30_q ),
	.datae(!\RAM|ram~302_q ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~564 .extended_lut = "off";
defparam \RAM|ram~564 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM|ram~564 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N30
cyclonev_lcell_comb \RAM|ram~318feeder (
// Equation(s):
// \RAM|ram~318feeder_combout  = \CPU|REGA|DOUT [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGA|DOUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~318feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~318feeder .extended_lut = "off";
defparam \RAM|ram~318feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM|ram~318feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N32
dffeas \RAM|ram~318 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~318 .is_wysiwyg = "true";
defparam \RAM|ram~318 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N12
cyclonev_lcell_comb \RAM|ram~78feeder (
// Equation(s):
// \RAM|ram~78feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~78feeder .extended_lut = "off";
defparam \RAM|ram~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N14
dffeas \RAM|ram~78 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~577_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~78 .is_wysiwyg = "true";
defparam \RAM|ram~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N37
dffeas \RAM|ram~62 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~62 .is_wysiwyg = "true";
defparam \RAM|ram~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N56
dffeas \RAM|ram~334 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~334 .is_wysiwyg = "true";
defparam \RAM|ram~334 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \RAM|ram~565 (
// Equation(s):
// \RAM|ram~565_combout  = ( \RAM|ram~334_q  & ( \ROM1|memROM~6_combout  & ( (\ROM1|memROM~10_combout ) # (\RAM|ram~78_q ) ) ) ) # ( !\RAM|ram~334_q  & ( \ROM1|memROM~6_combout  & ( (\RAM|ram~78_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( \RAM|ram~334_q  & ( 
// !\ROM1|memROM~6_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM|ram~62_q ))) # (\ROM1|memROM~10_combout  & (\RAM|ram~318_q )) ) ) ) # ( !\RAM|ram~334_q  & ( !\ROM1|memROM~6_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM|ram~62_q ))) # 
// (\ROM1|memROM~10_combout  & (\RAM|ram~318_q )) ) ) )

	.dataa(!\RAM|ram~318_q ),
	.datab(!\RAM|ram~78_q ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM|ram~62_q ),
	.datae(!\RAM|ram~334_q ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~565 .extended_lut = "off";
defparam \RAM|ram~565 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM|ram~565 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N54
cyclonev_lcell_comb \RAM|ram~566 (
// Equation(s):
// \RAM|ram~566_combout  = ( \RAM|ram~564_combout  & ( \RAM|ram~565_combout  & ( ((!\ROM1|memROM~8_combout  & (\RAM|ram~562_combout )) # (\ROM1|memROM~8_combout  & ((\RAM|ram~563_combout )))) # (\ROM1|memROM~4_combout ) ) ) ) # ( !\RAM|ram~564_combout  & ( 
// \RAM|ram~565_combout  & ( (!\ROM1|memROM~4_combout  & ((!\ROM1|memROM~8_combout  & (\RAM|ram~562_combout )) # (\ROM1|memROM~8_combout  & ((\RAM|ram~563_combout ))))) # (\ROM1|memROM~4_combout  & (((\ROM1|memROM~8_combout )))) ) ) ) # ( 
// \RAM|ram~564_combout  & ( !\RAM|ram~565_combout  & ( (!\ROM1|memROM~4_combout  & ((!\ROM1|memROM~8_combout  & (\RAM|ram~562_combout )) # (\ROM1|memROM~8_combout  & ((\RAM|ram~563_combout ))))) # (\ROM1|memROM~4_combout  & (((!\ROM1|memROM~8_combout )))) ) 
// ) ) # ( !\RAM|ram~564_combout  & ( !\RAM|ram~565_combout  & ( (!\ROM1|memROM~4_combout  & ((!\ROM1|memROM~8_combout  & (\RAM|ram~562_combout )) # (\ROM1|memROM~8_combout  & ((\RAM|ram~563_combout ))))) ) ) )

	.dataa(!\RAM|ram~562_combout ),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\RAM|ram~563_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM|ram~564_combout ),
	.dataf(!\RAM|ram~565_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~566 .extended_lut = "off";
defparam \RAM|ram~566 .lut_mask = 64'h440C770C443F773F;
defparam \RAM|ram~566 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N36
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[7]~7 (
// Equation(s):
// \CPU|MUX1|saida_MUX[7]~7_combout  = ( \CPU|DECODER|Equal10~0_combout  & ( \RAM|ram~566_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DECODER|Equal10~0_combout ),
	.dataf(!\RAM|ram~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[7]~7 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[7]~7 .lut_mask = 64'h000000000000FFFF;
defparam \CPU|MUX1|saida_MUX[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N38
dffeas \CPU|REGA|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX1|saida_MUX[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N41
dffeas \LED_COMBO|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_LED~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED_COMBO|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LED_COMBO|DOUT[7] .is_wysiwyg = "true";
defparam \LED_COMBO|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \LEDR8|DOUT~0 (
// Equation(s):
// \LEDR8|DOUT~0_combout  = ( \LEDR8|DOUT~q  & ( \Habilita_HEX3~0_combout  & ( (((!\ROM1|memROM~4_combout ) # (\CPU|REGA|DOUT [0])) # (\ROM1|memROM~8_combout )) # (\RAM|ram~567_combout ) ) ) ) # ( !\LEDR8|DOUT~q  & ( \Habilita_HEX3~0_combout  & ( 
// (!\RAM|ram~567_combout  & (!\ROM1|memROM~8_combout  & (\ROM1|memROM~4_combout  & \CPU|REGA|DOUT [0]))) ) ) ) # ( \LEDR8|DOUT~q  & ( !\Habilita_HEX3~0_combout  ) )

	.dataa(!\RAM|ram~567_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\CPU|REGA|DOUT [0]),
	.datae(!\LEDR8|DOUT~q ),
	.dataf(!\Habilita_HEX3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR8|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR8|DOUT~0 .extended_lut = "off";
defparam \LEDR8|DOUT~0 .lut_mask = 64'h0000FFFF0008F7FF;
defparam \LEDR8|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N14
dffeas \LEDR8|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LEDR8|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR8|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR8|DOUT .is_wysiwyg = "true";
defparam \LEDR8|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \LEDR9|DOUT~0 (
// Equation(s):
// \LEDR9|DOUT~0_combout  = ( \LEDR9|DOUT~q  & ( \Habilita_HEX3~0_combout  & ( (((!\RAM|ram~568_combout ) # (\CPU|REGA|DOUT [0])) # (\ROM1|memROM~8_combout )) # (\ROM1|memROM~4_combout ) ) ) ) # ( !\LEDR9|DOUT~q  & ( \Habilita_HEX3~0_combout  & ( 
// (!\ROM1|memROM~4_combout  & (!\ROM1|memROM~8_combout  & (\RAM|ram~568_combout  & \CPU|REGA|DOUT [0]))) ) ) ) # ( \LEDR9|DOUT~q  & ( !\Habilita_HEX3~0_combout  ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\RAM|ram~568_combout ),
	.datad(!\CPU|REGA|DOUT [0]),
	.datae(!\LEDR9|DOUT~q ),
	.dataf(!\Habilita_HEX3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR9|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR9|DOUT~0 .extended_lut = "off";
defparam \LEDR9|DOUT~0 .lut_mask = 64'h0000FFFF0008F7FF;
defparam \LEDR9|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N32
dffeas \LEDR9|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LEDR9|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR9|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR9|DOUT .is_wysiwyg = "true";
defparam \LEDR9|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N12
cyclonev_lcell_comb \Habilita_HEX0~0 (
// Equation(s):
// \Habilita_HEX0~0_combout  = ( \Habilita_HEX3~0_combout  & ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~6_combout  & (\ROM1|memROM~10_combout  & !\ROM1|memROM~8_combout )) ) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\Habilita_HEX3~0_combout ),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_HEX0~0 .extended_lut = "off";
defparam \Habilita_HEX0~0 .lut_mask = 64'h00000A0000000000;
defparam \Habilita_HEX0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N26
dffeas \REG_HEX0|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N38
dffeas \REG_HEX0|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N35
dffeas \REG_HEX0|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N41
dffeas \REG_HEX0|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N9
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[0]~0_combout  = ( \REG_HEX0|DOUT [2] & ( (!\REG_HEX0|DOUT [1] & (!\REG_HEX0|DOUT [0] $ (\REG_HEX0|DOUT [3]))) ) ) # ( !\REG_HEX0|DOUT [2] & ( (\REG_HEX0|DOUT [0] & (!\REG_HEX0|DOUT [1] $ (\REG_HEX0|DOUT [3]))) ) )

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_HEX0|DOUT [1]),
	.datad(!\REG_HEX0|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[0]~0 .lut_mask = 64'h50055005A050A050;
defparam \CONV_HEX0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N27
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[1]~1_combout  = ( \REG_HEX0|DOUT [1] & ( \REG_HEX0|DOUT [3] & ( (\REG_HEX0|DOUT [2]) # (\REG_HEX0|DOUT [0]) ) ) ) # ( !\REG_HEX0|DOUT [1] & ( \REG_HEX0|DOUT [3] & ( (!\REG_HEX0|DOUT [0] & \REG_HEX0|DOUT [2]) ) ) ) # ( 
// \REG_HEX0|DOUT [1] & ( !\REG_HEX0|DOUT [3] & ( (!\REG_HEX0|DOUT [0] & \REG_HEX0|DOUT [2]) ) ) ) # ( !\REG_HEX0|DOUT [1] & ( !\REG_HEX0|DOUT [3] & ( (\REG_HEX0|DOUT [0] & \REG_HEX0|DOUT [2]) ) ) )

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_HEX0|DOUT [2]),
	.datad(gnd),
	.datae(!\REG_HEX0|DOUT [1]),
	.dataf(!\REG_HEX0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[1]~1 .lut_mask = 64'h05050A0A0A0A5F5F;
defparam \CONV_HEX0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N30
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[2]~2_combout  = (!\REG_HEX0|DOUT [2] & (!\REG_HEX0|DOUT [0] & (!\REG_HEX0|DOUT [3] & \REG_HEX0|DOUT [1]))) # (\REG_HEX0|DOUT [2] & (\REG_HEX0|DOUT [3] & ((!\REG_HEX0|DOUT [0]) # (\REG_HEX0|DOUT [1]))))

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(!\REG_HEX0|DOUT [2]),
	.datac(!\REG_HEX0|DOUT [3]),
	.datad(!\REG_HEX0|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[2]~2 .lut_mask = 64'h0283028302830283;
defparam \CONV_HEX0|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N0
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[3]~3_combout  = ( \REG_HEX0|DOUT [0] & ( (!\REG_HEX0|DOUT [2] & (!\REG_HEX0|DOUT [3] & !\REG_HEX0|DOUT [1])) # (\REG_HEX0|DOUT [2] & ((\REG_HEX0|DOUT [1]))) ) ) # ( !\REG_HEX0|DOUT [0] & ( (!\REG_HEX0|DOUT [2] & (\REG_HEX0|DOUT 
// [3] & \REG_HEX0|DOUT [1])) # (\REG_HEX0|DOUT [2] & (!\REG_HEX0|DOUT [3] & !\REG_HEX0|DOUT [1])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX0|DOUT [2]),
	.datac(!\REG_HEX0|DOUT [3]),
	.datad(!\REG_HEX0|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[3]~3 .lut_mask = 64'h300C300CC033C033;
defparam \CONV_HEX0|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N33
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[4]~4_combout  = ( \REG_HEX0|DOUT [2] & ( (!\REG_HEX0|DOUT [3] & ((!\REG_HEX0|DOUT [1]) # (\REG_HEX0|DOUT [0]))) ) ) # ( !\REG_HEX0|DOUT [2] & ( (\REG_HEX0|DOUT [0] & ((!\REG_HEX0|DOUT [1]) # (!\REG_HEX0|DOUT [3]))) ) )

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_HEX0|DOUT [1]),
	.datad(!\REG_HEX0|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[4]~4 .lut_mask = 64'h55505550F500F500;
defparam \CONV_HEX0|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N36
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[5]~5_combout  = ( \REG_HEX0|DOUT [2] & ( (\REG_HEX0|DOUT [0] & (!\REG_HEX0|DOUT [3] $ (!\REG_HEX0|DOUT [1]))) ) ) # ( !\REG_HEX0|DOUT [2] & ( (!\REG_HEX0|DOUT [3] & ((\REG_HEX0|DOUT [1]) # (\REG_HEX0|DOUT [0]))) ) )

	.dataa(!\REG_HEX0|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_HEX0|DOUT [3]),
	.datad(!\REG_HEX0|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[5]~5 .lut_mask = 64'h50F050F005500550;
defparam \CONV_HEX0|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N39
cyclonev_lcell_comb \CONV_HEX0|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX0|rascSaida7seg[6]~6_combout  = ( \REG_HEX0|DOUT [0] & ( (!\REG_HEX0|DOUT [3] & (!\REG_HEX0|DOUT [1] $ (\REG_HEX0|DOUT [2]))) ) ) # ( !\REG_HEX0|DOUT [0] & ( (!\REG_HEX0|DOUT [1] & (!\REG_HEX0|DOUT [3] $ (\REG_HEX0|DOUT [2]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX0|DOUT [3]),
	.datac(!\REG_HEX0|DOUT [1]),
	.datad(!\REG_HEX0|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX0|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX0|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX0|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX0|rascSaida7seg[6]~6 .lut_mask = 64'hC030C030C00CC00C;
defparam \CONV_HEX0|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N51
cyclonev_lcell_comb \Habilita_HEX1~0 (
// Equation(s):
// \Habilita_HEX1~0_combout  = ( \ROM1|memROM~10_combout  & ( \Habilita_HEX3~0_combout  & ( (!\ROM1|memROM~6_combout  & (!\ROM1|memROM~8_combout  & \ROM1|memROM~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~6_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(!\ROM1|memROM~10_combout ),
	.dataf(!\Habilita_HEX3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_HEX1~0 .extended_lut = "off";
defparam \Habilita_HEX1~0 .lut_mask = 64'h00000000000000C0;
defparam \Habilita_HEX1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N49
dffeas \REG_HEX1|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \REG_HEX1|DOUT[1]~feeder (
// Equation(s):
// \REG_HEX1|DOUT[1]~feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX1|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX1|DOUT[1]~feeder .extended_lut = "off";
defparam \REG_HEX1|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX1|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N43
dffeas \REG_HEX1|DOUT[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX1|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N53
dffeas \REG_HEX1|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \REG_HEX1|DOUT[2]~feeder (
// Equation(s):
// \REG_HEX1|DOUT[2]~feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX1|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX1|DOUT[2]~feeder .extended_lut = "off";
defparam \REG_HEX1|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX1|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N25
dffeas \REG_HEX1|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX1|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N15
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[0]~0_combout  = ( \REG_HEX1|DOUT [2] & ( (!\REG_HEX1|DOUT[1]~DUPLICATE_q  & (!\REG_HEX1|DOUT[0]~DUPLICATE_q  $ (\REG_HEX1|DOUT [3]))) ) ) # ( !\REG_HEX1|DOUT [2] & ( (\REG_HEX1|DOUT[0]~DUPLICATE_q  & 
// (!\REG_HEX1|DOUT[1]~DUPLICATE_q  $ (\REG_HEX1|DOUT [3]))) ) )

	.dataa(!\REG_HEX1|DOUT[0]~DUPLICATE_q ),
	.datab(!\REG_HEX1|DOUT[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\REG_HEX1|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[0]~0 .lut_mask = 64'h4411441188448844;
defparam \CONV_HEX1|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[1]~1_combout  = ( \REG_HEX1|DOUT[0]~DUPLICATE_q  & ( (!\REG_HEX1|DOUT[1]~DUPLICATE_q  & (\REG_HEX1|DOUT [2] & !\REG_HEX1|DOUT [3])) # (\REG_HEX1|DOUT[1]~DUPLICATE_q  & ((\REG_HEX1|DOUT [3]))) ) ) # ( !\REG_HEX1|DOUT[0]~DUPLICATE_q 
//  & ( (\REG_HEX1|DOUT [2] & ((\REG_HEX1|DOUT [3]) # (\REG_HEX1|DOUT[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX1|DOUT[1]~DUPLICATE_q ),
	.datac(!\REG_HEX1|DOUT [2]),
	.datad(!\REG_HEX1|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[1]~1 .lut_mask = 64'h030F030F0C330C33;
defparam \CONV_HEX1|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[2]~2_combout  = ( \REG_HEX1|DOUT [2] & ( (\REG_HEX1|DOUT [3] & ((!\REG_HEX1|DOUT[0]~DUPLICATE_q ) # (\REG_HEX1|DOUT[1]~DUPLICATE_q ))) ) ) # ( !\REG_HEX1|DOUT [2] & ( (!\REG_HEX1|DOUT [3] & (\REG_HEX1|DOUT[1]~DUPLICATE_q  & 
// !\REG_HEX1|DOUT[0]~DUPLICATE_q )) ) )

	.dataa(!\REG_HEX1|DOUT [3]),
	.datab(!\REG_HEX1|DOUT[1]~DUPLICATE_q ),
	.datac(!\REG_HEX1|DOUT[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[2]~2 .lut_mask = 64'h2020202051515151;
defparam \CONV_HEX1|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N50
dffeas \REG_HEX1|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N44
dffeas \REG_HEX1|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX1|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX1|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX1|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N57
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[3]~3_combout  = ( \REG_HEX1|DOUT [3] & ( (\REG_HEX1|DOUT [1] & (!\REG_HEX1|DOUT [0] $ (\REG_HEX1|DOUT [2]))) ) ) # ( !\REG_HEX1|DOUT [3] & ( (!\REG_HEX1|DOUT [0] & (!\REG_HEX1|DOUT [1] & \REG_HEX1|DOUT [2])) # (\REG_HEX1|DOUT [0] 
// & (!\REG_HEX1|DOUT [1] $ (\REG_HEX1|DOUT [2]))) ) )

	.dataa(!\REG_HEX1|DOUT [0]),
	.datab(!\REG_HEX1|DOUT [1]),
	.datac(!\REG_HEX1|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[3]~3 .lut_mask = 64'h4949494921212121;
defparam \CONV_HEX1|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N57
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[4]~4_combout  = ( \REG_HEX1|DOUT [2] & ( (!\REG_HEX1|DOUT [3] & ((!\REG_HEX1|DOUT[1]~DUPLICATE_q ) # (\REG_HEX1|DOUT[0]~DUPLICATE_q ))) ) ) # ( !\REG_HEX1|DOUT [2] & ( (\REG_HEX1|DOUT[0]~DUPLICATE_q  & 
// ((!\REG_HEX1|DOUT[1]~DUPLICATE_q ) # (!\REG_HEX1|DOUT [3]))) ) )

	.dataa(!\REG_HEX1|DOUT[0]~DUPLICATE_q ),
	.datab(!\REG_HEX1|DOUT[1]~DUPLICATE_q ),
	.datac(!\REG_HEX1|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[4]~4 .lut_mask = 64'h54545454D0D0D0D0;
defparam \CONV_HEX1|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[5]~5_combout  = ( \REG_HEX1|DOUT [2] & ( (\REG_HEX1|DOUT[0]~DUPLICATE_q  & (!\REG_HEX1|DOUT[1]~DUPLICATE_q  $ (!\REG_HEX1|DOUT [3]))) ) ) # ( !\REG_HEX1|DOUT [2] & ( (!\REG_HEX1|DOUT [3] & ((\REG_HEX1|DOUT[0]~DUPLICATE_q ) # 
// (\REG_HEX1|DOUT[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX1|DOUT[1]~DUPLICATE_q ),
	.datac(!\REG_HEX1|DOUT[0]~DUPLICATE_q ),
	.datad(!\REG_HEX1|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[5]~5 .lut_mask = 64'h3F003F00030C030C;
defparam \CONV_HEX1|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \CONV_HEX1|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX1|rascSaida7seg[6]~6_combout  = ( \REG_HEX1|DOUT [2] & ( (!\REG_HEX1|DOUT[0]~DUPLICATE_q  & (!\REG_HEX1|DOUT[1]~DUPLICATE_q  & \REG_HEX1|DOUT [3])) # (\REG_HEX1|DOUT[0]~DUPLICATE_q  & (\REG_HEX1|DOUT[1]~DUPLICATE_q  & !\REG_HEX1|DOUT [3])) ) ) # 
// ( !\REG_HEX1|DOUT [2] & ( (!\REG_HEX1|DOUT[1]~DUPLICATE_q  & !\REG_HEX1|DOUT [3]) ) )

	.dataa(!\REG_HEX1|DOUT[0]~DUPLICATE_q ),
	.datab(!\REG_HEX1|DOUT[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\REG_HEX1|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX1|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX1|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX1|rascSaida7seg[6]~6 .lut_mask = 64'hCC00CC0011881188;
defparam \CONV_HEX1|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N24
cyclonev_lcell_comb \Habilita_HEX2~0 (
// Equation(s):
// \Habilita_HEX2~0_combout  = ( \Habilita_HEX3~0_combout  & ( (\ROM1|memROM~10_combout  & (!\ROM1|memROM~8_combout  & (\ROM1|memROM~6_combout  & !\ROM1|memROM~4_combout ))) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\Habilita_HEX3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Habilita_HEX2~0 .extended_lut = "off";
defparam \Habilita_HEX2~0 .lut_mask = 64'h0000000004000400;
defparam \Habilita_HEX2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N53
dffeas \REG_HEX2|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N47
dffeas \REG_HEX2|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N43
dffeas \REG_HEX2|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N50
dffeas \REG_HEX2|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX2|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX2|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX2|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N3
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[0]~0_combout  = ( \REG_HEX2|DOUT [1] & ( (!\REG_HEX2|DOUT [2] & (\REG_HEX2|DOUT [3] & \REG_HEX2|DOUT [0])) ) ) # ( !\REG_HEX2|DOUT [1] & ( (!\REG_HEX2|DOUT [2] & (!\REG_HEX2|DOUT [3] & \REG_HEX2|DOUT [0])) # (\REG_HEX2|DOUT [2] & 
// (!\REG_HEX2|DOUT [3] $ (\REG_HEX2|DOUT [0]))) ) )

	.dataa(!\REG_HEX2|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX2|DOUT [3]),
	.datad(!\REG_HEX2|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[0]~0 .lut_mask = 64'h50A550A5000A000A;
defparam \CONV_HEX2|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N24
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[1]~1_combout  = ( \REG_HEX2|DOUT [1] & ( (!\REG_HEX2|DOUT [0] & ((\REG_HEX2|DOUT [2]))) # (\REG_HEX2|DOUT [0] & (\REG_HEX2|DOUT [3])) ) ) # ( !\REG_HEX2|DOUT [1] & ( (\REG_HEX2|DOUT [2] & (!\REG_HEX2|DOUT [3] $ (!\REG_HEX2|DOUT 
// [0]))) ) )

	.dataa(!\REG_HEX2|DOUT [3]),
	.datab(!\REG_HEX2|DOUT [0]),
	.datac(!\REG_HEX2|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[1]~1 .lut_mask = 64'h060606061D1D1D1D;
defparam \CONV_HEX2|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N57
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[2]~2_combout  = ( \REG_HEX2|DOUT [1] & ( (!\REG_HEX2|DOUT [2] & (!\REG_HEX2|DOUT [0] & !\REG_HEX2|DOUT [3])) # (\REG_HEX2|DOUT [2] & ((\REG_HEX2|DOUT [3]))) ) ) # ( !\REG_HEX2|DOUT [1] & ( (\REG_HEX2|DOUT [2] & (!\REG_HEX2|DOUT 
// [0] & \REG_HEX2|DOUT [3])) ) )

	.dataa(!\REG_HEX2|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX2|DOUT [0]),
	.datad(!\REG_HEX2|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[2]~2 .lut_mask = 64'h00500050A055A055;
defparam \CONV_HEX2|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N27
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[3]~3_combout  = ( \REG_HEX2|DOUT [2] & ( (!\REG_HEX2|DOUT [0] & (!\REG_HEX2|DOUT [3] & !\REG_HEX2|DOUT [1])) # (\REG_HEX2|DOUT [0] & ((\REG_HEX2|DOUT [1]))) ) ) # ( !\REG_HEX2|DOUT [2] & ( (!\REG_HEX2|DOUT [3] & (\REG_HEX2|DOUT 
// [0] & !\REG_HEX2|DOUT [1])) # (\REG_HEX2|DOUT [3] & (!\REG_HEX2|DOUT [0] & \REG_HEX2|DOUT [1])) ) )

	.dataa(!\REG_HEX2|DOUT [3]),
	.datab(!\REG_HEX2|DOUT [0]),
	.datac(!\REG_HEX2|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[3]~3 .lut_mask = 64'h2424242483838383;
defparam \CONV_HEX2|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N45
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[4]~4_combout  = ( !\REG_HEX2|DOUT [3] & ( \REG_HEX2|DOUT [1] & ( \REG_HEX2|DOUT [0] ) ) ) # ( \REG_HEX2|DOUT [3] & ( !\REG_HEX2|DOUT [1] & ( (\REG_HEX2|DOUT [0] & !\REG_HEX2|DOUT [2]) ) ) ) # ( !\REG_HEX2|DOUT [3] & ( 
// !\REG_HEX2|DOUT [1] & ( (\REG_HEX2|DOUT [2]) # (\REG_HEX2|DOUT [0]) ) ) )

	.dataa(!\REG_HEX2|DOUT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG_HEX2|DOUT [2]),
	.datae(!\REG_HEX2|DOUT [3]),
	.dataf(!\REG_HEX2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[4]~4 .lut_mask = 64'h55FF550055550000;
defparam \CONV_HEX2|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N48
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[5]~5_combout  = ( \REG_HEX2|DOUT [2] & ( (\REG_HEX2|DOUT [0] & (!\REG_HEX2|DOUT [3] $ (!\REG_HEX2|DOUT [1]))) ) ) # ( !\REG_HEX2|DOUT [2] & ( (!\REG_HEX2|DOUT [3] & ((\REG_HEX2|DOUT [1]) # (\REG_HEX2|DOUT [0]))) ) )

	.dataa(!\REG_HEX2|DOUT [0]),
	.datab(!\REG_HEX2|DOUT [3]),
	.datac(gnd),
	.datad(!\REG_HEX2|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[5]~5 .lut_mask = 64'h44CC44CC11441144;
defparam \CONV_HEX2|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N51
cyclonev_lcell_comb \CONV_HEX2|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX2|rascSaida7seg[6]~6_combout  = ( \REG_HEX2|DOUT [1] & ( (\REG_HEX2|DOUT [0] & (!\REG_HEX2|DOUT [3] & \REG_HEX2|DOUT [2])) ) ) # ( !\REG_HEX2|DOUT [1] & ( (!\REG_HEX2|DOUT [3] & ((!\REG_HEX2|DOUT [2]))) # (\REG_HEX2|DOUT [3] & (!\REG_HEX2|DOUT 
// [0] & \REG_HEX2|DOUT [2])) ) )

	.dataa(!\REG_HEX2|DOUT [0]),
	.datab(!\REG_HEX2|DOUT [3]),
	.datac(gnd),
	.datad(!\REG_HEX2|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX2|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX2|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX2|rascSaida7seg[6]~6 .lut_mask = 64'hCC22CC2200440044;
defparam \CONV_HEX2|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N36
cyclonev_lcell_comb Habilita_HEX3(
// Equation(s):
// \Habilita_HEX3~combout  = ( \Habilita_HEX3~0_combout  & ( \ROM1|memROM~6_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~10_combout  & \ROM1|memROM~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(!\Habilita_HEX3~0_combout ),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Habilita_HEX3.extended_lut = "off";
defparam Habilita_HEX3.lut_mask = 64'h000000000000000C;
defparam Habilita_HEX3.shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N5
dffeas \REG_HEX3|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N0
cyclonev_lcell_comb \REG_HEX3|DOUT[1]~feeder (
// Equation(s):
// \REG_HEX3|DOUT[1]~feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX3|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX3|DOUT[1]~feeder .extended_lut = "off";
defparam \REG_HEX3|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX3|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N1
dffeas \REG_HEX3|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX3|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_HEX3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N55
dffeas \REG_HEX3|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N4
dffeas \REG_HEX3|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX3|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX3|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N33
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[0]~0_combout  = ( \REG_HEX3|DOUT [3] & ( \REG_HEX3|DOUT [0] & ( !\REG_HEX3|DOUT [2] $ (!\REG_HEX3|DOUT [1]) ) ) ) # ( !\REG_HEX3|DOUT [3] & ( \REG_HEX3|DOUT [0] & ( (!\REG_HEX3|DOUT [2] & !\REG_HEX3|DOUT [1]) ) ) ) # ( 
// !\REG_HEX3|DOUT [3] & ( !\REG_HEX3|DOUT [0] & ( (\REG_HEX3|DOUT [2] & !\REG_HEX3|DOUT [1]) ) ) )

	.dataa(gnd),
	.datab(!\REG_HEX3|DOUT [2]),
	.datac(!\REG_HEX3|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX3|DOUT [3]),
	.dataf(!\REG_HEX3|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[0]~0 .lut_mask = 64'h30300000C0C03C3C;
defparam \CONV_HEX3|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[1]~1_combout  = ( \REG_HEX3|DOUT [0] & ( (!\REG_HEX3|DOUT [1] & (!\REG_HEX3|DOUT [3] & \REG_HEX3|DOUT [2])) # (\REG_HEX3|DOUT [1] & (\REG_HEX3|DOUT [3])) ) ) # ( !\REG_HEX3|DOUT [0] & ( (\REG_HEX3|DOUT [2] & ((\REG_HEX3|DOUT [3]) 
// # (\REG_HEX3|DOUT [1]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX3|DOUT [1]),
	.datac(!\REG_HEX3|DOUT [3]),
	.datad(!\REG_HEX3|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[1]~1 .lut_mask = 64'h003F003F03C303C3;
defparam \CONV_HEX3|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N45
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[2]~2_combout  = ( \REG_HEX3|DOUT [3] & ( \REG_HEX3|DOUT [0] & ( (\REG_HEX3|DOUT [2] & \REG_HEX3|DOUT [1]) ) ) ) # ( \REG_HEX3|DOUT [3] & ( !\REG_HEX3|DOUT [0] & ( \REG_HEX3|DOUT [2] ) ) ) # ( !\REG_HEX3|DOUT [3] & ( 
// !\REG_HEX3|DOUT [0] & ( (!\REG_HEX3|DOUT [2] & \REG_HEX3|DOUT [1]) ) ) )

	.dataa(gnd),
	.datab(!\REG_HEX3|DOUT [2]),
	.datac(!\REG_HEX3|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX3|DOUT [3]),
	.dataf(!\REG_HEX3|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[2]~2 .lut_mask = 64'h0C0C333300000303;
defparam \CONV_HEX3|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[3]~3_combout  = ( \REG_HEX3|DOUT [0] & ( (!\REG_HEX3|DOUT [1] & (!\REG_HEX3|DOUT [3] & !\REG_HEX3|DOUT [2])) # (\REG_HEX3|DOUT [1] & ((\REG_HEX3|DOUT [2]))) ) ) # ( !\REG_HEX3|DOUT [0] & ( (!\REG_HEX3|DOUT [1] & (!\REG_HEX3|DOUT 
// [3] & \REG_HEX3|DOUT [2])) # (\REG_HEX3|DOUT [1] & (\REG_HEX3|DOUT [3] & !\REG_HEX3|DOUT [2])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX3|DOUT [1]),
	.datac(!\REG_HEX3|DOUT [3]),
	.datad(!\REG_HEX3|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[3]~3 .lut_mask = 64'h03C003C0C033C033;
defparam \CONV_HEX3|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N21
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[4]~4_combout  = ( \REG_HEX3|DOUT [0] & ( (!\REG_HEX3|DOUT [3]) # ((!\REG_HEX3|DOUT [2] & !\REG_HEX3|DOUT [1])) ) ) # ( !\REG_HEX3|DOUT [0] & ( (\REG_HEX3|DOUT [2] & (!\REG_HEX3|DOUT [1] & !\REG_HEX3|DOUT [3])) ) )

	.dataa(!\REG_HEX3|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX3|DOUT [1]),
	.datad(!\REG_HEX3|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[4]~4 .lut_mask = 64'h50005000FFA0FFA0;
defparam \CONV_HEX3|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N9
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[5]~5_combout  = ( \REG_HEX3|DOUT [1] & ( (!\REG_HEX3|DOUT [3] & ((!\REG_HEX3|DOUT [2]) # (\REG_HEX3|DOUT [0]))) ) ) # ( !\REG_HEX3|DOUT [1] & ( (\REG_HEX3|DOUT [0] & (!\REG_HEX3|DOUT [3] $ (\REG_HEX3|DOUT [2]))) ) )

	.dataa(!\REG_HEX3|DOUT [3]),
	.datab(!\REG_HEX3|DOUT [0]),
	.datac(!\REG_HEX3|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[5]~5 .lut_mask = 64'h21212121A2A2A2A2;
defparam \CONV_HEX3|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \CONV_HEX3|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX3|rascSaida7seg[6]~6_combout  = ( \REG_HEX3|DOUT [1] & ( (\REG_HEX3|DOUT [0] & (!\REG_HEX3|DOUT [3] & \REG_HEX3|DOUT [2])) ) ) # ( !\REG_HEX3|DOUT [1] & ( (!\REG_HEX3|DOUT [3] & ((!\REG_HEX3|DOUT [2]))) # (\REG_HEX3|DOUT [3] & (!\REG_HEX3|DOUT 
// [0] & \REG_HEX3|DOUT [2])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX3|DOUT [0]),
	.datac(!\REG_HEX3|DOUT [3]),
	.datad(!\REG_HEX3|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX3|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX3|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX3|rascSaida7seg[6]~6 .lut_mask = 64'hF00CF00C00300030;
defparam \CONV_HEX3|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N6
cyclonev_lcell_comb Habilita_HEX4(
// Equation(s):
// \Habilita_HEX4~combout  = ( \Habilita_HEX3~0_combout  & ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~6_combout  & (\ROM1|memROM~10_combout  & \ROM1|memROM~8_combout )) ) ) )

	.dataa(!\ROM1|memROM~6_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\Habilita_HEX3~0_combout ),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Habilita_HEX4.extended_lut = "off";
defparam Habilita_HEX4.lut_mask = 64'h0000000A00000000;
defparam Habilita_HEX4.shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N17
dffeas \REG_HEX4|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX4|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX4|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX4|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N14
dffeas \REG_HEX4|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX4|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX4|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX4|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N23
dffeas \REG_HEX4|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX4|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX4|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX4|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N20
dffeas \REG_HEX4|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX4|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX4|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX4|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N54
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[0]~0_combout  = ( \REG_HEX4|DOUT [0] & ( (!\REG_HEX4|DOUT [2] & (!\REG_HEX4|DOUT [3] $ (\REG_HEX4|DOUT [1]))) # (\REG_HEX4|DOUT [2] & (\REG_HEX4|DOUT [3] & !\REG_HEX4|DOUT [1])) ) ) # ( !\REG_HEX4|DOUT [0] & ( (\REG_HEX4|DOUT [2] 
// & (!\REG_HEX4|DOUT [3] & !\REG_HEX4|DOUT [1])) ) )

	.dataa(!\REG_HEX4|DOUT [2]),
	.datab(!\REG_HEX4|DOUT [3]),
	.datac(!\REG_HEX4|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX4|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[0]~0 .lut_mask = 64'h4040404092929292;
defparam \CONV_HEX4|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N57
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[1]~1_combout  = ( \REG_HEX4|DOUT [0] & ( (!\REG_HEX4|DOUT [3] & (\REG_HEX4|DOUT [2] & !\REG_HEX4|DOUT [1])) # (\REG_HEX4|DOUT [3] & ((\REG_HEX4|DOUT [1]))) ) ) # ( !\REG_HEX4|DOUT [0] & ( (\REG_HEX4|DOUT [2] & ((\REG_HEX4|DOUT 
// [1]) # (\REG_HEX4|DOUT [3]))) ) )

	.dataa(!\REG_HEX4|DOUT [2]),
	.datab(!\REG_HEX4|DOUT [3]),
	.datac(gnd),
	.datad(!\REG_HEX4|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX4|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[1]~1 .lut_mask = 64'h1155115544334433;
defparam \CONV_HEX4|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N6
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[2]~2_combout  = ( \REG_HEX4|DOUT [2] & ( (\REG_HEX4|DOUT [3] & ((!\REG_HEX4|DOUT [0]) # (\REG_HEX4|DOUT [1]))) ) ) # ( !\REG_HEX4|DOUT [2] & ( (!\REG_HEX4|DOUT [3] & (!\REG_HEX4|DOUT [0] & \REG_HEX4|DOUT [1])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX4|DOUT [3]),
	.datac(!\REG_HEX4|DOUT [0]),
	.datad(!\REG_HEX4|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX4|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[2]~2 .lut_mask = 64'h00C000C030333033;
defparam \CONV_HEX4|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N18
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[3]~3_combout  = ( \REG_HEX4|DOUT [2] & ( (!\REG_HEX4|DOUT [1] & (!\REG_HEX4|DOUT [3] & !\REG_HEX4|DOUT [0])) # (\REG_HEX4|DOUT [1] & ((\REG_HEX4|DOUT [0]))) ) ) # ( !\REG_HEX4|DOUT [2] & ( (!\REG_HEX4|DOUT [3] & (!\REG_HEX4|DOUT 
// [1] & \REG_HEX4|DOUT [0])) # (\REG_HEX4|DOUT [3] & (\REG_HEX4|DOUT [1] & !\REG_HEX4|DOUT [0])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX4|DOUT [3]),
	.datac(!\REG_HEX4|DOUT [1]),
	.datad(!\REG_HEX4|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX4|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[3]~3 .lut_mask = 64'h03C003C0C00FC00F;
defparam \CONV_HEX4|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N12
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[4]~4_combout  = ( \REG_HEX4|DOUT [2] & ( (!\REG_HEX4|DOUT [3] & ((!\REG_HEX4|DOUT [1]) # (\REG_HEX4|DOUT [0]))) ) ) # ( !\REG_HEX4|DOUT [2] & ( (\REG_HEX4|DOUT [0] & ((!\REG_HEX4|DOUT [1]) # (!\REG_HEX4|DOUT [3]))) ) )

	.dataa(!\REG_HEX4|DOUT [1]),
	.datab(gnd),
	.datac(!\REG_HEX4|DOUT [0]),
	.datad(!\REG_HEX4|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX4|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[4]~4 .lut_mask = 64'h0F0A0F0AAF00AF00;
defparam \CONV_HEX4|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N21
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[5]~5_combout  = ( \REG_HEX4|DOUT [0] & ( !\REG_HEX4|DOUT [3] $ (((\REG_HEX4|DOUT [2] & !\REG_HEX4|DOUT [1]))) ) ) # ( !\REG_HEX4|DOUT [0] & ( (!\REG_HEX4|DOUT [3] & (!\REG_HEX4|DOUT [2] & \REG_HEX4|DOUT [1])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX4|DOUT [3]),
	.datac(!\REG_HEX4|DOUT [2]),
	.datad(!\REG_HEX4|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX4|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[5]~5 .lut_mask = 64'h00C000C0C3CCC3CC;
defparam \CONV_HEX4|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N15
cyclonev_lcell_comb \CONV_HEX4|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX4|rascSaida7seg[6]~6_combout  = (!\REG_HEX4|DOUT [0] & (!\REG_HEX4|DOUT [1] & (!\REG_HEX4|DOUT [3] $ (\REG_HEX4|DOUT [2])))) # (\REG_HEX4|DOUT [0] & (!\REG_HEX4|DOUT [3] & (!\REG_HEX4|DOUT [1] $ (\REG_HEX4|DOUT [2]))))

	.dataa(!\REG_HEX4|DOUT [1]),
	.datab(!\REG_HEX4|DOUT [0]),
	.datac(!\REG_HEX4|DOUT [3]),
	.datad(!\REG_HEX4|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX4|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX4|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX4|rascSaida7seg[6]~6 .lut_mask = 64'hA018A018A018A018;
defparam \CONV_HEX4|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N9
cyclonev_lcell_comb Habilita_HEX5(
// Equation(s):
// \Habilita_HEX5~combout  = ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~8_combout  & (\Habilita_HEX3~0_combout  & (\ROM1|memROM~4_combout  & !\ROM1|memROM~6_combout ))) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(!\Habilita_HEX3~0_combout ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Habilita_HEX5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Habilita_HEX5.extended_lut = "off";
defparam Habilita_HEX5.lut_mask = 64'h0000000001000100;
defparam Habilita_HEX5.shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N11
dffeas \REG_HEX5|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX5|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX5|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX5|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N12
cyclonev_lcell_comb \REG_HEX5|DOUT[1]~feeder (
// Equation(s):
// \REG_HEX5|DOUT[1]~feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX5|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX5|DOUT[1]~feeder .extended_lut = "off";
defparam \REG_HEX5|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX5|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N14
dffeas \REG_HEX5|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX5|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_HEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX5|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX5|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX5|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N7
dffeas \REG_HEX5|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX5|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX5|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX5|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N15
cyclonev_lcell_comb \REG_HEX5|DOUT[3]~feeder (
// Equation(s):
// \REG_HEX5|DOUT[3]~feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX5|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX5|DOUT[3]~feeder .extended_lut = "off";
defparam \REG_HEX5|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX5|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N17
dffeas \REG_HEX5|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX5|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Habilita_HEX5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX5|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX5|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX5|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N30
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[0]~0 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[0]~0_combout  = ( \REG_HEX5|DOUT [0] & ( \REG_HEX5|DOUT [3] & ( !\REG_HEX5|DOUT [2] $ (!\REG_HEX5|DOUT [1]) ) ) ) # ( \REG_HEX5|DOUT [0] & ( !\REG_HEX5|DOUT [3] & ( (!\REG_HEX5|DOUT [2] & !\REG_HEX5|DOUT [1]) ) ) ) # ( 
// !\REG_HEX5|DOUT [0] & ( !\REG_HEX5|DOUT [3] & ( (\REG_HEX5|DOUT [2] & !\REG_HEX5|DOUT [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_HEX5|DOUT [2]),
	.datad(!\REG_HEX5|DOUT [1]),
	.datae(!\REG_HEX5|DOUT [0]),
	.dataf(!\REG_HEX5|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[0]~0 .lut_mask = 64'h0F00F00000000FF0;
defparam \CONV_HEX5|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N48
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[1]~1 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[1]~1_combout  = ( \REG_HEX5|DOUT [3] & ( (!\REG_HEX5|DOUT [0] & ((\REG_HEX5|DOUT [2]))) # (\REG_HEX5|DOUT [0] & (\REG_HEX5|DOUT [1])) ) ) # ( !\REG_HEX5|DOUT [3] & ( (\REG_HEX5|DOUT [2] & (!\REG_HEX5|DOUT [0] $ (!\REG_HEX5|DOUT 
// [1]))) ) )

	.dataa(!\REG_HEX5|DOUT [0]),
	.datab(!\REG_HEX5|DOUT [1]),
	.datac(!\REG_HEX5|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX5|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[1]~1 .lut_mask = 64'h060606061B1B1B1B;
defparam \CONV_HEX5|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N51
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[2]~2 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[2]~2_combout  = ( \REG_HEX5|DOUT [3] & ( (\REG_HEX5|DOUT [2] & ((!\REG_HEX5|DOUT [0]) # (\REG_HEX5|DOUT [1]))) ) ) # ( !\REG_HEX5|DOUT [3] & ( (!\REG_HEX5|DOUT [0] & (\REG_HEX5|DOUT [1] & !\REG_HEX5|DOUT [2])) ) )

	.dataa(!\REG_HEX5|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_HEX5|DOUT [1]),
	.datad(!\REG_HEX5|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX5|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[2]~2 .lut_mask = 64'h0A000A0000AF00AF;
defparam \CONV_HEX5|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N54
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[3]~3 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[3]~3_combout  = ( \REG_HEX5|DOUT [0] & ( \REG_HEX5|DOUT [3] & ( (\REG_HEX5|DOUT [2] & \REG_HEX5|DOUT [1]) ) ) ) # ( !\REG_HEX5|DOUT [0] & ( \REG_HEX5|DOUT [3] & ( (!\REG_HEX5|DOUT [2] & \REG_HEX5|DOUT [1]) ) ) ) # ( \REG_HEX5|DOUT 
// [0] & ( !\REG_HEX5|DOUT [3] & ( !\REG_HEX5|DOUT [2] $ (\REG_HEX5|DOUT [1]) ) ) ) # ( !\REG_HEX5|DOUT [0] & ( !\REG_HEX5|DOUT [3] & ( (\REG_HEX5|DOUT [2] & !\REG_HEX5|DOUT [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_HEX5|DOUT [2]),
	.datad(!\REG_HEX5|DOUT [1]),
	.datae(!\REG_HEX5|DOUT [0]),
	.dataf(!\REG_HEX5|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[3]~3 .lut_mask = 64'h0F00F00F00F0000F;
defparam \CONV_HEX5|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N36
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[4]~4 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[4]~4_combout  = ( \REG_HEX5|DOUT [3] & ( (!\REG_HEX5|DOUT [1] & (\REG_HEX5|DOUT [0] & !\REG_HEX5|DOUT [2])) ) ) # ( !\REG_HEX5|DOUT [3] & ( ((!\REG_HEX5|DOUT [1] & \REG_HEX5|DOUT [2])) # (\REG_HEX5|DOUT [0]) ) )

	.dataa(gnd),
	.datab(!\REG_HEX5|DOUT [1]),
	.datac(!\REG_HEX5|DOUT [0]),
	.datad(!\REG_HEX5|DOUT [2]),
	.datae(gnd),
	.dataf(!\REG_HEX5|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[4]~4 .lut_mask = 64'h0FCF0FCF0C000C00;
defparam \CONV_HEX5|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N45
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[5]~5 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[5]~5_combout  = ( \REG_HEX5|DOUT [2] & ( (\REG_HEX5|DOUT [0] & (!\REG_HEX5|DOUT [3] $ (!\REG_HEX5|DOUT [1]))) ) ) # ( !\REG_HEX5|DOUT [2] & ( (!\REG_HEX5|DOUT [3] & ((\REG_HEX5|DOUT [1]) # (\REG_HEX5|DOUT [0]))) ) )

	.dataa(!\REG_HEX5|DOUT [0]),
	.datab(!\REG_HEX5|DOUT [3]),
	.datac(!\REG_HEX5|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX5|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[5]~5 .lut_mask = 64'h4C4C14144C4C1414;
defparam \CONV_HEX5|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N24
cyclonev_lcell_comb \CONV_HEX5|rascSaida7seg[6]~6 (
// Equation(s):
// \CONV_HEX5|rascSaida7seg[6]~6_combout  = ( !\REG_HEX5|DOUT [0] & ( \REG_HEX5|DOUT [3] & ( (\REG_HEX5|DOUT [2] & !\REG_HEX5|DOUT [1]) ) ) ) # ( \REG_HEX5|DOUT [0] & ( !\REG_HEX5|DOUT [3] & ( !\REG_HEX5|DOUT [2] $ (\REG_HEX5|DOUT [1]) ) ) ) # ( 
// !\REG_HEX5|DOUT [0] & ( !\REG_HEX5|DOUT [3] & ( (!\REG_HEX5|DOUT [2] & !\REG_HEX5|DOUT [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REG_HEX5|DOUT [2]),
	.datad(!\REG_HEX5|DOUT [1]),
	.datae(!\REG_HEX5|DOUT [0]),
	.dataf(!\REG_HEX5|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONV_HEX5|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONV_HEX5|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \CONV_HEX5|rascSaida7seg[6]~6 .lut_mask = 64'hF000F00F0F000000;
defparam \CONV_HEX5|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N18
cyclonev_lcell_comb \ROM1|memROM~14 (
// Equation(s):
// \ROM1|memROM~14_combout  = ( \ROM1|memROM~1_combout  & ( \ROM1|memROM~3_combout  ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~14 .extended_lut = "off";
defparam \ROM1|memROM~14 .lut_mask = 64'h0000333300003333;
defparam \ROM1|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N30
cyclonev_lcell_comb \CPU|ULA1|Add0~34 (
// Equation(s):
// \CPU|ULA1|Add0~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|ULA1|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~34 .extended_lut = "off";
defparam \CPU|ULA1|Add0~34 .lut_mask = 64'h000000000000FFFF;
defparam \CPU|ULA1|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N33
cyclonev_lcell_comb \CPU|ULA1|Add0~1 (
// Equation(s):
// \CPU|ULA1|Add0~1_sumout  = SUM(( (!\CPU|DECODER|Equal10~0_combout  & (((!\ROM1|memROM~14_combout )) # (\CPU|PC|DOUT [8]))) # (\CPU|DECODER|Equal10~0_combout  & (((!\RAM|ram~531_combout )))) ) + ( \CPU|REGA|DOUT [0] ) + ( \CPU|ULA1|Add0~34_cout  ))
// \CPU|ULA1|Add0~2  = CARRY(( (!\CPU|DECODER|Equal10~0_combout  & (((!\ROM1|memROM~14_combout )) # (\CPU|PC|DOUT [8]))) # (\CPU|DECODER|Equal10~0_combout  & (((!\RAM|ram~531_combout )))) ) + ( \CPU|REGA|DOUT [0] ) + ( \CPU|ULA1|Add0~34_cout  ))

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\CPU|DECODER|Equal10~0_combout ),
	.datad(!\RAM|ram~531_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~1_sumout ),
	.cout(\CPU|ULA1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~1 .extended_lut = "off";
defparam \CPU|ULA1|Add0~1 .lut_mask = 64'h0000FF000000DFD0;
defparam \CPU|ULA1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N3
cyclonev_lcell_comb \CPU|ULA1|saida[0]~0 (
// Equation(s):
// \CPU|ULA1|saida[0]~0_combout  = ( \CPU|ULA1|Add0~1_sumout  & ( (!\CPU|DECODER|saida~0_combout ) # (\CPU|MUX1|saida_MUX[0]~0_combout ) ) ) # ( !\CPU|ULA1|Add0~1_sumout  & ( (\CPU|MUX1|saida_MUX[0]~0_combout  & \CPU|DECODER|saida~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|MUX1|saida_MUX[0]~0_combout ),
	.datad(!\CPU|DECODER|saida~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[0]~0 .extended_lut = "off";
defparam \CPU|ULA1|saida[0]~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|ULA1|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N45
cyclonev_lcell_comb \ROM1|memROM~15 (
// Equation(s):
// \ROM1|memROM~15_combout  = ( \ROM1|memROM~1_combout  & ( \ROM1|memROM~5_combout  ) )

	.dataa(!\ROM1|memROM~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~15 .extended_lut = "off";
defparam \ROM1|memROM~15 .lut_mask = 64'h0000555500005555;
defparam \ROM1|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N36
cyclonev_lcell_comb \CPU|ULA1|Add0~5 (
// Equation(s):
// \CPU|ULA1|Add0~5_sumout  = SUM(( \CPU|REGA|DOUT [1] ) + ( (!\CPU|DECODER|Equal10~0_combout  & (((!\ROM1|memROM~15_combout )) # (\CPU|PC|DOUT [8]))) # (\CPU|DECODER|Equal10~0_combout  & (((!\RAM|ram~536_combout )))) ) + ( \CPU|ULA1|Add0~2  ))
// \CPU|ULA1|Add0~6  = CARRY(( \CPU|REGA|DOUT [1] ) + ( (!\CPU|DECODER|Equal10~0_combout  & (((!\ROM1|memROM~15_combout )) # (\CPU|PC|DOUT [8]))) # (\CPU|DECODER|Equal10~0_combout  & (((!\RAM|ram~536_combout )))) ) + ( \CPU|ULA1|Add0~2  ))

	.dataa(!\CPU|DECODER|Equal10~0_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM1|memROM~15_combout ),
	.datad(!\CPU|REGA|DOUT [1]),
	.datae(gnd),
	.dataf(!\RAM|ram~536_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~5_sumout ),
	.cout(\CPU|ULA1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~5 .extended_lut = "off";
defparam \CPU|ULA1|Add0~5 .lut_mask = 64'h0000085D000000FF;
defparam \CPU|ULA1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N57
cyclonev_lcell_comb \CPU|ULA1|saida[1]~1 (
// Equation(s):
// \CPU|ULA1|saida[1]~1_combout  = ( \CPU|ULA1|Add0~5_sumout  & ( (!\CPU|DECODER|saida~0_combout ) # (\CPU|MUX1|saida_MUX[1]~1_combout ) ) ) # ( !\CPU|ULA1|Add0~5_sumout  & ( (\CPU|MUX1|saida_MUX[1]~1_combout  & \CPU|DECODER|saida~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|MUX1|saida_MUX[1]~1_combout ),
	.datad(!\CPU|DECODER|saida~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[1]~1 .extended_lut = "off";
defparam \CPU|ULA1|saida[1]~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|ULA1|saida[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N21
cyclonev_lcell_comb \ROM1|memROM~16 (
// Equation(s):
// \ROM1|memROM~16_combout  = ( \ROM1|memROM~7_combout  & ( \ROM1|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~7_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~16 .extended_lut = "off";
defparam \ROM1|memROM~16 .lut_mask = 64'h000000000000FFFF;
defparam \ROM1|memROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N39
cyclonev_lcell_comb \CPU|ULA1|Add0~9 (
// Equation(s):
// \CPU|ULA1|Add0~9_sumout  = SUM(( (!\CPU|DECODER|Equal10~0_combout  & (((!\ROM1|memROM~16_combout )) # (\CPU|PC|DOUT [8]))) # (\CPU|DECODER|Equal10~0_combout  & (((!\RAM|ram~541_combout )))) ) + ( \CPU|REGA|DOUT [2] ) + ( \CPU|ULA1|Add0~6  ))
// \CPU|ULA1|Add0~10  = CARRY(( (!\CPU|DECODER|Equal10~0_combout  & (((!\ROM1|memROM~16_combout )) # (\CPU|PC|DOUT [8]))) # (\CPU|DECODER|Equal10~0_combout  & (((!\RAM|ram~541_combout )))) ) + ( \CPU|REGA|DOUT [2] ) + ( \CPU|ULA1|Add0~6  ))

	.dataa(!\CPU|DECODER|Equal10~0_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(!\RAM|ram~541_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~9_sumout ),
	.cout(\CPU|ULA1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~9 .extended_lut = "off";
defparam \CPU|ULA1|Add0~9 .lut_mask = 64'h0000FF000000F7A2;
defparam \CPU|ULA1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N39
cyclonev_lcell_comb \CPU|ULA1|saida[2]~2 (
// Equation(s):
// \CPU|ULA1|saida[2]~2_combout  = ( \CPU|DECODER|saida~0_combout  & ( \CPU|MUX1|saida_MUX[2]~2_combout  ) ) # ( !\CPU|DECODER|saida~0_combout  & ( \CPU|ULA1|Add0~9_sumout  ) )

	.dataa(!\CPU|MUX1|saida_MUX[2]~2_combout ),
	.datab(gnd),
	.datac(!\CPU|ULA1|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[2]~2 .extended_lut = "off";
defparam \CPU|ULA1|saida[2]~2 .lut_mask = 64'h0F0F0F0F55555555;
defparam \CPU|ULA1|saida[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N42
cyclonev_lcell_comb \CPU|ULA1|Add0~13 (
// Equation(s):
// \CPU|ULA1|Add0~13_sumout  = SUM(( \CPU|REGA|DOUT [3] ) + ( (!\RAM|ram~546_combout ) # ((\ROM1|memROM~12_combout  & (!\CPU|PC|DOUT [8] & !\ROM1|memROM~11_combout ))) ) + ( \CPU|ULA1|Add0~10  ))
// \CPU|ULA1|Add0~14  = CARRY(( \CPU|REGA|DOUT [3] ) + ( (!\RAM|ram~546_combout ) # ((\ROM1|memROM~12_combout  & (!\CPU|PC|DOUT [8] & !\ROM1|memROM~11_combout ))) ) + ( \CPU|ULA1|Add0~10  ))

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\CPU|REGA|DOUT [3]),
	.datae(gnd),
	.dataf(!\RAM|ram~546_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~13_sumout ),
	.cout(\CPU|ULA1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~13 .extended_lut = "off";
defparam \CPU|ULA1|Add0~13 .lut_mask = 64'h000000BF000000FF;
defparam \CPU|ULA1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N27
cyclonev_lcell_comb \CPU|ULA1|saida[3]~3 (
// Equation(s):
// \CPU|ULA1|saida[3]~3_combout  = ( \CPU|ULA1|Add0~13_sumout  & ( (!\CPU|DECODER|saida~0_combout ) # (\CPU|MUX1|saida_MUX[3]~3_combout ) ) ) # ( !\CPU|ULA1|Add0~13_sumout  & ( (\CPU|DECODER|saida~0_combout  & \CPU|MUX1|saida_MUX[3]~3_combout ) ) )

	.dataa(!\CPU|DECODER|saida~0_combout ),
	.datab(gnd),
	.datac(!\CPU|MUX1|saida_MUX[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[3]~3 .extended_lut = "off";
defparam \CPU|ULA1|saida[3]~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \CPU|ULA1|saida[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N45
cyclonev_lcell_comb \CPU|ULA1|Add0~17 (
// Equation(s):
// \CPU|ULA1|Add0~17_sumout  = SUM(( \CPU|REGA|DOUT [4] ) + ( (!\RAM|ram~551_combout ) # ((\ROM1|memROM~12_combout  & (!\CPU|PC|DOUT [8] & !\ROM1|memROM~11_combout ))) ) + ( \CPU|ULA1|Add0~14  ))
// \CPU|ULA1|Add0~18  = CARRY(( \CPU|REGA|DOUT [4] ) + ( (!\RAM|ram~551_combout ) # ((\ROM1|memROM~12_combout  & (!\CPU|PC|DOUT [8] & !\ROM1|memROM~11_combout ))) ) + ( \CPU|ULA1|Add0~14  ))

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\CPU|REGA|DOUT [4]),
	.datae(gnd),
	.dataf(!\RAM|ram~551_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~17_sumout ),
	.cout(\CPU|ULA1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~17 .extended_lut = "off";
defparam \CPU|ULA1|Add0~17 .lut_mask = 64'h000000BF000000FF;
defparam \CPU|ULA1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N24
cyclonev_lcell_comb \CPU|ULA1|saida[4]~4 (
// Equation(s):
// \CPU|ULA1|saida[4]~4_combout  = ( \CPU|ULA1|Add0~17_sumout  & ( (!\CPU|DECODER|saida~0_combout ) # (\CPU|MUX1|saida_MUX[4]~4_combout ) ) ) # ( !\CPU|ULA1|Add0~17_sumout  & ( (\CPU|DECODER|saida~0_combout  & \CPU|MUX1|saida_MUX[4]~4_combout ) ) )

	.dataa(!\CPU|DECODER|saida~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|MUX1|saida_MUX[4]~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[4]~4 .extended_lut = "off";
defparam \CPU|ULA1|saida[4]~4 .lut_mask = 64'h00550055AAFFAAFF;
defparam \CPU|ULA1|saida[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N48
cyclonev_lcell_comb \CPU|ULA1|Add0~21 (
// Equation(s):
// \CPU|ULA1|Add0~21_sumout  = SUM(( !\CPU|MUX1|saida_MUX[5]~5_combout  ) + ( \CPU|REGA|DOUT [5] ) + ( \CPU|ULA1|Add0~18  ))
// \CPU|ULA1|Add0~22  = CARRY(( !\CPU|MUX1|saida_MUX[5]~5_combout  ) + ( \CPU|REGA|DOUT [5] ) + ( \CPU|ULA1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|MUX1|saida_MUX[5]~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~21_sumout ),
	.cout(\CPU|ULA1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~21 .extended_lut = "off";
defparam \CPU|ULA1|Add0~21 .lut_mask = 64'h0000FF000000FF00;
defparam \CPU|ULA1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N21
cyclonev_lcell_comb \CPU|ULA1|saida[5]~5 (
// Equation(s):
// \CPU|ULA1|saida[5]~5_combout  = ( \CPU|DECODER|saida~0_combout  & ( \CPU|ULA1|Add0~21_sumout  & ( \CPU|MUX1|saida_MUX[5]~5_combout  ) ) ) # ( !\CPU|DECODER|saida~0_combout  & ( \CPU|ULA1|Add0~21_sumout  ) ) # ( \CPU|DECODER|saida~0_combout  & ( 
// !\CPU|ULA1|Add0~21_sumout  & ( \CPU|MUX1|saida_MUX[5]~5_combout  ) ) )

	.dataa(!\CPU|MUX1|saida_MUX[5]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DECODER|saida~0_combout ),
	.dataf(!\CPU|ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[5]~5 .extended_lut = "off";
defparam \CPU|ULA1|saida[5]~5 .lut_mask = 64'h00005555FFFF5555;
defparam \CPU|ULA1|saida[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N51
cyclonev_lcell_comb \CPU|ULA1|Add0~25 (
// Equation(s):
// \CPU|ULA1|Add0~25_sumout  = SUM(( (!\RAM|ram~561_combout ) # ((\ROM1|memROM~12_combout  & (!\ROM1|memROM~11_combout  & !\CPU|PC|DOUT [8]))) ) + ( \CPU|REGA|DOUT [6] ) + ( \CPU|ULA1|Add0~22  ))
// \CPU|ULA1|Add0~26  = CARRY(( (!\RAM|ram~561_combout ) # ((\ROM1|memROM~12_combout  & (!\ROM1|memROM~11_combout  & !\CPU|PC|DOUT [8]))) ) + ( \CPU|REGA|DOUT [6] ) + ( \CPU|ULA1|Add0~22  ))

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\CPU|PC|DOUT [8]),
	.datad(!\RAM|ram~561_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~25_sumout ),
	.cout(\CPU|ULA1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~25 .extended_lut = "off";
defparam \CPU|ULA1|Add0~25 .lut_mask = 64'h0000FF000000FF40;
defparam \CPU|ULA1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N48
cyclonev_lcell_comb \CPU|ULA1|saida[6]~6 (
// Equation(s):
// \CPU|ULA1|saida[6]~6_combout  = (!\CPU|DECODER|saida~0_combout  & ((\CPU|ULA1|Add0~25_sumout ))) # (\CPU|DECODER|saida~0_combout  & (\CPU|MUX1|saida_MUX[6]~6_combout ))

	.dataa(gnd),
	.datab(!\CPU|MUX1|saida_MUX[6]~6_combout ),
	.datac(!\CPU|ULA1|Add0~25_sumout ),
	.datad(!\CPU|DECODER|saida~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[6]~6 .extended_lut = "off";
defparam \CPU|ULA1|saida[6]~6 .lut_mask = 64'h0F330F330F330F33;
defparam \CPU|ULA1|saida[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N54
cyclonev_lcell_comb \CPU|ULA1|Add0~29 (
// Equation(s):
// \CPU|ULA1|Add0~29_sumout  = SUM(( \CPU|REGA|DOUT [7] ) + ( (!\RAM|ram~566_combout ) # ((!\CPU|PC|DOUT [8] & (!\ROM1|memROM~11_combout  & \ROM1|memROM~12_combout ))) ) + ( \CPU|ULA1|Add0~26  ))

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\CPU|REGA|DOUT [7]),
	.datae(gnd),
	.dataf(!\RAM|ram~566_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~29 .extended_lut = "off";
defparam \CPU|ULA1|Add0~29 .lut_mask = 64'h000000F7000000FF;
defparam \CPU|ULA1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N15
cyclonev_lcell_comb \CPU|ULA1|saida[7]~7 (
// Equation(s):
// \CPU|ULA1|saida[7]~7_combout  = ( \CPU|ULA1|Add0~29_sumout  & ( (!\CPU|DECODER|saida~0_combout ) # (\CPU|MUX1|saida_MUX[7]~7_combout ) ) ) # ( !\CPU|ULA1|Add0~29_sumout  & ( (\CPU|MUX1|saida_MUX[7]~7_combout  & \CPU|DECODER|saida~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|MUX1|saida_MUX[7]~7_combout ),
	.datad(!\CPU|DECODER|saida~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[7]~7 .extended_lut = "off";
defparam \CPU|ULA1|saida[7]~7 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|ULA1|saida[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N25
dffeas \REG_HEX0|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Habilita_HEX0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX0|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX0|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \REG_HEX0|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N57
cyclonev_lcell_comb \CPU|DECODER|Equal10~1 (
// Equation(s):
// \CPU|DECODER|Equal10~1_combout  = ( \CPU|PC|DOUT[8]~DUPLICATE_q  ) # ( !\CPU|PC|DOUT[8]~DUPLICATE_q  & ( ((!\ROM1|memROM~1_combout ) # (\ROM1|memROM~0_combout )) # (\ROM1|memROM~2_combout ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~0_combout ),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(gnd),
	.datae(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|Equal10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|Equal10~1 .extended_lut = "off";
defparam \CPU|DECODER|Equal10~1 .lut_mask = 64'hF7F7FFFFF7F7FFFF;
defparam \CPU|DECODER|Equal10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N9
cyclonev_lcell_comb \CPU|DECODER|Equal10~2 (
// Equation(s):
// \CPU|DECODER|Equal10~2_combout  = ( \ROM1|memROM~11_combout  & ( (\ROM1|memROM~12_combout ) # (\CPU|PC|DOUT [8]) ) ) # ( !\ROM1|memROM~11_combout  )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|Equal10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|Equal10~2 .extended_lut = "off";
defparam \CPU|DECODER|Equal10~2 .lut_mask = 64'hFFFFFFFF55FF55FF;
defparam \CPU|DECODER|Equal10~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \FPGA_RESET_N~input (
	.i(FPGA_RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_RESET_N~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_N~input .bus_hold = "false";
defparam \FPGA_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y39_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
