Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Jun 11 11:35:08 2018
| Host         : DESKTOP-61PC17B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    64 |
| Minimum Number of register sites lost to control set restrictions |   180 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             168 |           58 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             503 |          166 |
| Yes          | No                    | No                     |             406 |           79 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             191 |           87 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                                                                          Enable Signal                                                                         |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/myip_v1_0_0/myip_v1_0_S00_AXI_inst/u1/clk |                                                                                                                                                                |                                                                                                                                                         |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1_n_0                                 |                1 |              4 |
|  design_1_i/myip_v1_0_0/myip_v1_0_S00_AXI_inst/u1/clk | design_1_i/myip_v1_0_0/inst/myip_v1_0_S00_AXI_inst/u1/FSM_sequential_state[3]_i_1_n_0                                                                          | design_1_i/myip_v1_0_0/inst/myip_v1_0_S00_AXI_inst/u1/data1_reg[16]_0                                                                                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                           |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/RX_FIFO_Reset                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/TX_FIFO_Reset                            |                3 |              5 |
|  design_1_i/myip_v1_0_0/myip_v1_0_S00_AXI_inst/u1/clk | design_1_i/myip_v1_0_0/inst/myip_v1_0_S00_AXI_inst/u1/rec[5]_i_1_n_0                                                                                           | design_1_i/myip_v1_0_0/inst/myip_v1_0_S00_AXI_inst/u1/data1_reg[16]_0                                                                                   |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                      | design_1_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/i[5]_i_1_n_0                                                                                                 | design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt1_reg[0]_0                                                                                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4[18]_i_1_n_0                                                                                      |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5[21]_i_1_n_0                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                    |                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt3[16]_i_1_n_0                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/myip_v1_0_0/inst/myip_v1_0_S00_AXI_inst/u1/cnt[7]_i_1_n_0                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                              |                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                       | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                     |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt2[20]_i_1_n_0                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt3[17]_i_1_n_0                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt2[19]_i_1_n_0                                                                                      |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt4[17]_i_1_n_0                                                                                      |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5[20]_i_1_n_0                                                                                      |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                         |                3 |             14 |
|  design_1_i/myip_v1_0_0/myip_v1_0_S00_AXI_inst/u1/clk | design_1_i/myip_v1_0_0/inst/myip_v1_0_S00_AXI_inst/u1/data1[39]_i_1_n_0                                                                                        | design_1_i/myip_v1_0_0/inst/myip_v1_0_S00_AXI_inst/u1/data1_reg[16]_0                                                                                   |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                         |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                        |                6 |             21 |
|  design_1_i/myip_v1_0_0/myip_v1_0_S00_AXI_inst/u1/clk | design_1_i/myip_v1_0_0/inst/myip_v1_0_S00_AXI_inst/u1/counter[31]_i_1_n_0                                                                                      | design_1_i/myip_v1_0_0/inst/myip_v1_0_S00_AXI_inst/u1/data1_reg[16]_0                                                                                   |               23 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/myip_v1_0_0/inst/myip_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                | design_1_i/myip_v1_0_0/inst/myip_v1_0_S00_AXI_inst/u1/data1_reg[16]_0                                                                                   |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                    | design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt1_reg[0]_0                                                                                         |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                         |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                         |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                         |                7 |             35 |
|  design_1_i/myip_v1_0_0/myip_v1_0_S00_AXI_inst/u1/clk |                                                                                                                                                                | design_1_i/myip_v1_0_0/inst/myip_v1_0_S00_AXI_inst/u1/data1_reg[16]_0                                                                                   |               15 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                         |                8 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                         |                8 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                         |                7 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                         |                7 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                         |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                         |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               19 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/myip_v1_0_0/inst/myip_v1_0_S00_AXI_inst/u1/data1_reg[16]_0                                                                                   |               31 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt1_reg[0]_0                                                                                         |               46 |            155 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                |                                                                                                                                                         |               57 |            167 |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


