VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob142_lemmings2_test.sv:80: $finish called at 2206 (1ps)
Hint: Output 'walk_left' has no mismatches.
Hint: Output 'walk_right' has no mismatches.
Hint: Output 'aaah' has no mismatches.
Hint: Total mismatched samples is 0 out of 441 samples

Simulation finished at 2206 ps
Mismatches: 0 in 441 samples
