<?xml version="1.0" encoding="UTF-8"?>
<RAM_FIFOConfig>
    <GeneralConfig>
        <Type>EG_LOGIC_RAMFIFO</Type>
        <Device>EG4S20BG256</Device>
        <create_VHDL>false</create_VHDL>
        <inst>ramfifo</inst>
    </GeneralConfig>
    <ImplementOption>
        <implement>9k</implement>
    </ImplementOption>
    <DataOption>
        <data_width>16</data_width>
        <addr_width>10</addr_width>
    </DataOption>
    <ShowAheadOption>
        <show_ahead_index>0</show_ahead_index>
    </ShowAheadOption>
</RAM_FIFOConfig>
