<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/tests/generated/yosys_hana
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v</a> <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
defines: 
time_elapsed: 0.042s
ram usage: 13304 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpes71bdx5/run.sh
+ cat /tmpfs/tmp/tmpes71bdx5/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/tests/generated/yosys_hana  <a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v</a>
read_verilog -sv  -I /tmpfs/src/github/sv-tests/tests/generated/yosys_hana  <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
+ yosys -Q -T /tmpfs/tmp/tmpes71bdx5/scr.ys

-- Executing script file `/tmpfs/tmp/tmpes71bdx5/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v</a>&#39; to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (<a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html#l-286" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v:286</a>)
Warning: Yosys has only limited support for tri-state logic at the moment. (<a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html#l-287" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v:287</a>)
Generating RTLIL representation for module `\f1_test&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v:8</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f2_test&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v:22</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f3_test&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v:34</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f4_test&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v:46</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f5_NonBlockingEx&#39;.
Generating RTLIL representation for module `\f6_FlipFlop&#39;.
Generating RTLIL representation for module `\f7_FlipFlop&#39;.
Generating RTLIL representation for module `\f8_inc&#39;.
Generating RTLIL representation for module `\f9_NegEdgeClock&#39;.
Generating RTLIL representation for module `\f10_MyCounter&#39;.
Generating RTLIL representation for module `\f11_test&#39;.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_intermout.v.html#l-142" target="file-frame">third_party/tools/yosys/tests/hana/test_intermout.v:142</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f12_test&#39;.
Generating RTLIL representation for module `\f13_test&#39;.
Generating RTLIL representation for module `\f14_test&#39;.
Generating RTLIL representation for module `\f14_mybuf&#39;.
Generating RTLIL representation for module `\f15_test&#39;.
Generating RTLIL representation for module `\f15_mybuf&#39;.
Generating RTLIL representation for module `\f16_test&#39;.
Generating RTLIL representation for module `\f17_test&#39;.
Generating RTLIL representation for module `\f18_test&#39;.
Generating RTLIL representation for module `\f19_buffer&#39;.
Generating RTLIL representation for module `\f20_test&#39;.
Generating RTLIL representation for module `\f21_test&#39;.
Generating RTLIL representation for module `\f22_test&#39;.
Generating RTLIL representation for module `\f23_test&#39;.
Generating RTLIL representation for module `\f24_test&#39;.
Generating RTLIL representation for module `\f25_test&#39;.
Generating RTLIL representation for module `\f26_test&#39;.
Generating RTLIL representation for module `\f27_test&#39;.
Generating RTLIL representation for module `\f28_test&#39;.
Generating RTLIL representation for module `\f29_Reduction&#39;.
Generating RTLIL representation for module `\f30_test&#39;.
Generating RTLIL representation for module `\f31_test&#39;.
Generating RTLIL representation for module `\f32_test&#39;.
Generating RTLIL representation for module `\f33_test&#39;.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>&#39; to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:27</a>)
<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-1097" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:1097</a>: ERROR: syntax error, unexpected TOK_SUPPLY1

</pre>
</body>