V3 35
FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_topmudule.vhd 2025/05/02.10:31:30 P.20131013
EN work/Calc_data_topmudule 1746174707 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_topmudule.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/Calc_data_topmudule/Behavioral 1746174708 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_topmudule.vhd \
      EN work/Calc_data_topmudule 1746174707 CP div_component
FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Menu.vhd 2025/05/02.09:40:00 P.20131013
EN work/Calc_Menu 1746174705 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Menu.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/Calc_Menu/Behavioral 1746174706 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Menu.vhd \
      EN work/Calc_Menu 1746174705 CP work/std_8bit_reg CP work/std_16bit_reg
FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_top.vhd 2025/05/02.10:02:17 P.20131013
EN work/Calc_Top 1746174709 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_top.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/Calc_Top/Behavioral 1746174710 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_top.vhd \
      EN work/Calc_Top 1746174709 CP work/DivClk CP work/SevenSeg4 CP work/Debounce \
      CP work/Calc_Menu CP work/Calc_Data_topmudule
FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Debounce_corrected.vhd 2025/03/10.15:47:12 P.20131013
EN work/Debounce 1746174703 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Debounce_corrected.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/Debounce/Behavioral 1746174704 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Debounce_corrected.vhd \
      EN work/Debounce 1746174703
FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/DivClk.vhd 2025/03/10.15:47:12 P.20131013
EN work/DivClk 1746174699 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/DivClk.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/DivClk/DivClk_arch 1746174700 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/DivClk.vhd \
      EN work/DivClk 1746174699
FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/div_compoent.vhd 2025/05/02.10:31:21 P.20131013
EN work/div_component 1746174693 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/div_compoent.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/div_component/Behavioral 1746174694 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/div_compoent.vhd \
      EN work/div_component 1746174693
FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/SevenSeg4.vhd 2025/05/02.08:46:20 P.20131013
EN work/SevenSeg4 1746174701 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/SevenSeg4.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/SevenSeg4/SevenSeg_arch 1746174702 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/SevenSeg4.vhd \
      EN work/SevenSeg4 1746174701
FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_16bit_reg.vhd 2025/04/07.22:09:13 P.20131013
EN work/std_16bit_reg 1746174697 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_16bit_reg.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/std_16bit_reg/Behavioral 1746174698 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_16bit_reg.vhd \
      EN work/std_16bit_reg 1746174697
FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_8bit_reg.vhd 2025/04/06.23:05:35 P.20131013
EN work/std_8bit_reg 1746174695 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_8bit_reg.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/std_8bit_reg/Behavioral 1746174696 \
      FL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_8bit_reg.vhd \
      EN work/std_8bit_reg 1746174695
