#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000230acf0cac0 .scope module, "test_comp1b3op" "test_comp1b3op" 2 4;
 .timescale -9 -12;
v00000230acf0ce80_0 .var "a", 3 0;
v00000230acdf6930_0 .net "agb", 0 0, v00000230acf06dc0_0;  1 drivers
v00000230acdf69d0_0 .net "alb", 0 0, v00000230acf06920_0;  1 drivers
v00000230acdf6a70_0 .var "b", 3 0;
v00000230ace4f030_0 .net "c", 0 0, v00000230acf0cde0_0;  1 drivers
L_00000230ace4f0d0 .part v00000230acf0ce80_0, 0, 1;
L_00000230ace4f170 .part v00000230acdf6a70_0, 0, 1;
S_00000230acf0cc50 .scope module, "uut" "comp1b3op" 2 16, 3 3 0, S_00000230acf0cac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
    .port_info 3 /OUTPUT 1 "agb";
    .port_info 4 /OUTPUT 1 "alb";
v00000230acf06ba0_0 .net "a", 0 0, L_00000230ace4f0d0;  1 drivers
v00000230acf06dc0_0 .var "agb", 0 0;
v00000230acf06920_0 .var "alb", 0 0;
v00000230acdf5f50_0 .net "b", 0 0, L_00000230ace4f170;  1 drivers
v00000230acf0cde0_0 .var "c", 0 0;
E_00000230acf089a0 .event anyedge, v00000230acf06ba0_0, v00000230acdf5f50_0;
    .scope S_00000230acf0cc50;
T_0 ;
    %wait E_00000230acf089a0;
    %load/vec4 v00000230acf06ba0_0;
    %load/vec4 v00000230acdf5f50_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230acf0cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230acf06dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230acf06920_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000230acdf5f50_0;
    %load/vec4 v00000230acf06ba0_0;
    %cmp/u;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230acf0cde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230acf06dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230acf06920_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230acf0cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230acf06dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230acf06920_0, 0, 1;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000230acf0cac0;
T_1 ;
    %vpi_call 2 26 "$monitor", "Time = %0t | a = %b | b = %b | c (a==b) = %b | agb (a>b) = %b | alb (a<b) = %b", $time, v00000230acf0ce80_0, v00000230acdf6a70_0, v00000230ace4f030_0, v00000230acdf6930_0, v00000230acdf69d0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000230acf0ce80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000230acdf6a70_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000230acf0ce80_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000230acdf6a70_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000230acf0ce80_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000230acdf6a70_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000230acf0ce80_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000230acdf6a70_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000230acf0ce80_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000230acdf6a70_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000230acf0ce80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000230acdf6a70_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./comp1b3op.v";
