  Setting attribute of root '/': 'stdout_log' = ./M16_2_log.txt
  Setting attribute of root '/': 'fail_on_error_mesg' = true
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
  Setting attribute of root '/': 'tns_opto' = true

Threads Configured:3

  Message Summary for Library fast_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
            Reading file '/home/vlsiuser14/Desktop/Low_power_Approximate_Recursive_Multipliers/Genus_Simulation/lib/45nm//fast_vdd1v0_basicCells.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
  Setting attribute of root '/': 'library' = fast_vdd1v0_basicCells.lib
  Setting attribute of root '/': 'hdl_parameter_naming_style' = _%s%d
  Setting attribute of root '/': 'drc_first' = true
            Reading Verilog file '././RTL/Mohammad_Saeed/M16_2/M16_2.v'
            Reading Verilog file './RTL/Mohammad_Saeed/M16_2/M2_4x4.v'
            Reading Verilog file './RTL/Mohammad_Saeed/M16_2/M8_2.v'
            Reading Verilog file './RTL/Mohammad_Saeed/M16_2/half_adder.v'
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'M16_1' from file '././RTL/Mohammad_Saeed/M16_2/M16_2.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'M8_2' from file './RTL/Mohammad_Saeed/M16_2/M8_2.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'M2_4x4' from file './RTL/Mohammad_Saeed/M16_2/M2_4x4.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'half_adder' from file './RTL/Mohammad_Saeed/M16_2/half_adder.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Compressor_4_2_Table_4' from file './RTL/Mohammad_Saeed/M16_2/M2_4x4.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Compressor_4_2_Table_5' from file './RTL/Mohammad_Saeed/M16_2/M2_4x4.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'Compressor_4_2_Table_6' from file './RTL/Mohammad_Saeed/M16_2/M2_4x4.v'.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (8) does not match width of output port 'Y' (16) of instance 'M_1' of module 'M8_2' in file '././RTL/Mohammad_Saeed/M16_2/M16_2.v' on line 25.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (8) does not match width of output port 'Y' (16) of instance 'M_2' of module 'M8_2' in file '././RTL/Mohammad_Saeed/M16_2/M16_2.v' on line 26.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (8) does not match width of output port 'Y' (16) of instance 'M_3' of module 'M8_2' in file '././RTL/Mohammad_Saeed/M16_2/M16_2.v' on line 27.
Warning : Module port is wider than connected signal. [CDFG-465]
        : Signal width (8) does not match width of output port 'Y' (16) of instance 'M_4' of module 'M8_2' in file '././RTL/Mohammad_Saeed/M16_2/M16_2.v' on line 28.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'M16_1'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: M16_1, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: M16_1, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
        Applying wireload models.
        Computing net loads.
  Setting attribute of root '/': 'auto_partition' = true
  Setting attribute of root '/': 'dp_analytical_opt' = extreme
  Setting attribute of root '/': 'apply_booth_encoding' = auto_togglerate
Beginning report datapath command
        Applying wireload models.
        Computing net loads.
  Setting attribute of root '/': 'syn_generic_effort' = high
      Running additional step before syn_gen...

##Generic Timing Info for library domain: _default_ typical gate delay: 31.7 ps std_slew: 5.4 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: M16_1, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'M16_1' to generic gates using 'high' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:18 (Nov12) |  250.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: M16_1, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: M16_1, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.003s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.052s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.003s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: M16_1, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'M_1/M2_4', 'M_2/M2_4', 'M_3/M2_4', 'M_4/M2_4'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'M16_1':
          live_trim(7) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'M16_1'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_3_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing csa_tree...
      Timing add_signed_carry...
      Timing csa_tree_24...
      Timing add_unsigned_carry...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_3_0_c6' to a form more suitable for further optimization.
CDN_DP_region_3_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_3_0_c0 in M16_1: area: 923577800 ,dp = 3 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_3_0_c1 in M16_1: area: 193524250 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c2 in M16_1: area: 193524250 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c3 in M16_1: area: 193524250 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c4 in M16_1: area: 193524250 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c5 in M16_1: area: 193524250 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c6 in M16_1: area: 193524250 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c7 in M16_1: area: 200197500 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_3_0_c6 in M16_1: area: 193524250 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 193524250.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_3_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        923577800          193524250          193524250          193524250          193524250          193524250          193524250          200197500  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_3_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START              923577800 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START              923577800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              923577800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              923577800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              923577800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              923577800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              923577800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              923577800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              923577800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              923577800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1007660750 ( +9.10)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1007660750 ( +9.10)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1007660750 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1007660750 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1007660750 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START             1007660750 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END              193524250 (-80.79)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              193524250 (-80.79)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_component  START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193524250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_3_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_3_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_6_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr1
      Timing csa_tree_153...
      Timing add_signed_carry_158...
      Timing csa_tree_169...
      Timing add_unsigned_carry_174...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_6_0_c6' to a form more suitable for further optimization.
CDN_DP_region_6_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_6_0_c0 in M8_2_76: area: 216213300 ,dp = 2 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_6_0_c1 in M8_2_76: area: 84791800 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700748198776 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1653036632
 is current best
CDN_DP_region_6_0_c2 in M8_2_76: area: 84791800 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700807803768 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1593431640
 is current best
CDN_DP_region_6_0_c3 in M8_2_76: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700747150200 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1654085208
 is current best
CDN_DP_region_6_0_c4 in M8_2_76: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700750001016 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1651234392
 is current best
CDN_DP_region_6_0_c5 in M8_2_76: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700754523000 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1646712408
 is current best
CDN_DP_region_6_0_c6 in M8_2_76: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700752442232 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1648793176
 is current best
CDN_DP_region_6_0_c7 in M8_2_76: area: 90130400 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700745782136 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1655452656

Best config: CDN_DP_region_6_0_c6 in M8_2_76: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700752442232 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1648793176
  Smallest config area : 84791800.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_6_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        216213300           84791800           84791800           84791800           84791800           84791800           84791800           90130400  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_6_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START              216213300 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              183555900 (-15.10)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              183555900 (-15.10)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END               84791800 (-53.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 (-53.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193398700 (+128.09)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_component  START              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START               84791800 (-56.16)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_6_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_6_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_7_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr2
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_0_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_0_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_0_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_0_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_0_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_7_0_c6' to a form more suitable for further optimization.
CDN_DP_region_7_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_7_0_c0 in M8_2_77: area: 216213300 ,dp = 2 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_7_0_c1 in M8_2_77: area: 84791800 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700750041976 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1651193432
 is current best
CDN_DP_region_7_0_c2 in M8_2_77: area: 84791800 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700742685560 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1658549848
 is current best
CDN_DP_region_7_0_c3 in M8_2_77: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700749525880 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1651709528
 is current best
CDN_DP_region_7_0_c4 in M8_2_77: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700748157816 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1653077592
 is current best
CDN_DP_region_7_0_c5 in M8_2_77: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700749009784 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1652225624
 is current best
CDN_DP_region_7_0_c6 in M8_2_77: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700747797368 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1653438040
 is current best
CDN_DP_region_7_0_c7 in M8_2_77: area: 90130400 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139701134582648 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1266652144

Best config: CDN_DP_region_7_0_c6 in M8_2_77: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700747797368 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1653438040
  Smallest config area : 84791800.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_7_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        216213300           84791800           84791800           84791800           84791800           84791800           84791800           90130400  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_7_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START              216213300 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              183555900 (-15.10)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              183555900 (-15.10)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END               84791800 (-53.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 (-53.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193398700 (+128.09)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_component  START              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START               84791800 (-56.16)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_7_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_7_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_8_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr3
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_8_0_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_8_0_c2' to a form more suitable for further optimization.
CDN_DP_region_8_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_8_0_c0 in M8_2_78: area: 216213300 ,dp = 2 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_8_0_c1 in M8_2_78: area: 84791800 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700745741176 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1655494232
 is current best
CDN_DP_region_8_0_c2 in M8_2_78: area: 84791800 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700753154936 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1648080472
 is current best
CDN_DP_region_8_0_c3 in M8_2_78: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700743603064 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1657632344
 is current best
CDN_DP_region_8_0_c4 in M8_2_78: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700743635832 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1657599576
 is current best
CDN_DP_region_8_0_c5 in M8_2_78: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700748411768 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1652823640
 is current best
CDN_DP_region_8_0_c6 in M8_2_78: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700749501304 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1651734104
 is current best
CDN_DP_region_8_0_c7 in M8_2_78: area: 90130400 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700767957880 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1633276912

Best config: CDN_DP_region_8_0_c6 in M8_2_78: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700749501304 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1651734104
  Smallest config area : 84791800.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_8_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        216213300           84791800           84791800           84791800           84791800           84791800           84791800           90130400  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_8_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START              216213300 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              183555900 (-15.10)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              183555900 (-15.10)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END               84791800 (-53.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 (-53.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193398700 (+128.09)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_component  START              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START               84791800 (-56.16)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_8_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_8_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_5_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr4
CDN_DP_region_5_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_5_0_c0 in M8_2: area: 216213300 ,dp = 2 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_5_0_c1 in M8_2: area: 84791800 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700745528184 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1655707224
 is current best
CDN_DP_region_5_0_c2 in M8_2: area: 84791800 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700760167288 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1641068120
 is current best
CDN_DP_region_5_0_c3 in M8_2: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700750926712 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1650308696
 is current best
CDN_DP_region_5_0_c4 in M8_2: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700751860600 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1649374808
 is current best
CDN_DP_region_5_0_c5 in M8_2: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700746044280 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1655191128
 is current best
CDN_DP_region_5_0_c6 in M8_2: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700743693176 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1657542232
 is current best
CDN_DP_region_5_0_c7 in M8_2: area: 90130400 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700758856568 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1642378224

Best config: CDN_DP_region_5_0_c6 in M8_2: area: 84791800 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 139700743693176 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: -1657542232
  Smallest config area : 84791800.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_5_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        216213300           84791800           84791800           84791800           84791800           84791800           84791800           90130400  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_5_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START              216213300 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              216213300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              183555900 (-15.10)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              183555900 (-15.10)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START              183555900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END               84791800 (-53.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 (-53.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193398700 (+128.09)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_component  START              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              193398700 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START               84791800 (-56.16)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               84791800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_5_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_5_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'M16_1'.
      Removing temporary intermediate hierarchies under M16_1
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: M16_1, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: M16_1, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: M16_1, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.014s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                                                                                    Message Text                                                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-465  |Warning |    4 |Module port is wider than connected signal.                                                                                                                                          |
|           |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                   |
| CWD-19    |Info    |  111 |An implementation was inferred.                                                                                                                                                      |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                                                                                                                                                           |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                      |
| DPOPT-3   |Info    |    5 |Implementing datapath configurations.                                                                                                                                                |
| DPOPT-4   |Info    |    5 |Done implementing datapath configurations.                                                                                                                                           |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                        |
| ELAB-1    |Info    |    1 |Elaborating Design.                                                                                                                                                                  |
| ELAB-2    |Info    |    6 |Elaborating Subdesign.                                                                                                                                                               |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                                                                                                                                                             |
| GLO-34    |Info    |    1 |Deleting instances not driving any primary outputs.                                                                                                                                  |
|           |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list |
|           |        |      | of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the        |
|           |        |      | complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                        |
| LBR-9     |Warning |    2 |Library cell has no output pins defined.                                                                                                                                             |
|           |        |      |Add the missing output pin(s)                                                                                                                                                        |
|           |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no  |
|           |        |      | output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will  |
|           |        |      | not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message   |
|           |        |      | LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                              |
|           |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                                                  |
| LBR-41    |Info    |    1 |An output library pin lacks a function attribute.                                                                                                                                    |
|           |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.          |
| LBR-155   |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                             |
|           |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                      |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                           |
| LBR-162   |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                              |
|           |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                             |
| LBR-412   |Info    |    1 |Created nominal operating condition.                                                                                                                                                 |
|           |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)      |
|           |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                       |
| LBR-518   |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                                                           |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                         |
| RTLOPT-40 |Info    |   30 |Transformed datapath macro.                                                                                                                                                          |
| SYNTH-1   |Info    |    1 |Synthesizing.                                                                                                                                                                        |
| TUI-32    |Warning |    1 |This attribute will be obsolete in a next major release.                                                                                                                             |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'M16_1'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
        Rebuilding component 'WALLACE_CSA_DUMMY_OP_group_187' based on context...
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 24 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'M_1/M2_2/C3', 'M_1/M2_2/HA2', 'M_1/M2_2/HA3', 'M_1/M2_3/C3', 
'M_1/M2_3/HA2', 'M_1/M2_3/HA3', 'M_2/M2_2/C3', 'M_2/M2_2/HA2', 
'M_2/M2_2/HA3', 'M_2/M2_3/C3', 'M_2/M2_3/HA2', 'M_2/M2_3/HA3', 
'M_3/M2_2/C3', 'M_3/M2_2/HA2', 'M_3/M2_2/HA3', 'M_3/M2_3/C3', 
'M_3/M2_3/HA2', 'M_3/M2_3/HA3', 'M_4/M2_2/C3', 'M_4/M2_2/HA2', 
'M_4/M2_2/HA3', 'M_4/M2_3/C3', 'M_4/M2_3/HA2', 'M_4/M2_3/HA3'.
        Done preparing the circuit
          Structuring (delay-based) M16_1...
          Done structuring (delay-based) M16_1
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
          Structuring (delay-based) logic partition in M2_4x4...
            Starting partial collapsing  mux_ctl_0x
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in M2_4x4
        Mapping logic partition in M2_4x4...
          Structuring (delay-based) logic partition in M2_4x4_193...
            Starting partial collapsing  mux_ctl_0x_250
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in M2_4x4_193
        Mapping logic partition in M2_4x4_193...
          Structuring (delay-based) logic partition in M2_4x4_195...
            Starting partial collapsing  mux_ctl_0x_248
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in M2_4x4_195
        Mapping logic partition in M2_4x4_195...
          Structuring (delay-based) half_adder_230...
            Starting partial collapsing (xors only) half_adder_230
            Finished partial collapsing.
            Starting partial collapsing  half_adder_230
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) half_adder_230
        Mapping component half_adder_230...
          Structuring (delay-based) half_adder_203...
            Starting partial collapsing (xors only) half_adder_203
            Finished partial collapsing.
            Starting partial collapsing  half_adder_203
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) half_adder_203
        Mapping component half_adder_203...
          Structuring (delay-based) half_adder_212...
            Starting partial collapsing (xors only) half_adder_212
            Finished partial collapsing.
            Starting partial collapsing  half_adder_212
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) half_adder_212
        Mapping component half_adder_212...
          Structuring (delay-based) half_adder_221...
            Starting partial collapsing (xors only) half_adder_221
            Finished partial collapsing.
            Starting partial collapsing  half_adder_221
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) half_adder_221
        Mapping component half_adder_221...
          Structuring (delay-based) logic partition in M2_4x4_192...
            Starting partial collapsing  mux_ctl_0x_251
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in M2_4x4_192
        Mapping logic partition in M2_4x4_192...
          Structuring (delay-based) half_adder...
            Starting partial collapsing (xors only) half_adder
            Finished partial collapsing.
            Starting partial collapsing  half_adder
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) half_adder
        Mapping component half_adder...
          Structuring (delay-based) half_adder_229...
            Starting partial collapsing (xors only) half_adder_229
            Finished partial collapsing.
            Starting partial collapsing  half_adder_229
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) half_adder_229
        Mapping component half_adder_229...
          Structuring (delay-based) half_adder_228...
            Starting partial collapsing (xors only) half_adder_228
            Finished partial collapsing.
            Starting partial collapsing  half_adder_228
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) half_adder_228
        Mapping component half_adder_228...
          Structuring (delay-based) half_adder_222...
            Starting partial collapsing (xors only) half_adder_222
            Finished partial collapsing.
            Starting partial collapsing  half_adder_222
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) half_adder_222
        Mapping component half_adder_222...
          Structuring (delay-based) half_adder_220...
            Starting partial collapsing (xors only) half_adder_220
            Finished partial collapsing.
            Starting partial collapsing  half_adder_220
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) half_adder_220
        Mapping component half_adder_220...
          Structuring (delay-based) half_adder_219...
            Starting partial collapsing (xors only) half_adder_219
            Finished partial collapsing.
            Starting partial collapsing  half_adder_219
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) half_adder_219
        Mapping component half_adder_219...
          Structuring (delay-based) Compressor_4_2_Table_4...
            Starting partial collapsing  Compressor_4_2_Table_4
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) Compressor_4_2_Table_4
        Mapping component Compressor_4_2_Table_4...
          Structuring (delay-based) Compressor_4_2_Table_4_162...
            Starting partial collapsing  Compressor_4_2_Table_4_162
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) Compressor_4_2_Table_4_162
        Mapping component Compressor_4_2_Table_4_162...
          Structuring (delay-based) Compressor_4_2_Table_4_159...
            Starting partial collapsing  Compressor_4_2_Table_4_159
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) Compressor_4_2_Table_4_159
        Mapping component Compressor_4_2_Table_4_159...
          Structuring (delay-based) Compressor_4_2_Table_6...
            Starting partial collapsing  Compressor_4_2_Table_6
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) Compressor_4_2_Table_6
        Mapping component Compressor_4_2_Table_6...
          Structuring (delay-based) Compressor_4_2_Table_5...
            Starting partial collapsing  Compressor_4_2_Table_5
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) Compressor_4_2_Table_5
        Mapping component Compressor_4_2_Table_5...
          Structuring (delay-based) Compressor_4_2_Table_6_182...
            Starting partial collapsing  Compressor_4_2_Table_6_182
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) Compressor_4_2_Table_6_182
        Mapping component Compressor_4_2_Table_6_182...
          Structuring (delay-based) Compressor_4_2_Table_5_173...
            Starting partial collapsing  Compressor_4_2_Table_5_173
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) Compressor_4_2_Table_5_173
        Mapping component Compressor_4_2_Table_5_173...
          Structuring (delay-based) Compressor_4_2_Table_5_170...
            Starting partial collapsing  Compressor_4_2_Table_5_170
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) Compressor_4_2_Table_5_170
        Mapping component Compressor_4_2_Table_5_170...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_187...
            Starting partial collapsing (xors only) WALLACE_CSA_DUMMY_OP_group_187
            Finished partial collapsing.
            Starting partial collapsing  WALLACE_CSA_DUMMY_OP_group_187
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_187
        Mapping component WALLACE_CSA_DUMMY_OP_group_187...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_187_2...
            Starting partial collapsing (xors only) WALLACE_CSA_DUMMY_OP_group_187_2
            Finished partial collapsing.
            Starting partial collapsing  WALLACE_CSA_DUMMY_OP_group_187_2
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_187_2
        Mapping component WALLACE_CSA_DUMMY_OP_group_187_2...
          Structuring (delay-based) logic partition in M16_1...
            Starting partial collapsing (xors only) mux_ctl_0x_259
            Finished partial collapsing.
            Starting partial collapsing  mux_ctl_0x_259
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in M16_1
        Mapping logic partition in M16_1...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                                                       Message Text                                                                                        |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |    1 |A datapath component has been ungrouped.                                                                                                                                                   |
| GLO-34 |Info |    1 |Deleting instances not driving any primary outputs.                                                                                                                                        |
|        |     |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of    |
|        |     |      | deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.  |
|        |     |      | To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                             |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

PBS_Generic_Opt-Post - Elapsed_Time 6, CPU_Time 5.860502
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:18 (Nov12) |  250.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:05(00:00:06) | 100.0(100.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:18 (Nov12) |  250.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:05(00:00:06) | 100.0(100.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      3642      8724       250
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       555      1515       599
##>G:Misc                               6
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        6
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'M16_1' to generic gates.
        Applying wireload models.
        Computing net loads.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design /designs/M16_1 should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
        Computing net loads.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : M16_1
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: ./reports/M16_2/45nm/generic/syn_generic_power.txt
Beginning report datapath command
  Setting attribute of root '/': 'syn_map_effort' = high
##Generic Timing Info for library domain: _default_ typical gate delay: 31.7 ps std_slew: 5.4 ps std_load: 1.0 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'M16_1' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:18 (Nov12) |  250.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:05(00:00:06) |  85.5(100.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:16) |  00:00:00(00:00:00) |  14.5(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:18 (Nov12) |  250.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:05(00:00:06) |  85.5( 85.7) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:16) |  00:00:00(00:00:00) |  14.5(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:17) |  00:00:00(00:00:01) |   0.0( 14.3) |   13:57:25 (Nov12) |  599.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'M16_1'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) M16_1...
          Done structuring (delay-based) M16_1
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
          Structuring (delay-based) logic partition in M2_4x4_190...
          Done structuring (delay-based) logic partition in M2_4x4_190
        Mapping logic partition in M2_4x4_190...
          Structuring (delay-based) logic partition in M2_4x4_193...
          Done structuring (delay-based) logic partition in M2_4x4_193
        Mapping logic partition in M2_4x4_193...
          Structuring (delay-based) logic partition in M2_4x4_187...
          Done structuring (delay-based) logic partition in M2_4x4_187
        Mapping logic partition in M2_4x4_187...
          Structuring (delay-based) logic partition in M2_4x4_188...
          Done structuring (delay-based) logic partition in M2_4x4_188
        Mapping logic partition in M2_4x4_188...
          Structuring (delay-based) logic partition in M2_4x4_189...
          Done structuring (delay-based) logic partition in M2_4x4_189
        Mapping logic partition in M2_4x4_189...
          Structuring (delay-based) half_adder_212...
          Done structuring (delay-based) half_adder_212
        Mapping component half_adder_212...
          Structuring (delay-based) logic partition in M2_4x4_191...
          Done structuring (delay-based) logic partition in M2_4x4_191
        Mapping logic partition in M2_4x4_191...
          Structuring (delay-based) logic partition in M2_4x4_192...
          Done structuring (delay-based) logic partition in M2_4x4_192
        Mapping logic partition in M2_4x4_192...
          Structuring (delay-based) half_adder_221...
          Done structuring (delay-based) half_adder_221
        Mapping component half_adder_221...
          Structuring (delay-based) logic partition in M2_4x4...
          Done structuring (delay-based) logic partition in M2_4x4
        Mapping logic partition in M2_4x4...
          Structuring (delay-based) half_adder_203...
          Done structuring (delay-based) half_adder_203
        Mapping component half_adder_203...
          Structuring (delay-based) half_adder_230...
          Done structuring (delay-based) half_adder_230
        Mapping component half_adder_230...
          Structuring (delay-based) logic partition in M2_4x4_194...
          Done structuring (delay-based) logic partition in M2_4x4_194
        Mapping logic partition in M2_4x4_194...
          Structuring (delay-based) half_adder_219...
          Done structuring (delay-based) half_adder_219
        Mapping component half_adder_219...
          Structuring (delay-based) logic partition in M2_4x4_186...
          Done structuring (delay-based) logic partition in M2_4x4_186
        Mapping logic partition in M2_4x4_186...
          Structuring (delay-based) logic partition in M2_4x4_195...
          Done structuring (delay-based) logic partition in M2_4x4_195
        Mapping logic partition in M2_4x4_195...
          Structuring (delay-based) logic partition in M2_4x4_185...
          Done structuring (delay-based) logic partition in M2_4x4_185
        Mapping logic partition in M2_4x4_185...
          Structuring (delay-based) half_adder_220...
          Done structuring (delay-based) half_adder_220
        Mapping component half_adder_220...
          Structuring (delay-based) half_adder_228...
          Done structuring (delay-based) half_adder_228
        Mapping component half_adder_228...
          Structuring (delay-based) Compressor_4_2_Table_4_159...
          Done structuring (delay-based) Compressor_4_2_Table_4_159
        Mapping component Compressor_4_2_Table_4_159...
          Structuring (delay-based) half_adder_229...
          Done structuring (delay-based) half_adder_229
        Mapping component half_adder_229...
          Structuring (delay-based) half_adder_222...
          Done structuring (delay-based) half_adder_222
        Mapping component half_adder_222...
          Structuring (delay-based) Compressor_4_2_Table_6_182...
          Done structuring (delay-based) Compressor_4_2_Table_6_182
        Mapping component Compressor_4_2_Table_6_182...
          Structuring (delay-based) half_adder...
          Done structuring (delay-based) half_adder
        Mapping component half_adder...
          Structuring (delay-based) Compressor_4_2_Table_5_170...
          Done structuring (delay-based) Compressor_4_2_Table_5_170
        Mapping component Compressor_4_2_Table_5_170...
          Structuring (delay-based) Compressor_4_2_Table_4_162...
          Done structuring (delay-based) Compressor_4_2_Table_4_162
        Mapping component Compressor_4_2_Table_4_162...
          Structuring (delay-based) Compressor_4_2_Table_4_160...
          Done structuring (delay-based) Compressor_4_2_Table_4_160
        Mapping component Compressor_4_2_Table_4_160...
          Structuring (delay-based) Compressor_4_2_Table_4...
          Done structuring (delay-based) Compressor_4_2_Table_4
        Mapping component Compressor_4_2_Table_4...
          Structuring (delay-based) Compressor_4_2_Table_5_173...
          Done structuring (delay-based) Compressor_4_2_Table_5_173
        Mapping component Compressor_4_2_Table_5_173...
          Structuring (delay-based) Compressor_4_2_Table_6...
          Done structuring (delay-based) Compressor_4_2_Table_6
        Mapping component Compressor_4_2_Table_6...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_187_2...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_187_2
        Mapping component WALLACE_CSA_DUMMY_OP_group_187_2...
          Structuring (delay-based) Compressor_4_2_Table_5...
          Done structuring (delay-based) Compressor_4_2_Table_5
        Mapping component Compressor_4_2_Table_5...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_187...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_187
        Mapping component WALLACE_CSA_DUMMY_OP_group_187...
          Structuring (delay-based) logic partition in M16_1...
          Done structuring (delay-based) logic partition in M16_1
        Mapping logic partition in M16_1...
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 8 CPUs usable)
          Restructuring (delay-based) logic partition in M16_1...
          Done restructuring (delay-based) logic partition in M16_1
        Optimizing logic partition in M16_1...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_187...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_187
        Optimizing component WALLACE_CSA_DUMMY_OP_group_187...
        Pre-mapped Exploration for WALLACE_CSA_DUMMY_OP_group_187 'very_fast' (slack=214748365, area=38)...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
        Early Area Reclamation for WALLACE_CSA_DUMMY_OP_group_187 'very_fast' (slack=214748365, area=38)...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) Compressor_4_2_Table_5...
          Done restructuring (delay-based) Compressor_4_2_Table_5
        Optimizing component Compressor_4_2_Table_5...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_187_2...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_187_2
        Optimizing component WALLACE_CSA_DUMMY_OP_group_187_2...
        Pre-mapped Exploration for WALLACE_CSA_DUMMY_OP_group_187_2 'very_fast' (slack=214748365, area=38)...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
        Early Area Reclamation for WALLACE_CSA_DUMMY_OP_group_187_2 'very_fast' (slack=214748365, area=38)...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) Compressor_4_2_Table_6...
          Done restructuring (delay-based) Compressor_4_2_Table_6
        Optimizing component Compressor_4_2_Table_6...
          Restructuring (delay-based) Compressor_4_2_Table_5_173...
          Done restructuring (delay-based) Compressor_4_2_Table_5_173
        Optimizing component Compressor_4_2_Table_5_173...
          Restructuring (delay-based) Compressor_4_2_Table_4...
          Done restructuring (delay-based) Compressor_4_2_Table_4
        Optimizing component Compressor_4_2_Table_4...
          Restructuring (delay-based) Compressor_4_2_Table_5_171...
          Done restructuring (delay-based) Compressor_4_2_Table_5_171
        Optimizing component Compressor_4_2_Table_5_171...
          Restructuring (delay-based) Compressor_4_2_Table_6_182...
          Done restructuring (delay-based) Compressor_4_2_Table_6_182
        Optimizing component Compressor_4_2_Table_6_182...
          Restructuring (delay-based) Compressor_4_2_Table_4_160...
          Done restructuring (delay-based) Compressor_4_2_Table_4_160
        Optimizing component Compressor_4_2_Table_4_160...
          Restructuring (delay-based) Compressor_4_2_Table_5_170...
          Done restructuring (delay-based) Compressor_4_2_Table_5_170
        Optimizing component Compressor_4_2_Table_5_170...
          Restructuring (delay-based) half_adder...
          Done restructuring (delay-based) half_adder
        Optimizing component half_adder...
          Restructuring (delay-based) Compressor_4_2_Table_4_162...
          Done restructuring (delay-based) Compressor_4_2_Table_4_162
        Optimizing component Compressor_4_2_Table_4_162...
          Restructuring (delay-based) half_adder_229...
          Done restructuring (delay-based) half_adder_229
        Optimizing component half_adder_229...
          Restructuring (delay-based) Compressor_4_2_Table_4_159...
          Done restructuring (delay-based) Compressor_4_2_Table_4_159
        Optimizing component Compressor_4_2_Table_4_159...
          Restructuring (delay-based) half_adder_228...
          Done restructuring (delay-based) half_adder_228
        Optimizing component half_adder_228...
          Restructuring (delay-based) half_adder_222...
          Done restructuring (delay-based) half_adder_222
        Optimizing component half_adder_222...
          Restructuring (delay-based) half_adder_225...
          Done restructuring (delay-based) half_adder_225
        Optimizing component half_adder_225...
          Restructuring (delay-based) logic partition in M2_4x4_194...
          Done restructuring (delay-based) logic partition in M2_4x4_194
        Optimizing logic partition in M2_4x4_194...
          Restructuring (delay-based) logic partition in M2_4x4_186...
          Done restructuring (delay-based) logic partition in M2_4x4_186
        Optimizing logic partition in M2_4x4_186...
          Restructuring (delay-based) logic partition in M2_4x4_185...
          Done restructuring (delay-based) logic partition in M2_4x4_185
        Optimizing logic partition in M2_4x4_185...
          Restructuring (delay-based) logic partition in M2_4x4_195...
          Done restructuring (delay-based) logic partition in M2_4x4_195
        Optimizing logic partition in M2_4x4_195...
          Restructuring (delay-based) half_adder_230...
          Done restructuring (delay-based) half_adder_230
        Optimizing component half_adder_230...
          Restructuring (delay-based) half_adder_219...
          Done restructuring (delay-based) half_adder_219
        Optimizing component half_adder_219...
          Restructuring (delay-based) half_adder_220...
          Done restructuring (delay-based) half_adder_220
        Optimizing component half_adder_220...
          Restructuring (delay-based) half_adder_203...
          Done restructuring (delay-based) half_adder_203
        Optimizing component half_adder_203...
          Restructuring (delay-based) half_adder_216...
          Done restructuring (delay-based) half_adder_216
        Optimizing component half_adder_216...
          Restructuring (delay-based) logic partition in M2_4x4_191...
          Done restructuring (delay-based) logic partition in M2_4x4_191
        Optimizing logic partition in M2_4x4_191...
          Restructuring (delay-based) half_adder_221...
          Done restructuring (delay-based) half_adder_221
        Optimizing component half_adder_221...
          Restructuring (delay-based) logic partition in M2_4x4...
          Done restructuring (delay-based) logic partition in M2_4x4
        Optimizing logic partition in M2_4x4...
          Restructuring (delay-based) logic partition in M2_4x4_192...
          Done restructuring (delay-based) logic partition in M2_4x4_192
        Optimizing logic partition in M2_4x4_192...
          Restructuring (delay-based) half_adder_212...
          Done restructuring (delay-based) half_adder_212
        Optimizing component half_adder_212...
          Restructuring (delay-based) logic partition in M2_4x4_187...
          Done restructuring (delay-based) logic partition in M2_4x4_187
        Optimizing logic partition in M2_4x4_187...
          Restructuring (delay-based) logic partition in M2_4x4_189...
          Done restructuring (delay-based) logic partition in M2_4x4_189
        Optimizing logic partition in M2_4x4_189...
          Restructuring (delay-based) logic partition in M2_4x4_188...
          Done restructuring (delay-based) logic partition in M2_4x4_188
        Optimizing logic partition in M2_4x4_188...
          Restructuring (delay-based) logic partition in M2_4x4_193...
          Done restructuring (delay-based) logic partition in M2_4x4_193
        Optimizing logic partition in M2_4x4_193...
          Restructuring (delay-based) logic partition in M2_4x4_190...
          Done restructuring (delay-based) logic partition in M2_4x4_190
        Optimizing logic partition in M2_4x4_190...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                  555        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                        Message Text                                         |
--------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info    |   74 |Resetting power analysis results.                                                            |
|          |        |      |All computed switching activities are removed.                                               |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                 |
| RPT-16   |Info    |    1 |Joules engine is used.                                                                       |
| RPT-80   |Warning |    1 |The details given in report might be incorrect or incomplete.                                |
|          |        |      |Map the design using syn_map before using the '-detail' option of the 'report_area' command. |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                                                           |
| SYNTH-4  |Info    |    1 |Mapping.                                                                                     |
| TIM-1000 |Info    |    1 |Multimode clock gating check is disabled.                                                    |
--------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr                 555        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 1.6207770000000004
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:18 (Nov12) |  250.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:05(00:00:06) |  69.2( 75.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:16) |  00:00:00(00:00:00) |  11.7(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:17) |  00:00:00(00:00:01) |   0.0( 12.5) |   13:57:25 (Nov12) |  599.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:18) |  00:00:01(00:00:01) |  19.1( 12.5) |   13:57:26 (Nov12) |  599.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : The dofile generated is compatible with LEC version '16.10-s240' or later. [CFM-502]
        : Automatic Verilog version detection is not supported in older versions.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/M16_1/fv_map.fv.json' for netlist 'fv/M16_1/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/M16_1/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/M16_1/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time -0.0027020000000010924
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:18 (Nov12) |  250.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:05(00:00:06) |  69.2( 66.7) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:16) |  00:00:00(00:00:00) |  11.7(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:17) |  00:00:00(00:00:01) |   0.0( 11.1) |   13:57:25 (Nov12) |  599.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:18) |  00:00:01(00:00:01) |  19.1( 11.1) |   13:57:26 (Nov12) |  599.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:19) |  00:00:00(00:00:01) |  -0.0( 11.1) |   13:57:27 (Nov12) |  599.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.003257999999998873
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:18 (Nov12) |  250.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:05(00:00:06) |  69.2( 66.7) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:16) |  00:00:00(00:00:00) |  11.7(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:17) |  00:00:00(00:00:01) |   0.0( 11.1) |   13:57:25 (Nov12) |  599.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:18) |  00:00:01(00:00:01) |  19.1( 11.1) |   13:57:26 (Nov12) |  599.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:19) |  00:00:00(00:00:01) |  -0.0( 11.1) |   13:57:27 (Nov12) |  599.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:19) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:57:27 (Nov12) |  599.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/M16_1 ... 

IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.000 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.9999999999999982
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:18 (Nov12) |  250.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:05(00:00:06) |  61.9( 66.7) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:16) |  00:00:00(00:00:00) |  10.5(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:17) |  00:00:00(00:00:01) |   0.0( 11.1) |   13:57:25 (Nov12) |  599.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:18) |  00:00:01(00:00:01) |  17.1( 11.1) |   13:57:26 (Nov12) |  599.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:19) |  00:00:00(00:00:01) |  -0.0( 11.1) |   13:57:27 (Nov12) |  599.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:19) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:57:27 (Nov12) |  599.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:19) |  00:00:00(00:00:00) |  10.6(  0.0) |   13:57:27 (Nov12) |  599.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                   555        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                  555        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_tns                    555        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0038359999999997285
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:18 (Nov12) |  250.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:05(00:00:06) |  61.9( 66.7) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:16) |  00:00:00(00:00:00) |  10.5(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:17) |  00:00:00(00:00:01) |   0.0( 11.1) |   13:57:25 (Nov12) |  599.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:18) |  00:00:01(00:00:01) |  17.1( 11.1) |   13:57:26 (Nov12) |  599.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:19) |  00:00:00(00:00:01) |  -0.0( 11.1) |   13:57:27 (Nov12) |  599.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:19) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:57:27 (Nov12) |  599.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:19) |  00:00:00(00:00:00) |  10.6(  0.0) |   13:57:27 (Nov12) |  599.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:19) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:57:27 (Nov12) |  599.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:18 (Nov12) |  250.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:05(00:00:06) |  61.9( 66.7) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:16) |  00:00:00(00:00:00) |  10.5(  0.0) |   13:57:24 (Nov12) |  599.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:17) |  00:00:00(00:00:01) |   0.0( 11.1) |   13:57:25 (Nov12) |  599.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:18) |  00:00:01(00:00:01) |  17.1( 11.1) |   13:57:26 (Nov12) |  599.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:19) |  00:00:00(00:00:01) |  -0.0( 11.1) |   13:57:27 (Nov12) |  599.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:19) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:57:27 (Nov12) |  599.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:19) |  00:00:00(00:00:00) |  10.6(  0.0) |   13:57:27 (Nov12) |  599.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:19) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:57:27 (Nov12) |  599.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:57:27 (Nov12) |  599.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -       555      1515       599
##>M:Pre Cleanup                        0         -         -       555      1515       599
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       229       555       599
##>M:Const Prop                         0         -         0       229       555       599
##>M:Cleanup                            0         -         0       229       555       599
##>M:MBCI                               0         -         -       229       555       599
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'M16_1'.
        Applying wireload models.
        Computing net loads.
invalid command name ">"
legacy_genus:/> exit
Normal exit.