// Seed: 52964930
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output uwire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_20;
  parameter id_21 = 1;
  assign id_16 = id_21;
  assign id_13 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd14,
    parameter id_2 = 32'd59
) (
    input wire id_0,
    output wor _id_1,
    output supply1 _id_2,
    output tri1 id_3
);
  logic [id_2 : id_2  <  ~  id_1] id_5;
  ;
  parameter id_6 = 1'b0;
  wire id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_5,
      id_7,
      id_6,
      id_7,
      id_5,
      id_7,
      id_6,
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_5
  );
endmodule
