always @(posedge clk) begin
    wire [7:0] prev_in;
    prev_in <= in;
    for (i=0; i<8; i++) begin
        anyedge[i] <= (prev_in[i] != in[i]);
    end
end
endmodule