NOTE: The register file has been initialized with value 1 so as to make the changes visible to the reader
---------------------------------------------
Clock cycle is: 1
Fetch: I1 -> 00000000001000001000000000110011
Decode: 
Execute: 
Memory: 
WriteBack: 
Register File: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 0, 0, 0]
---------------------------------------------
Clock cycle is: 2
Fetch: I2 -> 00000001001100000000100100110011
Decode: I1 -> 00000000001000001000000000110011
Execute: 
Memory: 
WriteBack: 
Register File: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 0, 0, 0]
---------------------------------------------
Clock cycle is: 3
Fetch: I3 -> 00000001101011001000100100110011
Decode: I2 -> 00000001001100000000100100110011
Execute: I1 -> 00000000001000001000000000110011
Memory: 
WriteBack: 
Register File: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 0, 0, 0]
---------------------------------------------
Clock cycle is: 4
Fetch: I3 -> 00000001101011001000100100110011
Decode: I2 -> 00000001001100000000100100110011
Execute: 
Memory: I1 -> 00000000001000001000000000110011
WriteBack: 
Register File: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 0, 0, 0]
---------------------------------------------
Clock cycle is: 5
Fetch: I3 -> 00000001101011001000100100110011
Decode: I2 -> 00000001001100000000100100110011
Execute: 
Memory: 
WriteBack: I1 -> 00000000001000001000000000110011
Register File: [2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 0, 0, 0]
---------------------------------------------
Clock cycle is: 6
Fetch: I4 -> 00000000100000100011010010110111
Decode: I3 -> 00000001101011001000100100110011
Execute: I2 -> 00000001001100000000100100110011
Memory: 
WriteBack: 
Register File: [2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 0, 0, 0]
---------------------------------------------
Clock cycle is: 7
Fetch: I4 -> 00000000100000100011010010110111
Decode: I3 -> 00000001101011001000100100110011
Execute: 
Memory: I2 -> 00000001001100000000100100110011
WriteBack: 
Register File: [2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 0, 0, 0]
---------------------------------------------
Clock cycle is: 8
Fetch: I4 -> 00000000100000100011010010110111
Decode: I3 -> 00000001101011001000100100110011
Execute: 
Memory: 
WriteBack: I2 -> 00000001001100000000100100110011
Register File: [2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 0, 0, 0]
---------------------------------------------
Clock cycle is: 9
Fetch: I5 -> 11111111111111111111111111111111
Decode: I4 -> 00000000100000100011010010110111
Execute: I3 -> 00000001101011001000100100110011
Memory: 
WriteBack: 
Register File: [2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 0, 0, 0]
---------------------------------------------
Clock cycle is: 10
Fetch: I6 -> 00000001010010100000100101100011
Decode: I5 -> 11111111111111111111111111111111
Execute: I4 -> 00000000100000100011010010110111
Memory: I3 -> 00000001101011001000100100110011
WriteBack: 
Register File: [2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 0, 0, 0]
---------------------------------------------
Clock cycle is: 11
Fetch: I7 -> 00000000010100111000001100010011
Decode: I6 -> 00000001010010100000100101100011
Execute: I5 -> 11111111111111111111111111111111
Memory: I4 -> 00000000100000100011010010110111
WriteBack: I3 -> 00000001101011001000100100110011
Register File: [2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 1, 0, 0]
---------------------------------------------
Clock cycle is: 12
Fetch: I8 -> 01000001000001111000011110110011
Decode: I7 -> 00000000010100111000001100010011
Execute: I6 -> 00000001010010100000100101100011
Memory: I5 -> 11111111111111111111111111111111
WriteBack: I4 -> 00000000100000100011010010110111
Register File: [2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 1, 0, 1]
---------------------------------------------
Clock cycle is: 13
Fetch: I10 -> 00000000101101010000000010110011
Decode: 
Execute: 
Memory: I6 -> 00000001010010100000100101100011
WriteBack: I5 -> 11111111111111111111111111111111
Register File: [2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 1, 0, 1]
---------------------------------------------
Clock cycle is: 14
Fetch: I11 -> 00000001100010111000000010110011
Decode: I10 -> 00000000101101010000000010110011
Execute: 
Memory: 
WriteBack: I6 -> 00000001010010100000100101100011
Register File: [2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 1, 0, 1]
---------------------------------------------
Clock cycle is: 15
Fetch: I12 -> 01000001000110000000101010110011
Decode: I11 -> 00000001100010111000000010110011
Execute: I10 -> 00000000101101010000000010110011
Memory: 
WriteBack: 
Register File: [2, 1, 1, 1, 1, 1, 6, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 1, 0, 1]
---------------------------------------------
Clock cycle is: 16
Fetch: I12 -> 01000001000110000000101010110011
Decode: I11 -> 00000001100010111000000010110011
Execute: 
Memory: I10 -> 00000000101101010000000010110011
WriteBack: 
Register File: [2, 1, 1, 1, 1, 1, 6, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 1, 0, 1]
---------------------------------------------
Clock cycle is: 17
Fetch: I12 -> 01000001000110000000101010110011
Decode: I11 -> 00000001100010111000000010110011
Execute: 
Memory: 
WriteBack: I10 -> 00000000101101010000000010110011
Register File: [2, 2, 1, 1, 1, 1, 6, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 1, 0, 1]
---------------------------------------------
Clock cycle is: 18
Fetch: 
Decode: I12 -> 01000001000110000000101010110011
Execute: I11 -> 00000001100010111000000010110011
Memory: 
WriteBack: 
Register File: [2, 2, 1, 1, 1, 1, 6, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 1, 0, 1]
---------------------------------------------
Clock cycle is: 19
Fetch: 
Decode: 
Execute: I12 -> 01000001000110000000101010110011
Memory: I11 -> 00000001100010111000000010110011
WriteBack: 
Register File: [2, 2, 1, 1, 1, 1, 6, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
Memory Mapped Register File: [0, 0, 1, 0, 1]
Ending data memory state is: [0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0. 0.
 0. 0. 0. 0. 0. 0. 0. 0.]
Number of clock cycles stalled in program: 6
