INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm
INFO: [aiecompiler 55-2099] Unable to extract 'pdi_files' from /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/hw/hw.xsa to /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/hw/extracted/vitis_design_wrapper_0. XSA may not contain 'pdi_files' or the destination directory is read-only
INFO: [aiecompiler 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2024.1/data/embeddedsw) loading 0 seconds
INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm
INFO: [aiecompiler 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcvc1902-vsva2197-2MP-e-S 
INFO: [aiecompiler 77-297] Cmd Line : /tools/Xilinx/Vitis/2024.1/aietools/bin/unwrapped/lnx64.o/aiecompiler --config /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/Work/aie_hw.cfg 
INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++ -E -std=c++17 -D__ADF_FRONTEND__ -D__AIE_ARCH__=10 -I/tools/Xilinx/Vitis/2024.1/aietools/include  -I .  -I /tools/Xilinx/Vitis/2024.1/aietools/include -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./aie -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./data -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./aie/kernels -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./ /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/aie/graph.cpp > /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph.ii
INFO: [aiecompiler 77-404] Executing Cmd: graph_preprocessor /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph.ii -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph.processed.ii -report-core-dump  -- -std=c++17  -ftemplate-depth=2048  -Wno-return-stack-address  -Wno-missing-declarations  -Wno-parentheses-equality  -Wno-shift-negative-value  
INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++  -std=c++17  -I .  /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph.processed.ii -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph.out -L /tools/Xilinx/Vitis/2024.1/aietools/lib/lnx64.o -g -O0 -Wl,--unresolved-symbols=ignore-all  -Wno-return-stack-address  -Wno-missing-declarations  -lmeir_frontend  -ladf_api_frontend 
INFO: [aiecompiler 77-404] Executing Cmd: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph.out -I /tools/Xilinx/Vitis/2024.1/aietools/include -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./aie -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./data -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./aie/kernels -I /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./ --workdir=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work --aiearch=aie --log-level=1 --pl-axi-lite=0 --enable-multi-layer=0 --disable-dma-autostart=0 --enable-light-cdo=0 --large-program-memory=0 --swfifo-threshold=40 --target=hw
INFO: [aiecompiler 77-749] Reading logical device VC1902.json
WARNING: [aiecompiler 77-5890] 'acc[0].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'acc[0].in[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'acc[0].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'acc[1].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'acc[1].in[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'acc[1].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'mat_mul_k[0].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'mat_mul_k[0].in[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'mat_mul_k[0].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'mat_mul_k[1].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'mat_mul_k[1].in[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'mat_mul_k[1].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'mat_mul_k[2].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'mat_mul_k[2].in[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'mat_mul_k[2].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'mat_mul_k[3].in[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'mat_mul_k[3].in[1]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
WARNING: [aiecompiler 77-5890] 'mat_mul_k[3].out[0]' is a window port. Window ports are deprecated in this release and will be obsoleted in future releases. We recommend using io buffers instead.
INFO: [aiecompiler 75-4195] Writing AI Engine constraints file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph_meir_constraints.json'
INFO: [aiecompiler 75-4193] Reading constraints schema from /tools/Xilinx/Vitis/2024.1/aietools/data/aietools_constr_schema.json
INFO: [aiecompiler 77-6447] Executing Cmd: aieir_be --time-passes=0  --disable-om-fifo-insertion=false  --fast-nonlinearfloats=false  --high-performance=false  --single-mm2s-channel=false  --stacksize=1024  --output-archive=libadf.a  --disable-multirate=false  --include="/tools/Xilinx/Vitis/2024.1/aietools/include" --include="/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./aie" --include="/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./data" --include="/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./aie/kernels" --include="/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./" --fastmath=false  --event-trace-advanced-mapping=0  --gen-graph-cleanup=false  --use-canonical-net-names=false  --use-phy-shim=true  --trace-aiesim-option=0  --num-trace-streams=16  --adf-api-log-level=2  --enable-partition=0:50  --quiet=false  --exec-timed=0  --keep-intermediate-results=false  --enable-profiling=false  --runtime-opt=true  --disable-transform-merge-broadcast=false  --verbose=false  --nodot-graph=false  --disable-transform-broadcast-split=true  --pl-freq=312.5  --trace-plio-width=64  --broadcast-enable-core=true  --kernel-address-location=false  --target=hw --swfifo-threshold=40  --workdir=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work  --exit-after=complete  --test-iterations=-1  --known-tripcount=false  --platform=/tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm  --write-partitioned-file=true  --schemafile=AIEGraphSchema.json  --lock-fence-mode=1  --enable-reconfig=false  --evaluate-fifo-depth=false  --event-trace-port=gmio --xlopt=0  --extend-trace-partition=false  --graph-iterator-event=false  --optimize-pktids=false  --no-init=false  --fast-floats=true  --large-kernel-program=false  --no-timer-sync=false  --heapsize=1024  --enable-reconfig-dma-autostart=false  --disable-dma-autostart=false  --json=/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph.json
INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm
INFO: [aiecompiler 55-2099] Unable to extract 'pdi_files' from /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/hw/hw.xsa to /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/hw/extracted/vitis_design_wrapper_0. XSA may not contain 'pdi_files' or the destination directory is read-only
INFO: [aiecompiler 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2024.1/data/embeddedsw) loading 0 seconds
INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm
INFO: [aiecompiler 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcvc1902-vsva2197-2MP-e-S 
INFO: [aiecompiler 77-749] Reading logical device VC1902.json
INFO: [aiecompiler 77-750] Reading physical device xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-951] ###Start:Loading Device Part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-950] ###Finish(0u 0s 0w):Loading Device Part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-4400] Finish reading physical device xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-951] ###Start:Loading Device Part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-950] ###Finish(0u 0s 0w):Loading Device Part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-757] Opening input file: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph.json
INFO: [aiecompiler 77-6287] Emitting AIEIr in file: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph_aieir_dump.txt
INFO: [aiecompiler 77-656] Processing Graph 'root'
INFO: [aiecompiler 77-5917] Repetition count for mygraph.mat_mul_k[2] is 1.
INFO: [aiecompiler 77-5917] Repetition count for mygraph.mat_mul_k[0] is 1.
INFO: [aiecompiler 77-5917] Repetition count for mygraph.acc[0] is 1.
INFO: [aiecompiler 77-5917] Repetition count for mygraph.mat_mul_k[1] is 1.
INFO: [aiecompiler 77-5917] Repetition count for mygraph.mat_mul_k[3] is 1.
INFO: [aiecompiler 77-5917] Repetition count for mygraph.acc[1] is 1.
INFO: [aiecompiler 77-6276] DRC Results: 0 Errors
INFO: [aiecompiler 77-281] ###Writing Partition Data To JSON File /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph_partition.json
INFO: [aiecompiler 18-6358] GCLK_DESKEW_DEFAULT not specified in Clock Expansion Window constraints config file for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [aiecompiler 18-5720] The default GCLK Deskew mode is Off.
INFO: [aiecompiler 77-6313] Post Partition DRC Results: 0 Errors
INFO: [aiecompiler 75-4195] Writing AI Engine constraints file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph_aie_constraints_for_placer.aiecst'
INFO: [aiecompiler 75-4193] Reading constraints schema from /tools/Xilinx/Vitis/2024.1/aietools/data/aietools_constr_schema.json
Check AIE-PRE-MAPPER has run: 0 errors
AIE Mapper Partitioner succeeded.
INFO: [aiecompiler 47-778] Running Pass 1 of AIE Mapper.
INFO: [aiecompiler 47-777] Running Global placer
INFO: [aiecompiler 47-776] Running Detail placer
Check AIE-MAPPER has run: 0 errors
AIE Mapper Solution Checker succeeded.
INFO: [aiecompiler 77-280] ###Writing Mapped Data To JSON File /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph_mapped.json
INFO: [aiecompiler 77-1012] Writing Mapping Information To Constraints File /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph_aie_mapped.aiecst
 ####=>writeBufferInfoListAsConstraint 0x4ed18050 binfos.size() 2 i10_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed18320 binfos.size() 2 i10_pi1 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed18590 binfos.size() 2 i10_po0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed190b0 binfos.size() 2 i11_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed19350 binfos.size() 2 i11_pi1 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed195c0 binfos.size() 2 i11_po0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1e1f0 binfos.size() 2 i12_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1e490 binfos.size() 2 i12_pi1 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1e700 binfos.size() 2 i12_po0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x5f62d6d0 binfos.size() 2 i13_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x5f62d970 binfos.size() 2 i13_pi1 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x5f62dbe0 binfos.size() 2 i13_po0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1fa80 binfos.size() 2 i8_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1fce0 binfos.size() 2 i8_pi1 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1ff40 binfos.size() 2 i8_po0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1d190 binfos.size() 2 i9_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1d400 binfos.size() 2 i9_pi1 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1d640 binfos.size() 2 i9_po0 allBufferInfos: 2
INFO: [aiecompiler 75-4195] Writing AI Engine constraints file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph_aie_mapped.aiecst'
INFO: [aiecompiler 75-4193] Reading constraints schema from /tools/Xilinx/Vitis/2024.1/aietools/data/aietools_constr_schema.json
INFO: [aiecompiler 77-6291] Entering MAPPING ANALYSIS pass 
INFO: [aiecompiler 77-6306] Mapped filename /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph_mapped.json
INFO: [aiecompiler 77-4161] Generating AIE shim-constraint file at: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/arch/aie_interface.aieintfcst
INFO: [aiecompiler 77-4165] Opening AIE shim-constraints schema JSON file: /tools/Xilinx/Vivado/2024.1/data/parts/xilinx/common/noc/schemas/constraints.json
INFO: [aiecompiler 77-6284] Done with MAPPING ANALYSIS pass 
INFO: [aiecompiler 77-310] Generating logical architecture in file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/arch/logical_arch_aie.larch
INFO: [aiecompiler 77-313] Initializing logical architecture from file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/arch/logical_arch_aie.larch
INFO: [aiecompiler 77-6290] Entering INTERPOSER ANALYSIS pass
INFO: [aiecompiler 77-6281] Done with  INTERPOSER ANALYSIS pass
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[0].in[0]', allocated DMA is 'tile: aie, col:0, row:0, channel:0, dir:s2mm'
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[0].in[1]', allocated DMA is 'tile: aie, col:0, row:1, channel:0, dir:s2mm'
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[0].out[0]', allocated DMA is 'tile: aie, col:0, row:1, channel:0, dir:mm2s'
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[1].in[0]', allocated DMA is 'tile: aie, col:0, row:1, channel:1, dir:s2mm'
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[1].in[1]', allocated DMA is 'tile: aie, col:0, row:0, channel:1, dir:s2mm'
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[1].out[0]', allocated DMA is 'tile: aie, col:0, row:2, channel:0, dir:mm2s'
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[2].in[0]', allocated DMA is 'tile: aie, col:1, row:0, channel:0, dir:s2mm'
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[2].in[1]', allocated DMA is 'tile: aie, col:1, row:1, channel:0, dir:s2mm'
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[2].out[0]', allocated DMA is 'tile: aie, col:1, row:0, channel:0, dir:mm2s'
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[3].in[0]', allocated DMA is 'tile: aie, col:1, row:1, channel:1, dir:s2mm'
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[3].in[1]', allocated DMA is 'tile: aie, col:2, row:1, channel:0, dir:s2mm'
INFO: [aiecompiler 77-6570] For port 'mygraph.mat_mul_k[3].out[0]', allocated DMA is 'tile: aie, col:1, row:2, channel:0, dir:mm2s'
INFO: [aiecompiler 77-6570] For port 'mygraph.acc[0].in[0]', allocated DMA is 'tile: aie, col:3, row:0, channel:0, dir:s2mm'
INFO: [aiecompiler 77-6570] For port 'mygraph.acc[0].in[1]', allocated DMA is 'tile: aie, col:4, row:1, channel:0, dir:s2mm'
INFO: [aiecompiler 77-6570] For port 'mygraph.acc[0].out[0]', allocated DMA is 'tile: aie, col:4, row:1, channel:0, dir:mm2s'
INFO: [aiecompiler 77-6570] For port 'mygraph.acc[1].in[0]', allocated DMA is 'tile: aie, col:5, row:1, channel:0, dir:s2mm'
INFO: [aiecompiler 77-6570] For port 'mygraph.acc[1].in[1]', allocated DMA is 'tile: aie, col:5, row:1, channel:1, dir:s2mm'
INFO: [aiecompiler 77-6570] For port 'mygraph.acc[1].out[0]', allocated DMA is 'tile: aie, col:4, row:0, channel:0, dir:mm2s'
Target Part xcvc1902-vsva2197-2MP-e-S 0x2d8f0eb0
Create HARTArchHelperV8
Create HARTArchHelperV8
Create HARTArchHelperV10
HARTArchConstsV10::initialize
BOUNCE_MIN_DIST 1, 1
HARTArchConstsV10::initialize - done
New Arch Helper: 0x6e0e2dc0 for device: 0x2d8f0eb0
INFO: [aiecompiler 35-3142] AIE Router building the Nodegraph
FirstActiveCoreTileCol 0 FirstArctiveCoreTileRow 0
FirstActiveCoreTileCol 0 FirstArctiveCoreTileRow 1
INFO: [aiecompiler 35-3197] AIE Router finished building the Nodegraph.
INFO: [aiecompiler 35-3196] AIE Router Nodegraph build cpu time 4.170000 wall time 4.170000
INFO: [aiecompiler 35-3225] AIE Router starting Netlist building.
INFO: [aiecompiler 35-3162] AIE Router creating Pin Mapper
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
INFO: [aiecompiler 35-3211] AIE Router finished creating Pin Mapper.
INFO: [aiecompiler 35-3212] AIE Router Pin Mapper creation cpu time 0.020000 wall time 0.020000
Number of Horizontal Crossings across a cut: 36
Post Netlist Builder Checksum | NetGraph: 82bfcafa | NumContArr: 9381a554
INFO: [aiecompiler 35-3182] AIE Router finished building the Netlist.
INFO: [aiecompiler 35-3183] AIE Router Netlist building cpu time 0.020000 wall time 0.020000
INFO: [aiecompiler 35-3223] AIE Router starting Constraint Manager.
Area group: Exclude(Exclusive)  Contain Routing Rects : {{(0, 1)(49, 8)} {(0, 0)(49, 0)}  excluding portions of netIds from this group: { } containing portions of netIds in this group: { 0 1 2 3 4 5 6 7 8 9 10 11 }
INFO: [aiecompiler 35-3148] AIE Router finished reading area constraints.
INFO: [aiecompiler 35-3147] AIE Router Constraint Manager cpu time -0.000000 wall time -0.000000
INFO: [aiecompiler 35-3326] AIE Router starting projection of pins
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
INFO: [aiecompiler 35-3325] AIE Router finished projection of pins
INFO: [aiecompiler 35-3324] AIE Router Projection cpu time 0.000000 wall time 0.000000
INFO: [aiecompiler 35-3224] AIE Router starting Cost Builder.
INFO: [aiecompiler 35-3152] AIE Router finished Cost Builder.
INFO: [aiecompiler 35-3151] AIE Router Cost Builder cpu time 0.000000 wall time 0.000000
INFO: [aiecompiler 35-3226] AIE Router starting to route nets.
Cost Coeffs: m_costCoef 1, m_congCostCoef 0.3, m_iterCostCoef 0.4, m_histCostCoef 3
CostMgr nodeGraph::getClkRgnInfo status: 0
Setting minatree comps to 5000
Creating HDRTPinDelayHelperV10 for floorplan 0x60ab77f0
HDRTPinDelayHelperV10:: Creating pin delay helper
popping debug nodes from file  set using param route.printExpandDebugNodes
Min Local Branch Penalty = 10
Min Type Branch Penalty = 10
Outbound Branch Penalty = 20
Setting pin congestion multipler to 1
BufferFromBel: buf0 on (4,1,0) has: <0,1024>
BufferFromBel: buf0 on (4,1,0) has: <globalOffset, fullSize> <0,1024>
BufferFromBel: buf1 on (4,0,2) has: <0,1024>
BufferFromBel: buf1 on (4,0,2) has: <globalOffset, fullSize> <16384,1024>
BufferFromBel: buf2 on (0,0,2) has: <0,512>
BufferFromBel: buf2 on (0,0,2) has: <globalOffset, fullSize> <16384,512>
BufferFromBel: buf3 on (0,1,0) has: <512,512>
BufferFromBel: buf3 on (0,1,0) has: <globalOffset, fullSize> <512,512>
BufferFromBel: buf4 on (1,1,0) has: <0,512>
BufferFromBel: buf4 on (1,1,0) has: <globalOffset, fullSize> <0,512>
BufferFromBel: buf5 on (0,1,1) has: <7168,1024>
BufferFromBel: buf5 on (0,1,1) has: <globalOffset, fullSize> <15360,1024>
BufferFromBel: buf6 on (0,1,3) has: <0,512>
BufferFromBel: buf6 on (0,1,3) has: <globalOffset, fullSize> <24576,512>
BufferFromBel: buf7 on (0,0,3) has: <0,512>
BufferFromBel: buf7 on (0,0,3) has: <globalOffset, fullSize> <24576,512>
BufferFromBel: buf8 on (2,1,1) has: <0,512>
BufferFromBel: buf8 on (2,1,1) has: <globalOffset, fullSize> <8192,512>
BufferFromBel: buf9 on (0,2,0) has: <0,1024>
BufferFromBel: buf9 on (0,2,0) has: <globalOffset, fullSize> <0,1024>
BufferFromBel: buf10 on (1,0,3) has: <0,512>
BufferFromBel: buf10 on (1,0,3) has: <globalOffset, fullSize> <24576,512>
BufferFromBel: buf11 on (1,0,1) has: <512,1024>
BufferFromBel: buf11 on (1,0,1) has: <globalOffset, fullSize> <8704,1024>
BufferFromBel: buf12 on (1,1,0) has: <512,512>
BufferFromBel: buf12 on (1,1,0) has: <globalOffset, fullSize> <512,512>
BufferFromBel: buf13 on (1,2,0) has: <0,1024>
BufferFromBel: buf13 on (1,2,0) has: <globalOffset, fullSize> <0,1024>
BufferFromBel: sysmem14 on (0,1,3) has: <6112,2080>
BufferFromBel: sysmem14 on (0,1,3) has: <globalOffset, fullSize> <30688,2080>
BufferFromBel: sysmem15 on (1,1,2) has: <3072,2080>
BufferFromBel: sysmem15 on (1,1,2) has: <globalOffset, fullSize> <19456,2080>
BufferFromBel: sysmem16 on (1,0,3) has: <512,2080>
BufferFromBel: sysmem16 on (1,0,3) has: <globalOffset, fullSize> <25088,2080>
BufferFromBel: sysmem17 on (1,0,0) has: <5600,2080>
BufferFromBel: sysmem17 on (1,0,0) has: <globalOffset, fullSize> <5600,2080>
BufferFromBel: sysmem18 on (3,0,0) has: <6112,2080>
BufferFromBel: sysmem18 on (3,0,0) has: <globalOffset, fullSize> <6112,2080>
BufferFromBel: sysmem19 on (4,0,0) has: <0,2080>
BufferFromBel: sysmem19 on (4,0,0) has: <globalOffset, fullSize> <0,2080>
BufferFromBel: buf0d on (4,1,1) has: <0,1024>
BufferFromBel: buf0d on (4,1,1) has: <globalOffset, fullSize> <8192,1024>
BufferFromBel: buf1d on (4,0,1) has: <1024,1024>
BufferFromBel: buf1d on (4,0,1) has: <globalOffset, fullSize> <9216,1024>
BufferFromBel: buf2d on (0,0,0) has: <3840,512>
BufferFromBel: buf2d on (0,0,0) has: <globalOffset, fullSize> <3840,512>
BufferFromBel: buf3d on (0,1,3) has: <512,512>
BufferFromBel: buf3d on (0,1,3) has: <globalOffset, fullSize> <25088,512>
BufferFromBel: buf4d on (1,1,1) has: <0,512>
BufferFromBel: buf4d on (1,1,1) has: <globalOffset, fullSize> <8192,512>
BufferFromBel: buf5d on (0,1,2) has: <0,1024>
BufferFromBel: buf5d on (0,1,2) has: <globalOffset, fullSize> <16384,1024>
BufferFromBel: buf6d on (0,1,0) has: <0,512>
BufferFromBel: buf6d on (0,1,0) has: <globalOffset, fullSize> <0,512>
BufferFromBel: buf7d on (0,0,1) has: <0,512>
BufferFromBel: buf7d on (0,0,1) has: <globalOffset, fullSize> <8192,512>
BufferFromBel: buf8d on (2,1,0) has: <512,512>
BufferFromBel: buf8d on (2,1,0) has: <globalOffset, fullSize> <512,512>
BufferFromBel: buf9d on (0,2,1) has: <0,1024>
BufferFromBel: buf9d on (0,2,1) has: <globalOffset, fullSize> <8192,1024>
BufferFromBel: buf10d on (1,0,2) has: <7680,512>
BufferFromBel: buf10d on (1,0,2) has: <globalOffset, fullSize> <24064,512>
BufferFromBel: buf11d on (1,0,0) has: <0,1024>
BufferFromBel: buf11d on (1,0,0) has: <globalOffset, fullSize> <0,1024>
BufferFromBel: buf12d on (1,1,3) has: <0,512>
BufferFromBel: buf12d on (1,1,3) has: <globalOffset, fullSize> <24576,512>
BufferFromBel: buf13d on (1,2,1) has: <0,1024>
BufferFromBel: buf13d on (1,2,1) has: <globalOffset, fullSize> <8192,1024>
BufferFromBel: buf11r on (4,1,2) has: <0,1024>
BufferFromBel: buf11r on (4,1,2) has: <globalOffset, fullSize> <16384,1024>
BufferFromBel: buf13r on (5,1,0) has: <0,1024>
BufferFromBel: buf13r on (5,1,0) has: <globalOffset, fullSize> <0,1024>
BufferFromBel: buf5r on (3,0,2) has: <0,1024>
BufferFromBel: buf5r on (3,0,2) has: <globalOffset, fullSize> <16384,1024>
BufferFromBel: buf9r on (5,1,3) has: <0,1024>
BufferFromBel: buf9r on (5,1,3) has: <globalOffset, fullSize> <24576,1024>
BufferFromBel: buf5dr on (3,0,3) has: <0,1024>
BufferFromBel: buf5dr on (3,0,3) has: <globalOffset, fullSize> <24576,1024>
BufferFromBel: buf9dr on (5,1,2) has: <0,1024>
BufferFromBel: buf9dr on (5,1,2) has: <globalOffset, fullSize> <16384,1024>
BufferFromBel: buf11dr on (4,1,3) has: <0,1024>
BufferFromBel: buf11dr on (4,1,3) has: <globalOffset, fullSize> <24576,1024>
BufferFromBel: buf13dr on (5,1,1) has: <0,1024>
BufferFromBel: buf13dr on (5,1,1) has: <globalOffset, fullSize> <8192,1024>
Total number of components: 2
No FIFO terms found to need Global ILP, skipping

--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 1
Congestion Report
North Dir Cong Level = 0 Max Cong = 0.333333 No Congested Regions.
South Dir Cong Level = 0 Max Cong = 0.5 No Congested Regions.
East Dir Cong Level = 0 Max Cong = 0.5 No Congested Regions.
West Dir Cong Level = 0 Max Cong = 1 Congested Regions : (2,2) -> (2,2) [AIE_TILE_X2Y2 -> AIE_TILE_X2Y2]  : (3,2) -> (3,2) [AIE_TILE_X3Y2 -> AIE_TILE_X3Y2]  : (4,2) -> (4,2) [AIE_TILE_X4Y2 -> AIE_TILE_X4Y2] 

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.2 Sparse Ratio: 1.25


INFO: [aiecompiler 35-21] Average Estimated Local Routing Congestion:
 +-----------+-------------+-------------+
 | Direction | Region Size | Utilization |
 +-----------+-------------+-------------+
 | North     | 1 x 1       |      33.33% |
 | South     | 1 x 1       |      50.00% |
 | East      | 1 x 1       |      50.00% |
 | West      | 1 x 1       |     100.00% |
 +-----------+-------------+-------------+

NORTH:
*********************************************************************************************************************************
* 1             * 2             * 3             * 4             * 5             * 6             * 7             * 8             *
*********************************************************************************************************************************
| 30000 (2.00%) | 30000 (1.67%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
SOUTH:
*********************************************************************************************************************************
* 1             * 2             * 3             * 4             * 5             * 6             * 7             * 8             *
*********************************************************************************************************************************
| 20000 (1.00%) | 20000 (1.50%) | 20000 (1.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
EAST:
*******************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
* 1            * 2             * 3             * 4            * 5             * 6            * 7            * 8            * 9            * 10           * 11           * 12           * 13           * 14           * 15           * 16           * 17           * 18           * 19           * 20           * 21           * 22           * 23           * 24           * 25           * 26           * 27           * 28           * 29           * 30           * 31           * 32           * 33           * 34           * 35           * 36           * 37           * 38           * 39           * 40           * 41           * 42           * 43           * 44           * 45           * 46           * 47           * 48           * 49           *
*******************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
| 3600 (5.56%) | 3600 (11.11%) | 3600 (11.11%) | 3600 (8.33%) | 3600 (11.11%) | 3600 (5.56%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
WEST:
***********************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
* 1             * 2             * 3             * 4             * 5             * 6             * 7             * 8            * 9            * 10           * 11           * 12           * 13           * 14           * 15           * 16           * 17           * 18           * 19           * 20           * 21           * 22           * 23           * 24           * 25           * 26           * 27           * 28           * 29           * 30           * 31           * 32           * 33           * 34           * 35           * 36           * 37           * 38           * 39           * 40           * 41           * 42           * 43           * 44           * 45           * 46           * 47           * 48           * 49           *
***********************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
| 3600 (11.11%) | 3600 (16.67%) | 3600 (16.67%) | 3600 (16.67%) | 3600 (16.67%) | 3600 (16.67%) | 3600 (11.11%) | 3600 (5.56%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
INFO: [aiecompiler 35-3366] Initial Estimated Cut Congestion
NORTH: No Congestion
SOUTH: No Congestion
EAST: No Congestion
WEST: No Congestion


New CongCostCoef: 0.3
New IterCostCoef: 0.4
INFO: [aiecompiler 35-3172] AIE Router is on Global Iteration: 0
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 2
    Nets Routed: 0
    Total Expand: 0.003378M
    Total Pop: 0.001349M
    Total Eval: 0.003378M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

There are no negative slack systems in this design, skipping router balancing
Trace graph pruning is enabled
Found buffer at bel: AIE_MEMGRP_BANK0
Found buffer at bel: AIE_MEMGRP_BANK1
Found buffer at bel: AIE_MEMGRP_BANK0
Found buffer at bel: AIE_MEMGRP_BANK1
Found buffer at bel: AIE_MEMGRP_BANK0
Found buffer at bel: AIE_MEMGRP_BANK1
Found buffer at bel: AIE_MEMGRP_BANK2
Found buffer at bel: AIE_MEMGRP_BANK3
Found buffer at bel: AIE_MEMGRP_BANK0
Found buffer at bel: AIE_MEMGRP_BANK1
Found buffer at bel: AIE_MEMGRP_BANK2
Found buffer at bel: AIE_MEMGRP_BANK3
Found buffer at bel: AIE_MEMGRP_BANK0
Found buffer at bel: AIE_MEMGRP_BANK1
Found buffer at bel: AIE_MEMGRP_BANK0
Found buffer at bel: AIE_MEMGRP_BANK1
Found buffer at bel: AIE_MEMGRP_BANK2
Found buffer at bel: AIE_MEMGRP_BANK3
Found buffer at bel: AIE_MEMGRP_BANK0
Found buffer at bel: AIE_MEMGRP_BANK1
Found buffer at bel: AIE_MEMGRP_BANK2
Found buffer at bel: AIE_MEMGRP_BANK3
Found buffer at bel: AIE_MEMGRP_BANK0
Found buffer at bel: AIE_MEMGRP_BANK1
Found buffer at bel: AIE_MEMGRP_BANK2
Found buffer at bel: AIE_MEMGRP_BANK3
Found buffer at bel: AIE_MEMGRP_BANK0
Found buffer at bel: AIE_MEMGRP_BANK1
Found buffer at bel: AIE_MEMGRP_BANK2
Found buffer at bel: AIE_MEMGRP_BANK3
Found buffer at bel: AIE_MEMGRP_BANK0
Found buffer at bel: AIE_MEMGRP_BANK2
Found buffer at bel: AIE_MEMGRP_BANK3
Found buffer at bel: AIE_MEMGRP_BANK0
Found buffer at bel: AIE_MEMGRP_BANK1
Found buffer at bel: AIE_MEMGRP_BANK2
INFO: [aiecompiler 35-3329] Trace Net Routing Global Iteration 0
New CongCostCoef: 0.3
New IterCostCoef: 0.4
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 2
    Nets Routed: 0
    Total Expand: 0.003378M
    Total Pop: 0.001349M
    Total Eval: 0.003378M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

Trace net routing converged, total trace nets routed in this phase: 0
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 3
    Nets Routed: 0
    Total Expand: 0.003378M
    Total Pop: 0.001349M
    Total Eval: 0.003378M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

Trace net routing converged, total trace nets routed in this phase: 0
Number of trace nets that were skipped routing: 0
INFO: [aiecompiler 35-3391] Estimated FIFO Congestion
*******************************************
* Type        * Region Size * Utilisation *
*******************************************
| Switch FIFO | 1x1         |  0.00%      |
| DMA FIFO    | 1x2         |  100.00%    |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
DMA FIFO Congestion Report:
Bounded by tiles (Lower Left Tile -> Upper Right Tile):
    AIE_TILE_X0Y1->AIE_TILE_X0Y2


Post Router Checksum | NetGraph: 240908fd | NumContArr: f5da3b75
INFO: [aiecompiler 35-3220] AIE Router finished routing nets.
INFO: [aiecompiler 35-3219] AIE Router routing cpu time 0.220000 wall time 0.220000
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
No shared packet switched routing resources used in this design
Total Data net Wirelength is : 77
Total Trace net Wirelength is : 0
INFO: [aiecompiler 35-3252] AIE Router successfully routed all nets.
Total Number of unique Switch FIFOs: 0
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
Ordered merge post process: Adding BD config broadcast nets
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
Check AIE-ROUTER has run: 0 errors
HDRTPinDelayHelperV10:: Clearing pin delay helper
Releasing pin delay helper for floorplan 0x60ab77f0
HDRTPinDelayHelperV10:: Releasing Pin Dly Helper
NodeGraph Released.
DeviceData Released.
 ####=>writeBufferInfoListAsConstraint 0x4ed18050 binfos.size() 2 i10_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed18320 binfos.size() 2 i10_pi1 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed18590 binfos.size() 2 i10_po0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed190b0 binfos.size() 2 i11_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed19350 binfos.size() 2 i11_pi1 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed195c0 binfos.size() 2 i11_po0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1e1f0 binfos.size() 2 i12_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1e490 binfos.size() 2 i12_pi1 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1e700 binfos.size() 2 i12_po0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x5f62d6d0 binfos.size() 2 i13_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x5f62d970 binfos.size() 2 i13_pi1 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x5f62dbe0 binfos.size() 2 i13_po0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1fa80 binfos.size() 2 i8_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1fce0 binfos.size() 2 i8_pi1 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1ff40 binfos.size() 2 i8_po0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1d190 binfos.size() 2 i9_pi0 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1d400 binfos.size() 2 i9_pi1 allBufferInfos: 2
 ####=>writeBufferInfoListAsConstraint 0x4ed1d640 binfos.size() 2 i9_po0 allBufferInfos: 2
INFO: [aiecompiler 75-4195] Writing AI Engine constraints file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph_aie_routed.aiecst'
INFO: [aiecompiler 75-4193] Reading constraints schema from /tools/Xilinx/Vitis/2024.1/aietools/data/aietools_constr_schema.json
DEBUG:TileRouter:### Entering TILE ROUTER pass
INFO: [aiecompiler 77-336] Producing aieshim solution for router in /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/arch/aieshim_solution.aiesol
DEBUG:TileRouter:### Done with TILE ROUTER pass
INFO: [aiecompiler 77-6289] Entering Dump_Partition_Graph pass 
INFO: [aiecompiler 77-404] Executing Cmd: dot -Tpng /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph_mapped_post.dot -o /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/reports/graph_mapped_post.png
INFO: [aiecompiler 77-6283] Done with Dump_Partition_Graph pass 
INFO: [aiecompiler 77-6319] Writing proc file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/0_0/src/0_0.cc
INFO: [aiecompiler 77-6319] Writing proc file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/0_1/src/0_1.cc
INFO: [aiecompiler 77-6319] Writing proc file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/1_0/src/1_0.cc
INFO: [aiecompiler 77-6319] Writing proc file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/1_1/src/1_1.cc
INFO: [aiecompiler 77-6319] Writing proc file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/4_0/src/4_0.cc
INFO: [aiecompiler 77-6319] Writing proc file /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/4_1/src/4_1.cc
INFO: [aiecompiler 77-6497] runtime-opt stats: Avoided compilation of 0 cores out of 6 cores.
INFO: [aiecompiler 77-329] No Global Memory IO Nodes - nothing to do in this pass
INFO: [aiecompiler 77-6293] Entering XPE_Report_Generator pass 
INFO: [aiecompiler 77-6285] Done with XPE_Report_Generator pass 
INFO: [aiecompiler 77-6298] Generating CHESS Project File for processor at (0,0)
INFO: [aiecompiler 77-6299] Generating Linker script in /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/0_0/scripts/0_0.bcf
INFO: [aiecompiler 77-21796] ### Created directory with path = /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/0_0/timestamped_log
INFO: [aiecompiler 77-6298] Generating CHESS Project File for processor at (0,1)
INFO: [aiecompiler 77-6299] Generating Linker script in /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/0_1/scripts/0_1.bcf
INFO: [aiecompiler 77-21796] ### Created directory with path = /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/0_1/timestamped_log
INFO: [aiecompiler 77-6298] Generating CHESS Project File for processor at (1,0)
INFO: [aiecompiler 77-6299] Generating Linker script in /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/1_0/scripts/1_0.bcf
INFO: [aiecompiler 77-21796] ### Created directory with path = /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/1_0/timestamped_log
INFO: [aiecompiler 77-6298] Generating CHESS Project File for processor at (1,1)
INFO: [aiecompiler 77-6299] Generating Linker script in /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/1_1/scripts/1_1.bcf
INFO: [aiecompiler 77-21796] ### Created directory with path = /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/1_1/timestamped_log
INFO: [aiecompiler 77-6298] Generating CHESS Project File for processor at (4,0)
INFO: [aiecompiler 77-6299] Generating Linker script in /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/4_0/scripts/4_0.bcf
INFO: [aiecompiler 77-21796] ### Created directory with path = /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/4_0/timestamped_log
INFO: [aiecompiler 77-6298] Generating CHESS Project File for processor at (4,1)
INFO: [aiecompiler 77-6299] Generating Linker script in /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/4_1/scripts/4_1.bcf
INFO: [aiecompiler 77-21796] ### Created directory with path = /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie/4_1/timestamped_log
INFO: [aiecompiler 77-404] Executing Cmd: make -C /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/aie -O -j 8 -f 0_0.elfgen.Makefile -f 0_1.elfgen.Makefile -f 1_0.elfgen.Makefile -f 1_1.elfgen.Makefile -f 4_0.elfgen.Makefile -f 4_1.elfgen.Makefile all 2>&1

INFO: [aiecompiler 77-5774] The AIE partition identified post placement and routing on basis of used columns is '0:9'
INFO: [aiecompiler 77-6226] ### Compiling PL Block ps_i14
INFO: [aiecompiler 77-6311] Opened file : /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/ps/c_rts/systemC/generated-source/genwrapper_for_ps_i14.cpp
INFO: [aiecompiler 77-404] Executing Cmd: make -C /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/ps/c_rts/systemC -f Makefile all
INFO: [aiecompiler 77-6311] Opened file : /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/ps/cdo/generated-source/cdo_main.cpp
INFO: [aiecompiler 77-6311] Opened file : /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/ps/cdo/generated-source/gen_cdo.cpp
INFO: [aiecompiler 77-6311] Opened file : /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/ps/cdo/generated-source/gen_cdo.h
INFO: [aiecompiler 77-6311] Opened file : /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/ps/cdo/Makefile
INFO: [aiecompiler 77-404] Executing Cmd: make -C /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/ps/cdo -f Makefile all
DEBUG:BuildCFGraph:### Entering Build CFGraph pass
INFO: [aiecompiler 77-5857] Start building AIE IP
INFO: [aiecompiler 77-5855] Number of AIE IP ports are : 8
INFO: [aiecompiler 77-5848] Added port on AIE IP: S00_AXIS  -->  mygraph_A_0_
INFO: [aiecompiler 77-5848] Added port on AIE IP: S01_AXIS  -->  mygraph_A_1_
INFO: [aiecompiler 77-5848] Added port on AIE IP: S02_AXIS  -->  mygraph_A_2_
INFO: [aiecompiler 77-5848] Added port on AIE IP: S03_AXIS  -->  mygraph_A_3_
INFO: [aiecompiler 77-5848] Added port on AIE IP: S04_AXIS  -->  mygraph_B_0_
INFO: [aiecompiler 77-5848] Added port on AIE IP: S05_AXIS  -->  mygraph_B_1_
INFO: [aiecompiler 77-5848] Added port on AIE IP: M00_AXIS  -->  mygraph_C_0_
INFO: [aiecompiler 77-5848] Added port on AIE IP: M01_AXIS  -->  mygraph_C_1_
INFO: [aiecompiler 77-5850] Done building AIE IP
DEBUG:BuildCFGraph:### CF Graph is built
INFO: [aiecompiler 77-6288] Entering Compiler Report Generator pass 
INFO: [aiecompiler 77-6230] ####Writing Placement For Nodes 
INFO: [aiecompiler 77-6282] Done with AIE Tools Report Generator pass 
INFO: [aiecompiler 77-6228] ### Entering Packager pass
INFO: [aiecompiler 75-4195] Writing AI Engine constraints file '/home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/graph_aie_constraints.aiecst'
INFO: [aiecompiler 75-4193] Reading constraints schema from /tools/Xilinx/Vitis/2024.1/aietools/data/aietools_constr_schema.json
INFO: [aiecompiler 77-1083] Adding hardware components under: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/hw.o 
INFO: [aiecompiler 77-1085] Adding software components under: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/sw.o 
INFO: [aiecompiler 77-5380] Adding config components under: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/temp/cfg.o
INFO: [aiecompiler 77-1086] Generating hand-off archive: libadf.a
INFO: [aiecompiler 77-6227] ### Done with Packager pass (1757385328 secs)
INFO: [aiecompiler 77-6439] Run completed. Find additional information in:
	Guidance: /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/reports/guidance.html

INFO: [aiecompiler 77-6440] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run: 
	vitis_analyzer /home/wes_2025_r_verma/capstone_project/Versal-Linux-cmd-clean_0507/gemm_multi_tile/./Work/graph.aiecompile_summary

Compilation Complete
(WARNING:18, CRITICAL-WARNING:0, ERROR:0)
