// Seed: 3023120800
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_22 = 0;
  genvar id_9, id_10;
  wire id_11;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = id_4;
  tri1  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  assign id_6 = 1 != 1;
  wor id_25;
  tri id_26, id_27;
  tri0 id_28;
  assign id_6  = 1 ? 1 : id_7 ^ 1;
  assign id_27 = 1;
  wire id_29;
  assign id_18 = id_25;
  wire id_30;
  assign id_28 = id_12;
  module_0 modCall_1 (
      id_6,
      id_28,
      id_20,
      id_23,
      id_23,
      id_26,
      id_17,
      id_4
  );
  always @(id_26 or posedge "" - 1)
    for (id_18 = ""; id_21 - id_11; id_16 = id_11 * 1) begin : LABEL_0
      assume (1);
    end
endmodule
