#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Apr 28 16:57:06 2022
# Process ID: 18977
# Current directory: /home/tun24853/ece2613/lab6a/lab6a
# Command line: vivado -mode batch -source lab6a_top_io_wrapper.tcl
# Log file: /home/tun24853/ece2613/lab6a/lab6a/vivado.log
# Journal file: /home/tun24853/ece2613/lab6a/lab6a/vivado.jou
# Running On: ece-000, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 4, Host memory: 16507 MB
#-----------------------------------------------------------
source lab6a_top_io_wrapper.tcl
# set MODULE lab6a_top_io_wrapper
# set SOURCE_FILES "lab6a_top_io_wrapper.sv /home/tun24853/ece2613/lab3/lab3/anode_decoder.sv display_driver.sv d_counter.sv /home/tun24853/ece2613/lab3/lab3/svn_seg_decoder.sv"
# set CONSTRAINTS lab6a.xdc
# source /home/tun24853/ece2613/syn_generic.tcl
## create_project $MODULE -in_memory -part xc7a35tcpg236-1
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2712.543 ; gain = 5.988 ; free physical = 1368 ; free virtual = 19826
## add_files $SOURCE_FILES
## read_xdc $CONSTRAINTS
## synth_design -name $MODULE -top $MODULE -part xc7a35tcpg236-1
Command: synth_design -name lab6a_top_io_wrapper -top lab6a_top_io_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19434
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2712.637 ; gain = 0.000 ; free physical = 331 ; free virtual = 18357
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab6a_top_io_wrapper' [/home/tun24853/ece2613/lab6a/lab6a/lab6a_top_io_wrapper.sv:4]
INFO: [Synth 8-6157] synthesizing module 'display_driver' [/home/tun24853/ece2613/lab6a/lab6a/display_driver.sv:3]
INFO: [Synth 8-6157] synthesizing module 'svn_seg_decoder' [/home/tun24853/ece2613/lab3/lab3/svn_seg_decoder.sv:4]
WARNING: [Synth 8-87] always_comb on 'seg_out_reg' did not result in combinational logic [/home/tun24853/ece2613/lab3/lab3/svn_seg_decoder.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'svn_seg_decoder' (1#1) [/home/tun24853/ece2613/lab3/lab3/svn_seg_decoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'anode_decoder' [/home/tun24853/ece2613/lab3/lab3/anode_decoder.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'anode_decoder' (2#1) [/home/tun24853/ece2613/lab3/lab3/anode_decoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'd_counter' [/home/tun24853/ece2613/lab6a/lab6a/d_counter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'd_counter' (3#1) [/home/tun24853/ece2613/lab6a/lab6a/d_counter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'display_driver' (4#1) [/home/tun24853/ece2613/lab6a/lab6a/display_driver.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'lab6a_top_io_wrapper' (5#1) [/home/tun24853/ece2613/lab6a/lab6a/lab6a_top_io_wrapper.sv:4]
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[0] driven by constant 0
WARNING: [Synth 8-7129] Port JA[2] in module lab6a_top_io_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2712.637 ; gain = 0.000 ; free physical = 1355 ; free virtual = 19367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2712.637 ; gain = 0.000 ; free physical = 1351 ; free virtual = 19380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2712.637 ; gain = 0.000 ; free physical = 1351 ; free virtual = 19380
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.637 ; gain = 0.000 ; free physical = 1339 ; free virtual = 19368
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tun24853/ece2613/lab6a/lab6a/lab6a.xdc]
Finished Parsing XDC File [/home/tun24853/ece2613/lab6a/lab6a/lab6a.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tun24853/ece2613/lab6a/lab6a/lab6a.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab6a_top_io_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab6a_top_io_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.559 ; gain = 0.000 ; free physical = 1218 ; free virtual = 19262
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.559 ; gain = 0.000 ; free physical = 1218 ; free virtual = 19262
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2744.559 ; gain = 31.922 ; free physical = 1270 ; free virtual = 19318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2744.559 ; gain = 31.922 ; free physical = 1269 ; free virtual = 19317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2744.559 ; gain = 31.922 ; free physical = 1273 ; free virtual = 19321
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'seg_out_reg' [/home/tun24853/ece2613/lab3/lab3/svn_seg_decoder.sv:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2744.562 ; gain = 31.926 ; free physical = 1247 ; free virtual = 19300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design lab6a_top_io_wrapper has port led[0] driven by constant 0
WARNING: [Synth 8-7129] Port JA[2] in module lab6a_top_io_wrapper is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (u1/u_sd/seg_out_reg[6]) is unused and will be removed from module lab6a_top_io_wrapper.
WARNING: [Synth 8-3332] Sequential element (u1/u_sd/seg_out_reg[5]) is unused and will be removed from module lab6a_top_io_wrapper.
WARNING: [Synth 8-3332] Sequential element (u1/u_sd/seg_out_reg[4]) is unused and will be removed from module lab6a_top_io_wrapper.
WARNING: [Synth 8-3332] Sequential element (u1/u_sd/seg_out_reg[3]) is unused and will be removed from module lab6a_top_io_wrapper.
WARNING: [Synth 8-3332] Sequential element (u1/u_sd/seg_out_reg[2]) is unused and will be removed from module lab6a_top_io_wrapper.
WARNING: [Synth 8-3332] Sequential element (u1/u_sd/seg_out_reg[1]) is unused and will be removed from module lab6a_top_io_wrapper.
WARNING: [Synth 8-3332] Sequential element (u1/u_sd/seg_out_reg[0]) is unused and will be removed from module lab6a_top_io_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 2744.562 ; gain = 31.926 ; free physical = 1200 ; free virtual = 19257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2744.562 ; gain = 31.926 ; free physical = 1050 ; free virtual = 19046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:05 . Memory (MB): peak = 2744.562 ; gain = 31.926 ; free physical = 1078 ; free virtual = 19060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:05 . Memory (MB): peak = 2744.562 ; gain = 31.926 ; free physical = 1078 ; free virtual = 19060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:16 . Memory (MB): peak = 2744.562 ; gain = 31.926 ; free physical = 1067 ; free virtual = 19050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:16 . Memory (MB): peak = 2744.562 ; gain = 31.926 ; free physical = 1067 ; free virtual = 19050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:16 . Memory (MB): peak = 2744.562 ; gain = 31.926 ; free physical = 1067 ; free virtual = 19050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:16 . Memory (MB): peak = 2744.562 ; gain = 31.926 ; free physical = 1067 ; free virtual = 19050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:16 . Memory (MB): peak = 2744.562 ; gain = 31.926 ; free physical = 1067 ; free virtual = 19050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:16 . Memory (MB): peak = 2744.562 ; gain = 31.926 ; free physical = 1067 ; free virtual = 19050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT4   |     7|
|6     |LUT6   |     4|
|7     |FDRE   |    17|
|8     |IBUF   |    18|
|9     |OBUF   |    21|
|10    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:16 . Memory (MB): peak = 2744.562 ; gain = 31.926 ; free physical = 1067 ; free virtual = 19050
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:08 . Memory (MB): peak = 2744.562 ; gain = 0.004 ; free physical = 1119 ; free virtual = 19101
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:16 . Memory (MB): peak = 2744.562 ; gain = 31.926 ; free physical = 1119 ; free virtual = 19101
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.562 ; gain = 0.000 ; free physical = 1109 ; free virtual = 19094
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tun24853/ece2613/lab6a/lab6a/lab6a.xdc]
Finished Parsing XDC File [/home/tun24853/ece2613/lab6a/lab6a/lab6a.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.562 ; gain = 0.000 ; free physical = 1135 ; free virtual = 19124
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a00cc16f
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:31 . Memory (MB): peak = 2744.562 ; gain = 32.020 ; free physical = 1335 ; free virtual = 19325
## opt_design	;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.574 ; gain = 32.012 ; free physical = 1325 ; free virtual = 19315

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f785ed6c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2802.387 ; gain = 25.812 ; free physical = 1073 ; free virtual = 19014

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f785ed6c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3009.355 ; gain = 0.004 ; free physical = 1141 ; free virtual = 18959
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f785ed6c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3009.355 ; gain = 0.004 ; free physical = 1142 ; free virtual = 18959
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 5f59e169

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3009.355 ; gain = 0.004 ; free physical = 1142 ; free virtual = 18959
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 5f59e169

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3009.355 ; gain = 0.004 ; free physical = 1142 ; free virtual = 18959
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 5f59e169

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3009.355 ; gain = 0.004 ; free physical = 1142 ; free virtual = 18959
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 5f59e169

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3009.355 ; gain = 0.004 ; free physical = 1142 ; free virtual = 18959
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3009.355 ; gain = 0.000 ; free physical = 1141 ; free virtual = 18958
Ending Logic Optimization Task | Checksum: c098142d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3009.355 ; gain = 0.004 ; free physical = 1141 ; free virtual = 18958

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c098142d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3009.355 ; gain = 0.000 ; free physical = 1335 ; free virtual = 19152

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c098142d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3009.355 ; gain = 0.000 ; free physical = 1335 ; free virtual = 19152

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3009.355 ; gain = 0.000 ; free physical = 1335 ; free virtual = 19152
Ending Netlist Obfuscation Task | Checksum: c098142d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3009.355 ; gain = 0.000 ; free physical = 1335 ; free virtual = 19152
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.355 ; gain = 264.793 ; free physical = 1335 ; free virtual = 19152
## place_design	;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1281 ; free virtual = 19101
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9fbe6a8a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1281 ; free virtual = 19101
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1281 ; free virtual = 19101

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1389292f6

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1230 ; free virtual = 19049

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 237782fca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1267 ; free virtual = 19087

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 237782fca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1267 ; free virtual = 19086
Phase 1 Placer Initialization | Checksum: 237782fca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1277 ; free virtual = 19096

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 237782fca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1275 ; free virtual = 19095

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 237782fca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1275 ; free virtual = 19095

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 237782fca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1275 ; free virtual = 19095

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 146d583b2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1146 ; free virtual = 18836
Phase 2 Global Placement | Checksum: 146d583b2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1146 ; free virtual = 18836

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 146d583b2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1145 ; free virtual = 18835

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16cae2245

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1144 ; free virtual = 18834

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17bb0a811

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1141 ; free virtual = 18832

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17bb0a811

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1141 ; free virtual = 18832

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d27d86a0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1153 ; free virtual = 18835

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d27d86a0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1153 ; free virtual = 18835

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d27d86a0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1153 ; free virtual = 18835
Phase 3 Detail Placement | Checksum: 1d27d86a0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1153 ; free virtual = 18835

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1d27d86a0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1152 ; free virtual = 18835

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d27d86a0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1153 ; free virtual = 18836

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d27d86a0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1155 ; free virtual = 18838
Phase 4.3 Placer Reporting | Checksum: 1d27d86a0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1155 ; free virtual = 18838

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1155 ; free virtual = 18838

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1155 ; free virtual = 18838
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d27d86a0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1155 ; free virtual = 18838
Ending Placer Task | Checksum: 18b0833fe

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3041.375 ; gain = 0.000 ; free physical = 1155 ; free virtual = 18838
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3041.375 ; gain = 32.020 ; free physical = 1163 ; free virtual = 18845
## phys_opt_design	;
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
## route_design	;
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fe1c9cf7 ConstDB: 0 ShapeSum: 8ceb9707 RouteDB: 0
Post Restoration Checksum: NetGraph: 529ee4b NumContArr: 7058ff59 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 7582eda4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2459 ; free virtual = 20195

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7582eda4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2442 ; free virtual = 20178

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7582eda4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2427 ; free virtual = 20163

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7582eda4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2427 ; free virtual = 20163
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e7fe3788

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2417 ; free virtual = 20155
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.732  | TNS=0.000  | WHS=0.006  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 53
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 53
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 175616a55

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2412 ; free virtual = 20153

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 175616a55

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2412 ; free virtual = 20153
Phase 3 Initial Routing | Checksum: 288fea1e8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2409 ; free virtual = 20153

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.448  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 82435edb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2407 ; free virtual = 20153
Phase 4 Rip-up And Reroute | Checksum: 82435edb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2407 ; free virtual = 20153

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 82435edb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2407 ; free virtual = 20153

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 82435edb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2407 ; free virtual = 20153
Phase 5 Delay and Skew Optimization | Checksum: 82435edb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2407 ; free virtual = 20153

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: aee87287

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2407 ; free virtual = 20153
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.541  | TNS=0.000  | WHS=0.310  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 131fc4022

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2407 ; free virtual = 20153
Phase 6 Post Hold Fix | Checksum: 131fc4022

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2407 ; free virtual = 20153

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0398629 %
  Global Horizontal Routing Utilization  = 0.0645497 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 131fc4022

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2405 ; free virtual = 20152

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 131fc4022

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3053.391 ; gain = 11.012 ; free physical = 2404 ; free virtual = 20151

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ef44eacb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 3077.402 ; gain = 35.023 ; free physical = 2404 ; free virtual = 20151

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.541  | TNS=0.000  | WHS=0.310  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ef44eacb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 3077.402 ; gain = 35.023 ; free physical = 2404 ; free virtual = 20152
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 3077.402 ; gain = 35.023 ; free physical = 2420 ; free virtual = 20168

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 3077.402 ; gain = 36.027 ; free physical = 2420 ; free virtual = 20169
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
## report_timing_summary	;
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Apr 28 17:00:28 2022
| Host         : ece-000 running 64-bit unknown
| Command      : report_timing_summary
| Design       : lab6a_top_io_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.542        0.000                      0                   17        0.324        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.542        0.000                      0                   17        0.324        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 u1/u_dc/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u_dc/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626     5.147    u1/u_dc/clk
    SLICE_X0Y19          FDRE                                         r  u1/u_dc/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  u1/u_dc/count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    u1/u_dc/count_reg_n_0_[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  u1/u_dc/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    u1/u_dc/count_reg[0]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  u1/u_dc/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    u1/u_dc/count_reg[4]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  u1/u_dc/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    u1/u_dc/count_reg[8]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  u1/u_dc/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    u1/u_dc/count_reg[12]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.604 r  u1/u_dc/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.604    u1/u_dc/count_reg[16]_i_1_n_7
    SLICE_X0Y23          FDRE                                         r  u1/u_dc/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    u1/u_dc/clk
    SLICE_X0Y23          FDRE                                         r  u1/u_dc/count_reg[16]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.062    15.146    u1/u_dc/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  7.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u1/u_dc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u_dc/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.470    u1/u_dc/clk
    SLICE_X0Y19          FDRE                                         r  u1/u_dc/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  u1/u_dc/count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.784    u1/u_dc/count_reg_n_0_[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  u1/u_dc/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.829    u1/u_dc/count[0]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  u1/u_dc/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    u1/u_dc/count_reg[0]_i_1_n_7
    SLICE_X0Y19          FDRE                                         r  u1/u_dc/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.983    u1/u_dc/clk
    SLICE_X0Y19          FDRE                                         r  u1/u_dc/count_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    u1/u_dc/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    u1/u_dc/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    u1/u_dc/count_reg[0]/C



## write_bitstream -force $MODULE.bit	;
Command: write_bitstream -force lab6a_top_io_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/courses/ece_2612/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab6a_top_io_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3335.684 ; gain = 258.281 ; free physical = 2298 ; free virtual = 20072
## file delete [glob -nocomplain vivado*.backup.*]
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 17:00:45 2022...
