#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jan 29 17:48:23 2025
# Process ID: 32076
# Current directory: C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41588 C:\Users\tj\Documents\Xilinx_Projects\PYNQ-Z1_QSPI\PYNQ-Z1_QSPI.xpr
# Log file: C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/vivado.log
# Journal file: C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI\vivado.jou
# Running On: LAPTOP-TJAEKEL2, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 4, Host memory: 34321 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name QSPI_top_v1_3_project -directory C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.tmp/QSPI_top_v1_3_project c:/Users/tj/Documents/Xilinx_Projects/Generic_QSPI/Generic_QSPI.srcs/sources_1/new/component.xml
update_compile_order -fileset sources_1
current_project PYNQ-Z1_QSPI
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project QSPI_top_v1_3_project
current_project PYNQ-Z1_QSPI
upgrade_ip -vlnv xilinx.com:user:QSPI_top:1.3 [get_ips  design_1_QSPI_top_0_4] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_QSPI_top_0_4] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.ip_user_files -ipstatic_source_dir C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.cache/compile_simlib/modelsim} {questa=C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.cache/compile_simlib/questa} {riviera=C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.cache/compile_simlib/riviera} {activehdl=C:/Users/tj/Documents/Xilinx_Projects/PYNQ-Z1_QSPI/PYNQ-Z1_QSPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project QSPI_top_v1_3_project
close_project
report_ip_status -name ip_status 
validate_bd_design -force
save_bd_design
