{:input (genetic.crossover/dumb-crossover 371446242 (genetic.mutation/change-names-remove-clause 74664796 (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_10_11 , \\wire:missing_edge , \\wire27_:missing , \\wire28_:missing_37 , wire30_40, wire31_48);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_10_11 ;\n  wire \\wire0_:missing_10_11 ;\n  wire wire12_14;\n  wire wire15_17_20;\n  wire wire16_17;\n  wire wire23_40;\n  wire wire25;\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  input \\wire28_:missing_37 ;\n  wire \\wire28_:missing_37 ;\n  output wire30_40;\n  wire wire30_40;\n  output wire31_48;\n  wire wire31_48;\n  wire \\wire32_45_49_:missing ;\n  wire wire33_36;\n  wire wire33_40;\n  wire wire34_38_51;\n  wire wire34_44;\n  wire wire35_12;\n  wire wire35_26;\n  wire wire35_36;\n  wire wire35_38;\n  wire wire35_40;\n  wire \\wire35_42_:missing ;\n  wire wire35_43;\n  wire wire35_46;\n  wire wire35_48;\n  wire wire35_9;\n  wire \\wire35_:missing_10_13 ;\n  wire \\wire35_:missing_37 ;\n  wire \\wire35_:missing_50 ;\n  wire wire39_47;\n  wire \\wire39_:missing_41_11 ;\n  wire \\wire39_:missing_41_43 ;\n  wire \\wire3_:missing_24 ;\n  wire wire40_42_46;\n  wire wire41_42;\n  wire wire49;\n  wire \\wire4_19_:missing_25 ;\n  wire wire6_11;\n  wire wire6_12;\n  wire wire7_15;\n  wire wire7_40;\n  wire wire8_15;\n  wire wire9_18;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_16_11 ;\n  wire \\wire:missing_16_18 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_51 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_12 = 2'h1 >> wire6_11;\n  assign wire8_15 = 4'h6 >> { wire7_15, wire15_17_20 };\n  assign wire16_17 = 4'h8 >> { \\wire:missing_16_11 , \\wire:missing_16_18  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire15_17_20, wire16_17 };\n  assign wire7_15 = 2'h1 >> wire7_40;\n  assign wire25 = 2'hx >> \\wire4_19_:missing_25 ;\n  assign wire33_36 = 2'h1 >> wire33_40;\n  assign wire34_44 = 2'h1 >> wire34_38_51;\n  assign wire35_26 = 2'h1 >> \\wire35_42_:missing ;\n  assign \\wire:missing_edge  = 4'h8 >> { wire33_36, wire35_36 };\n  assign \\wire:missing_37  = 4'h8 >> { \\wire35_:missing_37 , \\wire28_:missing_37  };\n  assign wire34_38_51 = 4'h8 >> { wire35_38, \\wire:missing_edge  };\n  assign wire39_47 = 4'h2 >> { \\wire39_:missing_41_11 , \\wire39_:missing_41_43  };\n  assign \\wire:missing_40  = 4'h6 >> { wire35_40, wire40_42_46 };\n  assign \\wire:missing_edge  = 2'h1 >> wire8_15;\n  assign wire41_42 = 4'h8 >> { \\wire39_:missing_41_11 , \\wire39_:missing_41_43  };\n  assign \\wire35_42_:missing  = 4'h8 >> { wire40_42_46, wire41_42 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire35_:missing_50 ;\n  assign wire9_18 = 4'h6 >> { \\wire:missing_edge , wire35_9 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire35_:missing_10_13 , \\wire0_:missing_10_11  };\n  assign wire6_11 = 4'h8 >> { \\wire:missing_edge , \\wire0_:missing_10_11  };\n  assign wire12_14 = 4'h8 >> { wire6_12, wire35_12 };\n  assign \\wire:missing_13  = 4'h8 >> { \\wire:missing_edge , \\wire35_:missing_10_13  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire12_14 };\n  assign \\wire3_:missing_24  = 1'h0;\n  assign \\wire4_19_:missing_25  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire32_45_49_:missing  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_51  = wire34_38_51;\n  assign wire49 = \\wire32_45_49_:missing ;\n  assign wire31_48 = wire35_48;\n  assign \\wire:missing_47  = wire39_47;\n  assign wire40_42_46 = wire35_46;\n  assign \\wire:missing_edge  = \\wire32_45_49_:missing ;\n  assign \\wire:missing_edge  = wire34_44;\n  assign \\wire39_:missing_41_43  = wire35_43;\n  assign \\wire:missing_edge  = wire35_26;\n  assign \\wire:missing_edge  = \\wire3_:missing_24 ;\n  assign \\wire:missing_edge  = wire23_40;\n  assign \\wire:missing_22  = \\wire:missing_edge ;\n  assign \\wire:missing_21  = \\wire:missing_edge ;\n  assign wire15_17_20 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire4_19_:missing_25 ;\n  assign \\wire:missing_16_18  = wire9_18;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:3.1-108.10\" *)\nmodule postsynth(\\wire0_:missing_10_11 , \\wire:missing_edge , \\wire27_:missing , \\wire28_:missing_37 , wire30_40, wire31_48);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:5.9-5.30\" *)\n  input \\wire0_:missing_10_11 ;\n  wire \\wire0_:missing_10_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:8.8-8.20\" *)\n  wire wire15_17_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:10.8-10.17\" *)\n  wire wire23_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:11.8-11.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:12.9-12.25\" *)\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:14.9-14.28\" *)\n  input \\wire28_:missing_37 ;\n  wire \\wire28_:missing_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:16.10-16.19\" *)\n  output wire30_40;\n  wire wire30_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:18.10-18.19\" *)\n  output wire31_48;\n  wire wire31_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:20.8-20.30\" *)\n  wire \\wire32_45_49_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:24.8-24.17\" *)\n  wire wire34_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:26.8-26.17\" *)\n  wire wire35_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:33.8-33.17\" *)\n  wire wire35_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:41.8-41.26\" *)\n  wire \\wire3_:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:44.8-44.14\" *)\n  wire wire49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:45.8-45.29\" *)\n  wire \\wire4_19_:missing_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:55.8-55.24\" *)\n  wire \\wire:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:56.8-56.24\" *)\n  wire \\wire:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B13F74D6.v:61.9-61.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire15_17_20 = 1'h0;\n  assign wire23_40 = 1'h0;\n  assign wire25 = 1'hx;\n  assign wire30_40 = 1'hx;\n  assign wire31_48 = 1'hx;\n  assign \\wire32_45_49_:missing  = 1'h0;\n  assign wire34_44 = 1'h0;\n  assign wire35_26 = 1'h0;\n  assign wire35_48 = 1'hx;\n  assign \\wire3_:missing_24  = 1'h0;\n  assign wire49 = 1'h0;\n  assign \\wire4_19_:missing_25  = 1'h1;\n  assign \\wire:missing_21  = 1'h0;\n  assign \\wire:missing_22  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc/src/top.v'.\nSBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] Copy '/tmp/fuzzmount2DDF5D8C/B13F74D6.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc/src/B13F74D6.v'.\nSBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] Copy '/tmp/fuzzmount2DDF5D8C/B13F74D6.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc/src/B13F74D6.post.v'.\nSBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] engine_0: abc pdr\nSBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:82$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:82$42.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:80$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:80$40.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:77$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:77$37.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:72$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:72$32.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:71$31_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:71$31.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:70$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:70$30.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:86$46_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:86$46.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:66$26_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B13F74D6.v:66$26.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] base: Warning: Wire presynth.\\wire31_48 is used but has no driver.\nSBY  1:52:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] base: Warning: Wire presynth.\\wire30_40 is used but has no driver.\nSBY  1:52:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] base: finished (returncode=0)\nSBY  1:52:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:52:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] aig: Warning: Wire presynth.\\wire31_48 is used but has no driver.\nSBY  1:52:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] aig: Warning: Wire presynth.\\wire30_40 is used but has no driver.\nSBY  1:52:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] aig: finished (returncode=0)\nSBY  1:52:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:52:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:52:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] engine_0: Warning: The network has no constraints.\nSBY  1:52:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:52:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] engine_0: finished (returncode=0)\nSBY  1:52:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] engine_0: Status returned by engine: FAIL\nSBY  1:52:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  1:52:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  1:52:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:52:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc'.\nSBY  1:52:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmph0t33vxc] DONE (FAIL, rc=2)\n", :err ""}}}