<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='800' ll='803' type='llvm::MCRegister llvm::MCRegAliasIterator::operator*() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='93' u='c' c='_ZN4llvm12LivePhysRegs9removeRegEt'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='160' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='178' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='310' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker13HandleLastUseEjjPKcS2_S2_'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='310' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker13HandleLastUseEjjPKcS2_S2_'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='393' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker18PrescanInstructionERNS_12MachineInstrEjRSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='430' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker18PrescanInstructionERNS_12MachineInstrEjRSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='430' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker18PrescanInstructionERNS_12MachineInstrEjRSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='433' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker18PrescanInstructionERNS_12MachineInstrEjRSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='684' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='923' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DbgEntityHistoryCalculator.cpp' l='476' u='c' c='_ZN4llvm25calculateDbgEntityHistoryEPKNS_15MachineFunctionEPKNS_18TargetRegisterInfoERNS_18DbgValueHistoryMapERNS_16DbgLabelInstrMapE'/>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='1779' u='c' c='_ZL19addRegAndItsAliasesN4llvm8RegisterEPKNS_18TargetRegisterInfoERT_'/>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='2001' u='c' c='_ZN4llvm12BranchFolder22HoistCommonCodeInSuccsEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='63' u='c' c='_ZN4llvm7CCState13MarkAllocatedEt'/>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='63' u='c' c='_ZN4llvm7CCState13MarkAllocatedEt'/>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='68' u='c' c='_ZN4llvm7CCState15MarkUnallocatedEt'/>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='68' u='c' c='_ZN4llvm7CCState15MarkUnallocatedEt'/>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='79' u='c' c='_ZNK4llvm7CCState20IsShadowAllocatedRegENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='72' u='c' c='_ZN4llvm22CriticalAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='90' u='c' c='_ZN4llvm22CriticalAntiDepBreaker10StartBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='206' u='c' c='_ZN4llvm22CriticalAntiDepBreaker18PrescanInstructionERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='333' u='c' c='_ZN4llvm22CriticalAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/DeadMachineInstructionElim.cpp' l='186' u='c' c='_ZN12_GLOBAL__N_126DeadMachineInstructionElim15eliminateDeadMIERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/ExecutionDomainFix.cpp' l='448' u='c' c='_ZN4llvm18ExecutionDomainFix20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/ImplicitNullChecks.cpp' l='325' u='c' c='_ZL14AnyAliasLiveInPKN4llvm18TargetRegisterInfoEPNS_17MachineBasicBlockEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp' l='1055' u='c' c='_ZN12_GLOBAL__N_115TransferTracker10loadInlocsERN4llvm17MachineBasicBlockEPNS_10ValueIDNumERNS1_15SmallVectorImplISt4pairINS1_13DebugVariableENS_8DbgValueEEEEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp' l='1549' u='c' c='_ZN12_GLOBAL__N_116InstrRefBasedLDV13isCalleeSavedENS_6LocIdxE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp' l='1793' u='c' c='_ZN12_GLOBAL__N_116InstrRefBasedLDV19transferRegisterDefERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp' l='1988' u='c' c='_ZN12_GLOBAL__N_116InstrRefBasedLDV26transferSpillOrRestoreInstERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp' l='2001' u='c' c='_ZN12_GLOBAL__N_116InstrRefBasedLDV26transferSpillOrRestoreInstERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp' l='2027' u='c' c='_ZN12_GLOBAL__N_116InstrRefBasedLDV20transferRegisterCopyERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/VarLocBasedImpl.cpp' l='1260' u='c' c='_ZN12_GLOBAL__N_114VarLocBasedLDV19transferRegisterDefERN4llvm12MachineInstrERNS0_13OpenRangesSetERNS0_9VarLocMapERNS1_11SmallVectorINS0_17TransferDebugPairELj4EEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/VarLocBasedImpl.cpp' l='1484' u='c' c='_ZN12_GLOBAL__N_114VarLocBasedLDV20transferRegisterCopyERN4llvm12MachineInstrERNS0_13OpenRangesSetERNS0_9VarLocMapERNS1_11SmallVectorINS0_17TransferDebugPairELj4EEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/VarLocBasedImpl.cpp' l='1783' u='c' c='_ZL14collectRegDefsRKN4llvm12MachineInstrERNS_8SmallSetINS_8RegisterELj32ESt4lessIS4_EEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='146' u='c' c='_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='294' u='c' c='_ZNK12_GLOBAL__N_110MachineCSE21hasLivePhysRegDefUsesEPKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockERNS1_8SmallSetINS1_10MCRegisterELj8ESt4lessIS9_12839476'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='324' u='c' c='_ZNK12_GLOBAL__N_110MachineCSE21hasLivePhysRegDefUsesEPKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockERNS1_8SmallSetINS1_10MCRegisterELj8ESt4lessIS9_12839476'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='476' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase9ProcessMIEPN4llvm12MachineInstrERNS1_9BitVectorES5_RNS1_8SmallSetIiLj32ESt4lessIiEEERNS1_15SmallVectorImplINS0_13CandidateInfoEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='496' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase9ProcessMIEPN4llvm12MachineInstrERNS1_9BitVectorES5_RNS1_8SmallSetIiLj32ESt4lessIiEEERNS1_15SmallVectorImplINS0_13CandidateInfoEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='497' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase9ProcessMIEPN4llvm12MachineInstrERNS1_9BitVectorES5_RNS1_8SmallSetIiLj32ESt4lessIiEEERNS1_15SmallVectorImplINS0_13CandidateInfoEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='502' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase9ProcessMIEPN4llvm12MachineInstrERNS1_9BitVectorES5_RNS1_8SmallSetIiLj32ESt4lessIiEEERNS1_15SmallVectorImplINS0_13CandidateInfoEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='547' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase17HoistRegionPostRAEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='566' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase17HoistRegionPostRAEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='524' u='c' c='_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='524' u='c' c='_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='579' u='c' c='_ZNK4llvm19MachineRegisterInfo17isPhysRegModifiedENS_10MCRegisterEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='594' u='c' c='_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='620' u='c' c='_ZN4llvm19MachineRegisterInfo26disableCalleeSavedRegisterENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='963' u='c' c='_ZN4llvm3rdf8Liveness10resetKillsEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='127' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo11getAliasSetEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='1057' u='c' c='_ZNK12_GLOBAL__N_112RegAllocFast20addRegClassDefCountsERSt6vectorIjSaIjEEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='150' u='c' c='_ZN12_GLOBAL__N_121RegUsageInfoCollector20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='163' u='c' c='_ZN12_GLOBAL__N_121RegUsageInfoCollector20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='164' u='c' c='_ZN12_GLOBAL__N_121RegUsageInfoCollector20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='65' u='c' c='_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='322' u='c' c='_ZN4llvm12RegScavenger15findSurvivorRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_9BitVectorEjRS3_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='529' u='c' c='_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='247' u='c' c='_ZN4llvm17ScheduleDAGInstrs18addPhysRegDataDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='263' u='c' c='_ZN4llvm17ScheduleDAGInstrs18addPhysRegDataDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='270' u='c' c='_ZN4llvm17ScheduleDAGInstrs18addPhysRegDataDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='309' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='311' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='317' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='318' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='453' u='c' c='_ZL18CheckForLiveRegDefPN4llvm5SUnitEjRSt6vectorIS1_SaIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='453' u='c' c='_ZL18CheckForLiveRegDefPN4llvm5SUnitEjRSt6vectorIS1_SaIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='454' u='c' c='_ZL18CheckForLiveRegDefPN4llvm5SUnitEjRSt6vectorIS1_SaIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='455' u='c' c='_ZL18CheckForLiveRegDefPN4llvm5SUnitEjRSt6vectorIS1_SaIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1305' u='c' c='_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1308' u='c' c='_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1311' u='c' c='_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1312' u='c' c='_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='500' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening8slhLoadsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='572' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening26expandSpeculationSafeValueERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='4799' u='c' c='_ZNK12_GLOBAL__N_115AMDGPUAsmParser20subtargetHasRegisterERKN4llvm14MCRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='4806' u='c' c='_ZNK12_GLOBAL__N_115AMDGPUAsmParser20subtargetHasRegisterERKN4llvm14MCRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='4855' u='c' c='_ZNK12_GLOBAL__N_115AMDGPUAsmParser20subtargetHasRegisterERKN4llvm14MCRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp' l='119' u='c' c='_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='113' u='c' c='_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1279' u='c' c='_ZN4llvm6AMDGPU14isRegIntersectEjjPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1585' u='c' c='_ZL33needToReserveScavengingSpillSlotsRN4llvm15MachineFunctionERKNS_19HexagonRegisterInfoEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='319' u='c' c='_ZN4llvm16HexagonSubtarget12CallMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='320' u='c' c='_ZN4llvm16HexagonSubtarget12CallMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='322' u='c' c='_ZN4llvm16HexagonSubtarget12CallMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='323' u='c' c='_ZN4llvm16HexagonSubtarget12CallMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='81' u='c' c='_ZN4llvm16HexagonMCChecker7initRegERKNS_6MCInstEjRjRb'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='83' u='c' c='_ZN4llvm16HexagonMCChecker7initRegERKNS_6MCInstEjRjRb'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='146' u='c' c='_ZN4llvm16HexagonMCChecker4initERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='150' u='c' c='_ZN4llvm16HexagonMCChecker4initERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='159' u='c' c='_ZN4llvm16HexagonMCChecker4initERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='164' u='c' c='_ZN4llvm16HexagonMCChecker4initERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='166' u='c' c='_ZN4llvm16HexagonMCChecker4initERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='168' u='c' c='_ZN4llvm16HexagonMCChecker4initERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='176' u='c' c='_ZN4llvm16HexagonMCChecker4initERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='180' u='c' c='_ZN4llvm16HexagonMCChecker4initERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='182' u='c' c='_ZN4llvm16HexagonMCChecker4initERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='544' u='c' c='_ZN4llvm16HexagonMCChecker16registerProducerEjNS_18HexagonMCInstrInfo13PredicateInfoE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiDelaySlotFiller.cpp' l='258' u='c' c='_ZN12_GLOBAL__N_16Filler10isRegInSetERN4llvm8SmallSetIjLj32ESt4lessIjEEEj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='384' u='c' c='_ZN12_GLOBAL__N_111RegDefsUses14setCallerSavedERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='394' u='c' c='_ZN12_GLOBAL__N_111RegDefsUses20setUnallocatableRegsERKN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='450' u='c' c='_ZNK12_GLOBAL__N_111RegDefsUses10isRegInSetERKN4llvm9BitVectorEj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='857' u='c' c='_ZL12setAliasRegsRN4llvm15MachineFunctionERNS_9BitVectorEj'/>
<use f='llvm/llvm/lib/Target/Sparc/DelaySlotFiller.cpp' l='348' u='c' c='_ZN12_GLOBAL__N_16Filler10IsRegInSetERN4llvm8SmallSetIjLj32ESt4lessIjEEEj'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp' l='93' u='c' c='_ZNK4llvm17SparcRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='2438' u='c' c='_ZNK4llvm16X86FrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefINS13780318'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='587' u='c' c='_ZNK4llvm15X86RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='591' u='c' c='_ZNK4llvm15X86RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='597' u='c' c='_ZNK4llvm15X86RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='826' u='c' c='_ZNK4llvm15X86RegisterInfo22findDeadCallerSavedRegERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/RegisterAliasing.cpp' l='21' u='c' c='_ZN4llvm8exegesis14getAliasedBitsERKNS_14MCRegisterInfoERKNS_9BitVectorE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/RegisterAliasing.cpp' l='54' u='c' c='_ZN4llvm8exegesis23RegisterAliasingTracker24FillOriginAndAliasedBitsERKNS_14MCRegisterInfoERKNS_9BitVectorE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/RegisterAliasing.cpp' l='55' u='c' c='_ZN4llvm8exegesis23RegisterAliasingTracker24FillOriginAndAliasedBitsERKNS_14MCRegisterInfoERKNS_9BitVectorE'/>
