Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  4 01:40:50 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_outputBuffer/u_fifo_CU/empty_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/tx_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.299       -0.684                      4                 1721        0.061        0.000                      0                 1721        3.750        0.000                       0                   767  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.299       -0.684                      4                 1721        0.061        0.000                      0                 1721        3.750        0.000                       0                   767  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -0.299ns,  Total Violation       -0.684ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.299ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.192ns  (logic 4.894ns (48.019%)  route 5.298ns (51.981%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.630     5.151    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y14          FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.618     6.188    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.297     6.485 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.625     7.110    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.506 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.506    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.745 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.476     8.220    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X5Y14          LUT3 (Prop_lut3_I2_O)        0.301     8.521 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.658     9.180    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.706 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.706    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.019 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[3]
                         net (fo=12, routed)          1.001    11.020    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_4
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.306    11.326 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1/O
                         net (fo=1, routed)           0.339    11.665    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.061 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.061    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.280 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.663    12.943    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.295    13.238 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    13.238    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.636 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.636    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.864 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.327    14.191    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.313    14.504 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.179    14.683    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I2_O)        0.124    14.807 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[10]_i_3/O
                         net (fo=3, routed)           0.413    15.219    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[10]_i_3_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I1_O)        0.124    15.343 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[10]_i_2/O
                         net (fo=1, routed)           0.000    15.343    u_GP_HCSR04/U_APB_Intf_GPIO/D[10]
    SLICE_X11Y14         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.446    14.787    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X11Y14         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[10]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.032    15.044    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -15.343    
  -------------------------------------------------------------------
                         slack                                 -0.299    

Slack (VIOLATED) :        -0.249ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.185ns  (logic 4.887ns (47.983%)  route 5.298ns (52.017%))
  Logic Levels:           15  (CARRY4=8 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.630     5.151    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y14          FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.618     6.188    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.297     6.485 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.625     7.110    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.506 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.506    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.745 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.476     8.220    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X5Y14          LUT3 (Prop_lut3_I2_O)        0.301     8.521 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.658     9.180    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.706 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.706    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.019 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[3]
                         net (fo=12, routed)          1.001    11.020    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_4
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.306    11.326 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1/O
                         net (fo=1, routed)           0.339    11.665    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.061 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.061    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.280 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.663    12.943    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.295    13.238 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    13.238    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.636 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.636    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.864 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.327    14.191    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.313    14.504 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.179    14.683    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I2_O)        0.124    14.807 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[10]_i_3/O
                         net (fo=3, routed)           0.413    15.219    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[10]_i_3_n_0
    SLICE_X11Y14         LUT3 (Prop_lut3_I1_O)        0.117    15.336 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[9]_i_1__0/O
                         net (fo=1, routed)           0.000    15.336    u_GP_HCSR04/U_APB_Intf_GPIO/D[9]
    SLICE_X11Y14         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.446    14.787    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X11Y14         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[9]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.075    15.087    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -15.336    
  -------------------------------------------------------------------
                         slack                                 -0.249    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.050ns  (logic 4.889ns (48.648%)  route 5.161ns (51.352%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.630     5.151    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y14          FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.618     6.188    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.297     6.485 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.625     7.110    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.506 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.506    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.745 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.476     8.220    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X5Y14          LUT3 (Prop_lut3_I2_O)        0.301     8.521 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.658     9.180    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.706 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.706    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.019 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[3]
                         net (fo=12, routed)          1.001    11.020    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_4
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.306    11.326 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1/O
                         net (fo=1, routed)           0.339    11.665    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.061 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.061    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.280 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.663    12.943    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.295    13.238 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    13.238    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.636 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.636    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.864 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.327    14.191    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.313    14.504 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.179    14.683    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I2_O)        0.124    14.807 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[10]_i_3/O
                         net (fo=3, routed)           0.276    15.082    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[10]_i_3_n_0
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.119    15.201 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[8]_i_1__0/O
                         net (fo=1, routed)           0.000    15.201    u_GP_HCSR04/U_APB_Intf_GPIO/D[8]
    SLICE_X11Y14         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.446    14.787    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X11Y14         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[8]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.075    15.087    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -15.201    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.910ns  (logic 4.770ns (48.132%)  route 5.140ns (51.868%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.630     5.151    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y14          FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.618     6.188    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.297     6.485 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.625     7.110    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.506 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.506    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.745 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.476     8.220    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X5Y14          LUT3 (Prop_lut3_I2_O)        0.301     8.521 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.658     9.180    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.706 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.706    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.019 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[3]
                         net (fo=12, routed)          1.001    11.020    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_4
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.306    11.326 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1/O
                         net (fo=1, routed)           0.339    11.665    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.061 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.061    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.280 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.663    12.943    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.295    13.238 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    13.238    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.636 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.636    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.864 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.327    14.191    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.313    14.504 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.434    14.938    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    15.062 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[3]_i_1__1/O
                         net (fo=1, routed)           0.000    15.062    u_GP_HCSR04/U_APB_Intf_GPIO/D[3]
    SLICE_X11Y15         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.445    14.786    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X11Y15         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X11Y15         FDRE (Setup_fdre_C_D)        0.029    15.040    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -15.062    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 4.770ns (48.006%)  route 5.166ns (51.994%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.630     5.151    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y14          FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.618     6.188    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.297     6.485 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.625     7.110    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.506 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.506    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.745 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.476     8.220    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X5Y14          LUT3 (Prop_lut3_I2_O)        0.301     8.521 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.658     9.180    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.706 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.706    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.019 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[3]
                         net (fo=12, routed)          1.001    11.020    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_4
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.306    11.326 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1/O
                         net (fo=1, routed)           0.339    11.665    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.061 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.061    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.280 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.663    12.943    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.295    13.238 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    13.238    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.636 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.636    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.864 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.327    14.191    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.313    14.504 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.460    14.964    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.124    15.088 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[5]_i_1__1/O
                         net (fo=1, routed)           0.000    15.088    u_GP_HCSR04/U_APB_Intf_GPIO/D[5]
    SLICE_X10Y13         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.446    14.787    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X10Y13         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[5]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y13         FDRE (Setup_fdre_C_D)        0.079    15.091    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -15.088    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.904ns  (logic 4.764ns (48.100%)  route 5.140ns (51.900%))
  Logic Levels:           14  (CARRY4=8 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.630     5.151    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y14          FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.618     6.188    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.297     6.485 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.625     7.110    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.506 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.506    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.745 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.476     8.220    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X5Y14          LUT3 (Prop_lut3_I2_O)        0.301     8.521 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.658     9.180    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.706 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.706    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.019 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[3]
                         net (fo=12, routed)          1.001    11.020    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_4
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.306    11.326 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1/O
                         net (fo=1, routed)           0.339    11.665    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.061 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.061    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.280 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.663    12.943    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.295    13.238 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    13.238    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.636 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.636    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.864 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.327    14.191    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.313    14.504 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.434    14.938    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X11Y15         LUT3 (Prop_lut3_I1_O)        0.118    15.056 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[4]_i_1__1/O
                         net (fo=1, routed)           0.000    15.056    u_GP_HCSR04/U_APB_Intf_GPIO/D[4]
    SLICE_X11Y15         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.445    14.786    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X11Y15         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[4]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X11Y15         FDRE (Setup_fdre_C_D)        0.075    15.086    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.931ns  (logic 4.765ns (47.980%)  route 5.166ns (52.020%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.630     5.151    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y14          FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.618     6.188    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.297     6.485 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.625     7.110    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.506 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.506    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.745 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.476     8.220    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X5Y14          LUT3 (Prop_lut3_I2_O)        0.301     8.521 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.658     9.180    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.706 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.706    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.019 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[3]
                         net (fo=12, routed)          1.001    11.020    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_4
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.306    11.326 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1/O
                         net (fo=1, routed)           0.339    11.665    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.061 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.061    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.280 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.663    12.943    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.295    13.238 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    13.238    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.636 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.636    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.864 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.327    14.191    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.313    14.504 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.460    14.964    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.119    15.083 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[6]_i_1__1/O
                         net (fo=1, routed)           0.000    15.083    u_GP_HCSR04/U_APB_Intf_GPIO/D[6]
    SLICE_X10Y13         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.446    14.787    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X10Y13         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[6]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y13         FDRE (Setup_fdre_C_D)        0.118    15.130    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -15.083    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.803ns  (logic 4.770ns (48.657%)  route 5.033ns (51.343%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.630     5.151    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y14          FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.618     6.188    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.297     6.485 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.625     7.110    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.506 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.506    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.745 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.476     8.220    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X5Y14          LUT3 (Prop_lut3_I2_O)        0.301     8.521 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.658     9.180    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.706 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.706    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.019 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[3]
                         net (fo=12, routed)          1.001    11.020    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_4
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.306    11.326 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1/O
                         net (fo=1, routed)           0.339    11.665    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.061 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.061    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.280 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.663    12.943    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.295    13.238 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    13.238    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.636 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.636    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.864 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.327    14.191    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X11Y14         LUT6 (Prop_lut6_I3_O)        0.313    14.504 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.327    14.831    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I2_O)        0.124    14.955 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_1__1/O
                         net (fo=1, routed)           0.000    14.955    u_GP_HCSR04/U_APB_Intf_GPIO/D[7]
    SLICE_X11Y15         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.445    14.786    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X11Y15         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[7]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X11Y15         FDRE (Setup_fdre_C_D)        0.032    15.043    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.955    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.443ns  (logic 3.147ns (33.328%)  route 6.296ns (66.672%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.551     5.072    U_Core/U_ControlUnit/PCLK
    SLICE_X12Y26         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=120, routed)         1.252     6.842    U_Core/U_ControlUnit/Q[3]
    SLICE_X11Y24         LUT6 (Prop_lut6_I1_O)        0.124     6.966 r  U_Core/U_ControlUnit/i__carry_i_14/O
                         net (fo=105, routed)         1.125     8.091    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxOut[1]
    SLICE_X6Y33          LUT2 (Prop_lut2_I1_O)        0.124     8.215 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.215    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_66[1]
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.748 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.748    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.865 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.865    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.982 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.982    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.099 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.099    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.216 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.216    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.333    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  U_Core/U_DataPath/U_ALU/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.450    U_Core/U_DataPath/U_ALU/result0_carry__5_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.689 r  U_Core/U_DataPath/U_ALU/result0_carry__6/O[2]
                         net (fo=1, routed)           0.766    10.455    U_Core/U_DataPath/U_DecReg_RFRD1/O[2]
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.327    10.782 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[30]_i_10/O
                         net (fo=1, routed)           0.726    11.509    U_Core/U_ControlUnit/q_reg[30]_4
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.332    11.841 r  U_Core/U_ControlUnit/q[30]_i_3/O
                         net (fo=1, routed)           0.780    12.621    U_Core/U_ControlUnit/q[30]_i_3_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.124    12.745 r  U_Core/U_ControlUnit/q[30]_i_1/O
                         net (fo=2, routed)           0.909    13.654    U_Core/U_ControlUnit/D[28]
    SLICE_X1Y31          LUT6 (Prop_lut6_I4_O)        0.124    13.778 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.737    14.515    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA0
    SLICE_X2Y27          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.505    14.846    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X2Y27          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.910    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -14.515    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 4.646ns (49.074%)  route 4.821ns (50.926%))
  Logic Levels:           13  (CARRY4=8 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.630     5.151    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y14          FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.618     6.188    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X4Y13          LUT3 (Prop_lut3_I0_O)        0.297     6.485 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.625     7.110    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.506 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.506    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.745 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[2]
                         net (fo=3, routed)           0.476     8.220    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_5
    SLICE_X5Y14          LUT3 (Prop_lut3_I2_O)        0.301     8.521 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4/O
                         net (fo=1, routed)           0.658     9.180    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_4_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.706 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.706    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.019 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[3]
                         net (fo=12, routed)          1.001    11.020    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_4
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.306    11.326 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1/O
                         net (fo=1, routed)           0.339    11.665    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_1_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.061 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.061    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.280 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.663    12.943    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.295    13.238 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    13.238    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.636 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.636    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.864 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.442    14.306    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X11Y13         LUT4 (Prop_lut4_I2_O)        0.313    14.619 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[0]_i_1__1/O
                         net (fo=1, routed)           0.000    14.619    u_GP_HCSR04/U_APB_Intf_GPIO/D[0]
    SLICE_X11Y13         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.446    14.787    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X11Y13         FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)        0.029    15.041    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.619    
  -------------------------------------------------------------------
                         slack                                  0.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.556     1.439    U_APB_Master/PCLK
    SLICE_X9Y21          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_APB_Master/temp_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.156     1.736    U_RAM/Q[8]
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.863     1.991    U_RAM/PCLK
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.676    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.556     1.439    U_APB_Master/PCLK
    SLICE_X9Y21          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_APB_Master/temp_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.157     1.737    U_RAM/Q[6]
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.863     1.991    U_RAM/PCLK
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.676    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.556     1.439    U_APB_Master/PCLK
    SLICE_X9Y21          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_APB_Master/temp_addr_reg_reg[5]/Q
                         net (fo=1, routed)           0.158     1.738    U_RAM/Q[3]
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.863     1.991    U_RAM/PCLK
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.676    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.479%)  route 0.268ns (65.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.561     1.444    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X11Y16         FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.268     1.853    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD0
    SLICE_X10Y17         RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.828     1.955    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y17         RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.457    
    SLICE_X10Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.767    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.479%)  route 0.268ns (65.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.561     1.444    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X11Y16         FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.268     1.853    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD0
    SLICE_X10Y17         RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.828     1.955    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y17         RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498     1.457    
    SLICE_X10Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.767    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.479%)  route 0.268ns (65.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.561     1.444    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X11Y16         FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.268     1.853    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD0
    SLICE_X10Y17         RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.828     1.955    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y17         RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.498     1.457    
    SLICE_X10Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.767    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.479%)  route 0.268ns (65.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.561     1.444    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X11Y16         FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.268     1.853    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD0
    SLICE_X10Y17         RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.828     1.955    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y17         RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.498     1.457    
    SLICE_X10Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.767    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.479%)  route 0.268ns (65.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.561     1.444    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X11Y16         FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.268     1.853    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD0
    SLICE_X10Y17         RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.828     1.955    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y17         RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.498     1.457    
    SLICE_X10Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.767    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.479%)  route 0.268ns (65.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.561     1.444    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X11Y16         FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.268     1.853    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD0
    SLICE_X10Y17         RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.828     1.955    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y17         RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.498     1.457    
    SLICE_X10Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.767    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.479%)  route 0.268ns (65.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.561     1.444    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X11Y16         FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.268     1.853    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD0
    SLICE_X10Y17         RAMS32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.828     1.955    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X10Y17         RAMS32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.498     1.457    
    SLICE_X10Y17         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.767    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X7Y23    U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y23    U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y22    U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y29   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y40    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y40    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y40    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y40    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[20]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y28    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y28    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y28    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y28    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y28    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y28    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y25    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y25    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y25    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y25    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y25    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y25    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK



