# Benchmark "mux" written by ABC on Sat Oct 19 01:02:12 2024
.model mux
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins_valid[0] \
 ins_valid[1] index index_valid outs_ready
.outputs ins_ready[0] ins_ready[1] index_ready outs[0] outs[1] outs[2] \
 outs[3] outs[4] outs[5] outs[6] outs[7] outs_valid

.latch        n72 tehb_inst.dataReg[0]  0
.latch        n77 tehb_inst.dataReg[1]  0
.latch        n82 tehb_inst.dataReg[2]  0
.latch        n87 tehb_inst.dataReg[3]  0
.latch        n92 tehb_inst.dataReg[4]  0
.latch        n97 tehb_inst.dataReg[5]  0
.latch       n102 tehb_inst.dataReg[6]  0
.latch       n107 tehb_inst.dataReg[7]  0
.latch       n112 tehb_inst.control.fullReg  0

.names ins_valid[0] index new_n63
10 1
.names index_valid new_n63 new_n64
11 1
.names tehb_inst.control.fullReg new_n64 new_n65
01 1
.names ins_valid[0] new_n65 new_n66
10 1
.names rst new_n66 ins_ready[0]
00 1
.names ins_valid[1] index new_n68
11 1
.names index_valid new_n68 new_n69
11 1
.names tehb_inst.control.fullReg new_n69 new_n70
01 1
.names ins_valid[1] new_n70 new_n71
10 1
.names rst new_n71 ins_ready[1]
00 1
.names new_n64 new_n69 new_n73
00 1
.names rst new_n73 new_n74
00 1
.names tehb_inst.control.fullReg new_n74 new_n75
01 1
.names index_valid new_n75 index_ready
10 0
.names tehb_inst.dataReg[0] tehb_inst.control.fullReg new_n77_1
11 1
.names ins[0] new_n69 new_n78
10 1
.names ins[8] new_n69 new_n79
11 1
.names new_n78 new_n79 new_n80
00 1
.names rst new_n80 new_n81
00 1
.names tehb_inst.control.fullReg new_n81 new_n82_1
01 1
.names new_n77_1 new_n82_1 outs[0]
00 0
.names tehb_inst.dataReg[1] tehb_inst.control.fullReg new_n84
11 1
.names ins[1] new_n69 new_n85
10 1
.names ins[9] new_n69 new_n86
11 1
.names new_n85 new_n86 new_n87_1
00 1
.names rst new_n87_1 new_n88
00 1
.names tehb_inst.control.fullReg new_n88 new_n89
01 1
.names new_n84 new_n89 outs[1]
00 0
.names tehb_inst.dataReg[2] tehb_inst.control.fullReg new_n91
11 1
.names ins[2] new_n69 new_n92_1
10 1
.names ins[10] new_n69 new_n93
11 1
.names new_n92_1 new_n93 new_n94
00 1
.names rst new_n94 new_n95
00 1
.names tehb_inst.control.fullReg new_n95 new_n96
01 1
.names new_n91 new_n96 outs[2]
00 0
.names tehb_inst.dataReg[3] tehb_inst.control.fullReg new_n98
11 1
.names ins[3] new_n69 new_n99
10 1
.names ins[11] new_n69 new_n100
11 1
.names new_n99 new_n100 new_n101
00 1
.names rst new_n101 new_n102_1
00 1
.names tehb_inst.control.fullReg new_n102_1 new_n103
01 1
.names new_n98 new_n103 outs[3]
00 0
.names tehb_inst.dataReg[4] tehb_inst.control.fullReg new_n105
11 1
.names ins[4] new_n69 new_n106
10 1
.names ins[12] new_n69 new_n107_1
11 1
.names new_n106 new_n107_1 new_n108
00 1
.names rst new_n108 new_n109
00 1
.names tehb_inst.control.fullReg new_n109 new_n110
01 1
.names new_n105 new_n110 outs[4]
00 0
.names tehb_inst.dataReg[5] tehb_inst.control.fullReg new_n112_1
11 1
.names ins[5] new_n69 new_n113
10 1
.names ins[13] new_n69 new_n114
11 1
.names new_n113 new_n114 new_n115
00 1
.names rst new_n115 new_n116
00 1
.names tehb_inst.control.fullReg new_n116 new_n117
01 1
.names new_n112_1 new_n117 outs[5]
00 0
.names tehb_inst.dataReg[6] tehb_inst.control.fullReg new_n119
11 1
.names ins[6] new_n69 new_n120
10 1
.names ins[14] new_n69 new_n121
11 1
.names new_n120 new_n121 new_n122
00 1
.names rst new_n122 new_n123
00 1
.names tehb_inst.control.fullReg new_n123 new_n124
01 1
.names new_n119 new_n124 outs[6]
00 0
.names tehb_inst.dataReg[7] tehb_inst.control.fullReg new_n126
11 1
.names ins[7] new_n69 new_n127
10 1
.names ins[15] new_n69 new_n128
11 1
.names new_n127 new_n128 new_n129
00 1
.names rst new_n129 new_n130
00 1
.names tehb_inst.control.fullReg new_n130 new_n131
01 1
.names new_n126 new_n131 outs[7]
00 0
.names tehb_inst.control.fullReg new_n74 outs_valid
00 0
.names outs_ready new_n75 new_n134
01 1
.names tehb_inst.dataReg[0] new_n134 new_n135
10 1
.names new_n81 new_n134 new_n136
11 1
.names new_n135 new_n136 new_n137
00 1
.names rst new_n137 n72
00 1
.names tehb_inst.dataReg[1] new_n134 new_n139
10 1
.names new_n88 new_n134 new_n140
11 1
.names new_n139 new_n140 new_n141
00 1
.names rst new_n141 n77
00 1
.names tehb_inst.dataReg[2] new_n134 new_n143
10 1
.names new_n95 new_n134 new_n144
11 1
.names new_n143 new_n144 new_n145
00 1
.names rst new_n145 n82
00 1
.names tehb_inst.dataReg[3] new_n134 new_n147
10 1
.names new_n102_1 new_n134 new_n148
11 1
.names new_n147 new_n148 new_n149
00 1
.names rst new_n149 n87
00 1
.names tehb_inst.dataReg[4] new_n134 new_n151
10 1
.names new_n109 new_n134 new_n152
11 1
.names new_n151 new_n152 new_n153
00 1
.names rst new_n153 n92
00 1
.names tehb_inst.dataReg[5] new_n134 new_n155
10 1
.names new_n116 new_n134 new_n156
11 1
.names new_n155 new_n156 new_n157
00 1
.names rst new_n157 n97
00 1
.names tehb_inst.dataReg[6] new_n134 new_n159
10 1
.names new_n123 new_n134 new_n160
11 1
.names new_n159 new_n160 new_n161
00 1
.names rst new_n161 n102
00 1
.names tehb_inst.dataReg[7] new_n134 new_n163
10 1
.names new_n130 new_n134 new_n164
11 1
.names new_n163 new_n164 new_n165
00 1
.names rst new_n165 n107
00 1
.names rst outs_ready new_n167
00 1
.names outs_valid new_n167 n112
11 1
.end
