[2025-09-17 04:31:58] START suite=qualcomm_srv trace=srv356_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv356_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2616914 heartbeat IPC: 3.821 cumulative IPC: 3.821 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5051230 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5051230 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5051231 heartbeat IPC: 4.108 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 13615720 heartbeat IPC: 1.168 cumulative IPC: 1.168 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22098182 heartbeat IPC: 1.179 cumulative IPC: 1.173 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 30557038 heartbeat IPC: 1.182 cumulative IPC: 1.176 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 38924641 heartbeat IPC: 1.195 cumulative IPC: 1.181 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 47566359 heartbeat IPC: 1.157 cumulative IPC: 1.176 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 56085400 heartbeat IPC: 1.174 cumulative IPC: 1.176 (Simulation time: 00 hr 08 min 07 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 64516357 heartbeat IPC: 1.186 cumulative IPC: 1.177 (Simulation time: 00 hr 09 min 14 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 72926389 heartbeat IPC: 1.189 cumulative IPC: 1.179 (Simulation time: 00 hr 10 min 23 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv356_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000014 cycles: 81101343 heartbeat IPC: 1.223 cumulative IPC: 1.183 (Simulation time: 00 hr 11 min 25 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 84647199 cumulative IPC: 1.181 (Simulation time: 00 hr 12 min 26 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 84647199 cumulative IPC: 1.181 (Simulation time: 00 hr 12 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv356_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.181 instructions: 100000000 cycles: 84647199
CPU 0 Branch Prediction Accuracy: 91.59% MPKI: 14.84 Average ROB Occupancy at Mispredict: 27.69
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2818
BRANCH_INDIRECT: 0.4182
BRANCH_CONDITIONAL: 12.47
BRANCH_DIRECT_CALL: 0.7082
BRANCH_INDIRECT_CALL: 0.5099
BRANCH_RETURN: 0.4516


====Backend Stall Breakdown====
ROB_STALL: 112916
LQ_STALL: 0
SQ_STALL: 602573


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 90.29293
REPLAY_LOAD: 56.354332
NON_REPLAY_LOAD: 10.482893

== Total ==
ADDR_TRANS: 8939
REPLAY_LOAD: 7157
NON_REPLAY_LOAD: 96820

== Counts ==
ADDR_TRANS: 99
REPLAY_LOAD: 127
NON_REPLAY_LOAD: 9236

cpu0->cpu0_STLB TOTAL        ACCESS:    1742426 HIT:    1736773 MISS:       5653 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1742426 HIT:    1736773 MISS:       5653 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 185.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7627358 HIT:    6616604 MISS:    1010754 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6180577 HIT:    5345721 MISS:     834856 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     535200 HIT:     384258 MISS:     150942 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     901292 HIT:     885401 MISS:      15891 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10289 HIT:       1224 MISS:       9065 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.23 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14422943 HIT:    8092913 MISS:    6330030 MSHR_MERGE:    1523606
cpu0->cpu0_L1I LOAD         ACCESS:   14422943 HIT:    8092913 MISS:    6330030 MSHR_MERGE:    1523606
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.78 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29889294 HIT:   26600745 MISS:    3288549 MSHR_MERGE:    1368897
cpu0->cpu0_L1D LOAD         ACCESS:   16869289 HIT:   15162440 MISS:    1706849 MSHR_MERGE:     332693
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13008305 HIT:   11436911 MISS:    1571394 MSHR_MERGE:    1036187
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11700 HIT:       1394 MISS:      10306 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.02 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12069802 HIT:   10355311 MISS:    1714491 MSHR_MERGE:     862558
cpu0->cpu0_ITLB LOAD         ACCESS:   12069802 HIT:   10355311 MISS:    1714491 MSHR_MERGE:     862558
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.127 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28259814 HIT:   27069557 MISS:    1190257 MSHR_MERGE:     299764
cpu0->cpu0_DTLB LOAD         ACCESS:   28259814 HIT:   27069557 MISS:    1190257 MSHR_MERGE:     299764
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.062 cycles
cpu0->LLC TOTAL        ACCESS:    1215441 HIT:    1147400 MISS:      68041 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     834856 HIT:     809617 MISS:      25239 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     150942 HIT:     112672 MISS:      38270 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     220578 HIT:     220302 MISS:        276 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9065 HIT:       4809 MISS:       4256 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3468
  ROW_BUFFER_MISS:      64294
  AVG DBUS CONGESTED CYCLE: 3.65
Channel 0 WQ ROW_BUFFER_HIT:       1646
  ROW_BUFFER_MISS:      32307
  FULL:          0
Channel 0 REFRESHES ISSUED:       7054

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       532253       391811        80411         4746
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          416          414          163
  STLB miss resolved @ L2C                0          332          384          627          147
  STLB miss resolved @ LLC                0          279          665         2411          945
  STLB miss resolved @ MEM                0            7          335         2114         2267

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158337        52028      1116499       132404          571
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          279           95           60
  STLB miss resolved @ L2C                0          104          175           42            3
  STLB miss resolved @ LLC                0          187          432          521           61
  STLB miss resolved @ MEM                0            1           78          231          156
[2025-09-17 04:44:24] END   suite=qualcomm_srv trace=srv356_ap (rc=0)
