Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Sat Sep 12 02:30:18 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        6.4416
  Critical Path Slack:         5.2590
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        3.0040
  Critical Path Slack:         8.3415
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        6.2059
  Critical Path Slack:         5.0541
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        8.9351
  Critical Path Slack:         2.8149
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        3.4549
  Critical Path Slack:         8.0551
  Critical Path Clk Period:   24.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        1.6559
  Critical Path Slack:        -1.6559
  Critical Path Clk Period:       n/a
  Total Negative Slack:    -1333.4374
  No. of Violating Paths:   2986.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        232
  Hierarchical Port Count:       6066
  Leaf Cell Count:              27646
  Buf/Inv Cell Count:            3989
  Buf Cell Count:                  79
  Inv Cell Count:                3910
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     22311
  Sequential Cell Count:         5335
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      51095.3625
  Noncombinational Area:   36008.3316
  Buf/Inv Area:             3173.3419
  Total Buffer Area:         111.6664
  Total Inverter Area:      3061.6755
  Macro/Black Box Area:        0.0000
  Net Area:                  886.4899
  Net XLength        :  13351724.0000
  Net YLength        :  20878040.0000
  -----------------------------------
  Cell Area:               87103.6942
  Design Area:             87990.1840
  Net Length        :   34229764.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         29791
  Nets With Violations:         17717
  Max Trans Violations:          1146
  Max Cap Violations:             367
  Max Net Length Violations:    17368
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             67.3758
  -----------------------------------------
  Overall Compile Time:             68.0057
  Overall Compile Wall Clock Time:  68.1912

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 1.6559  TNS: 1333.4374  Number of Violating Paths: 2986
  Design  WNS: 1.6559  TNS: 1333.4374  Number of Violating Paths: 2986


  Scenario: func1_wst  (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
