/*
 * stm32f407xx.h
 *
 *  Created on: Nov 14, 2024
 *      Author: ganasri.s
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#define __vo volatile
/*
 * Base Address of FLASH and SRAM memory
 */
#define FLASH_BASEADDR  0x08000000U       // Main Memory
#define SRAM1_BASEADDR  0x20000000U       // 112KB
#define SRAM2_BASEADDR  0x20001C00U       // 112*1024 = 114688 -> 1C00(HEX)
#define ROM_BASEADDR    0x1FFF0000U       // System Memory
#define SRAM            SRAM1_BASEADDR

/*
 *  AHBx & APBx Bus Peripheral Base Addresses
 */

#define PERIPH_BASEADDR      0x40000000U
#define APB1PERIPH_BASEADDR  PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR  0x40010000U      // 0x40000000 + 0x00010000 (offset)
#define AHB1PERIPH_BASEADDR  0x40020000U      // 0x40000000 + 0x00020000 (offset)
#define AHB2PERIPH_BASEADDR  0x50000000U      // 0x40000000 + 0x10000000 (offset)

/*
 * Base Addresses of peripherals which are hanging on AHB1 Bus
 */

#define GPIOA_BASEADDR     (AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR     (AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR     (AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR     (AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR     (AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOF_BASEADDR     (AHB1PERIPH_BASEADDR + 0x1400)
#define GPIOG_BASEADDR     (AHB1PERIPH_BASEADDR + 0x1800)
#define GPIOH_BASEADDR     (AHB1PERIPH_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR     (AHB1PERIPH_BASEADDR + 0x2000)

/*
 * Base Addresses of peripherals which are hanging on APB1 Bus
 */
#define I2C1_BASEADDR       (APB1PERIPH_BASEADDR + 0x5400)  // 0x4000 5400
#define I2C2_BASEADDR       (APB1PERIPH_BASEADDR + 0x5800)  // 0x4000 5800
#define I2C3_BASEADDR       (APB1PERIPH_BASEADDR + 0x5C00)  // 0x4000 5C00
#define SPI2_BASEADDR       (APB1PERIPH_BASEADDR + 0x3800)  // 0x4000 3800
#define SPI3_BASEADDR       (APB1PERIPH_BASEADDR + 0x3C00)  // 0x4000 3C00
#define USART2_BASEADDR     (APB1PERIPH_BASEADDR + 0x4400)  // 0x4000 4400
#define USART3_BASEADDR     (APB1PERIPH_BASEADDR + 0x4800)  // 0x4000 4800
#define UART4_BASEADDR      (APB1PERIPH_BASEADDR + 0x4C00)  // 0x4000 4C00
#define UART5_BASEADDR      (APB1PERIPH_BASEADDR + 0x5000)  // 0x4000 5000

/*
 * Base Addresses of Peripherals which are hanging on APB2 Bus
 */
#define EXTI_BASEADDR       (APB2PERIPH_BASEADDR + 0x3C00)  // 0x4001 3C00
#define SPI1_BASEADDR       (APB2PERIPH_BASEADDR + 0x3000)  // 0x4001 3000
#define SYSCFG_BASEADDR     (APB2PERIPH_BASEADDR + 0x3800)  // 0x4001 3800
#define USART1_BASEADDR     (APB2PERIPH_BASEADDR + 0x1000)  // 0x4001 1000
#define USART6_BASEADDR     (APB2PERIPH_BASEADDR + 0x1400)  // 0x4001 1400

/*******  Peripheral Register Definition  *******/
typedef struct{
	__vo unit32_t MODER;         // GPIO port mode register
	__vo unit32_t OTYPER;        // GPIO port output type register
	__vo unit32_t OSPEEDR;       // GPIO port output speed register
	__vo unit32_t PUPDR;         // GPIO port pull-up/pull-down register
	__vo unit32_t IDR;           // GPIO port input data register
	__vo unit32_t ODR;           // GPIO port output data register
	__vo unit32_t BSRR;          // GPIO port bit set/reset register
	__vo unit32_t LCKR;          // GPIO port configuration lock register
	__vo unit32_t AFR[2];        // ARF[0] - GPIO alternate function low register, ARF[1] - GPIO alternate function high register
}GPIO_RegDef_t;

#endif /* INC_STM32F407XX_H_ */
