* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 13 2022 22:25:42

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP  --package  QN84  --outdir  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc  --dst_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: QN84
Size: 12 X 16

***** Design Utilization Info *****
Design: TOP
Used Logic Cell: 315/1280
Used Logic Tile: 62/160
Used IO Cell:    59/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: fpga_osc
Clock Source: ipInertedIONet_FPGA_OSC 
Clock Driver: ipInertedIOPad_FPGA_OSC (ICE_IO)
Driver Position: (7, 0, 0)
Fanout to FF: 109
Fanout to Tile: 40


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   1 0 0 1 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 7 0 0 0 0 0   
13|   0 0 0 1 2 2 8 0 0 0 0 0   
12|   0 0 0 1 7 3 8 7 2 0 0 0   
11|   0 0 0 8 7 6 8 8 5 0 0 0   
10|   1 0 0 8 4 8 6 8 5 0 1 0   
 9|   0 0 0 1 6 8 6 8 8 0 1 0   
 8|   0 0 0 3 8 4 8 8 6 0 1 0   
 7|   0 0 0 7 8 8 2 3 1 0 0 0   
 6|   0 0 0 7 8 7 1 8 8 0 0 0   
 5|   0 0 0 6 7 6 0 6 8 0 0 0   
 4|   0 0 0 1 2 0 0 0 0 0 0 0   
 3|   0 0 0 1 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 1 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.08

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     2  0  0  2  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0 14  0  0  0  0  0    
13|     0  0  0  2  3  8 16  0  0  0  0  0    
12|     0  0  0  2 10 10 16 20  6  0  0  0    
11|     0  0  0 16 20 17 16 18 16  0  0  0    
10|     1  0  0 17 16 15 17 16 13  0  0  0    
 9|     0  0  0  4 16  8 13 16 15  0  4  0    
 8|     0  0  0  5 18  7 19 16 12  0  4  0    
 7|     0  0  0 15 18 14  3 11  2  0  0  0    
 6|     0  0  0 10 17 14  2 20 16  0  0  0    
 5|     0  0  0 20 13 11  0 18 17  0  0  0    
 4|     0  0  0  3  6  0  0  0  0  0  0  0    
 3|     0  0  0  4  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  2  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 20
Average number of input nets per logic tile: 11.51

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     2  0  0  2  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0 14  0  0  0  0  0    
13|     0  0  0  2  4  8 16  0  0  0  0  0    
12|     0  0  0  2 22 10 16 25  8  0  0  0    
11|     0  0  0 22 26 20 16 22 20  0  0  0    
10|     1  0  0 25 16 23 22 26 18  0  0  0    
 9|     0  0  0  4 21  8 23 17 30  0  4  0    
 8|     0  0  0  7 24 13 27 16 19  0  4  0    
 7|     0  0  0 22 18 25  3 11  2  0  0  0    
 6|     0  0  0 20 18 24  2 27 22  0  0  0    
 5|     0  0  0 22 26 15  0 22 25  0  0  0    
 4|     0  0  0  3  8  0  0  0  0  0  0  0    
 3|     0  0  0  4  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  2  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 30
Average number of input pins per logic tile: 15.18

***** Run Time Info *****
Run Time:  1
