Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 11:50:20 2020
| Host         : Kouzui running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.153        0.000                      0                 6998        0.122        0.000                      0                 6998        3.750        0.000                       0                  1912  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.153        0.000                      0                 6998        0.122        0.000                      0                 6998        3.750        0.000                       0                  1912  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 ID_EXE/exe_rfoutB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXE_MEM/mem_storedata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.532ns  (logic 2.367ns (27.743%)  route 6.165ns (72.257%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.724     5.276    ID_EXE/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y132        FDRE                                         r  ID_EXE/exe_rfoutB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y132        FDRE (Prop_fdre_C_Q)         0.518     5.794 r  ID_EXE/exe_rfoutB_reg[3]/Q
                         net (fo=33, routed)          1.581     7.375    ID_EXE/exe_rfoutB[3]
    SLICE_X31Y116        LUT3 (Prop_lut3_I1_O)        0.152     7.527 r  ID_EXE/mem_ALUout[3]_i_7/O
                         net (fo=80, routed)          0.896     8.424    ID_EXE/opB[3]
    SLICE_X27Y116        LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  ID_EXE/mem_ALUout[0]_i_56/O
                         net (fo=2, routed)           0.529     9.278    ID_EXE/mem_ALUout[0]_i_56_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.785 r  ID_EXE/mem_ALUout_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.785    ID_EXE/mem_ALUout_reg[0]_i_49_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ID_EXE/mem_ALUout_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.899    ID_EXE/mem_ALUout_reg[0]_i_35_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ID_EXE/mem_ALUout_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.013    ID_EXE/mem_ALUout_reg[0]_i_20_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 f  ID_EXE/mem_ALUout_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           1.038    11.166    ID_EXE/ALU/data5
    SLICE_X27Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.290 f  ID_EXE/mem_ALUout[0]_i_3/O
                         net (fo=1, routed)           0.154    11.444    ID_EXE/mem_ALUout[0]_i_3_n_0
    SLICE_X27Y114        LUT5 (Prop_lut5_I2_O)        0.124    11.568 f  ID_EXE/mem_ALUout[0]_i_1/O
                         net (fo=16, routed)          0.606    12.174    ID_EXE/exe_ALU_op_reg[3]_0[0]
    SLICE_X22Y117        LUT2 (Prop_lut2_I0_O)        0.124    12.298 r  ID_EXE/mem_storedata[15]_i_2/O
                         net (fo=18, routed)          0.744    13.042    ID_EXE/mem_storedata[15]_i_2_n_0
    SLICE_X22Y116        LUT2 (Prop_lut2_I0_O)        0.150    13.192 r  ID_EXE/mem_storedata[7]_i_1/O
                         net (fo=1, routed)           0.616    13.808    EXE_MEM/mem_storedata_reg[31]_1[7]
    SLICE_X19Y115        FDRE                                         r  EXE_MEM/mem_storedata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.605    14.976    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X19Y115        FDRE                                         r  EXE_MEM/mem_storedata_reg[7]/C
                         clock pessimism              0.268    15.245    
                         clock uncertainty           -0.035    15.209    
    SLICE_X19Y115        FDRE (Setup_fdre_C_D)       -0.249    14.960    EXE_MEM/mem_storedata_reg[7]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -13.808    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 ID_EXE/exe_rfoutB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXE_MEM/mem_storedata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.367ns  (logic 2.335ns (27.907%)  route 6.032ns (72.093%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.724     5.276    ID_EXE/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y132        FDRE                                         r  ID_EXE/exe_rfoutB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y132        FDRE (Prop_fdre_C_Q)         0.518     5.794 r  ID_EXE/exe_rfoutB_reg[3]/Q
                         net (fo=33, routed)          1.581     7.375    ID_EXE/exe_rfoutB[3]
    SLICE_X31Y116        LUT3 (Prop_lut3_I1_O)        0.152     7.527 r  ID_EXE/mem_ALUout[3]_i_7/O
                         net (fo=80, routed)          0.896     8.424    ID_EXE/opB[3]
    SLICE_X27Y116        LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  ID_EXE/mem_ALUout[0]_i_56/O
                         net (fo=2, routed)           0.529     9.278    ID_EXE/mem_ALUout[0]_i_56_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.785 r  ID_EXE/mem_ALUout_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.785    ID_EXE/mem_ALUout_reg[0]_i_49_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ID_EXE/mem_ALUout_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.899    ID_EXE/mem_ALUout_reg[0]_i_35_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ID_EXE/mem_ALUout_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.013    ID_EXE/mem_ALUout_reg[0]_i_20_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 f  ID_EXE/mem_ALUout_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           1.038    11.166    ID_EXE/ALU/data5
    SLICE_X27Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.290 f  ID_EXE/mem_ALUout[0]_i_3/O
                         net (fo=1, routed)           0.154    11.444    ID_EXE/mem_ALUout[0]_i_3_n_0
    SLICE_X27Y114        LUT5 (Prop_lut5_I2_O)        0.124    11.568 f  ID_EXE/mem_ALUout[0]_i_1/O
                         net (fo=16, routed)          0.606    12.174    ID_EXE/exe_ALU_op_reg[3]_0[0]
    SLICE_X22Y117        LUT2 (Prop_lut2_I0_O)        0.124    12.298 r  ID_EXE/mem_storedata[15]_i_2/O
                         net (fo=18, routed)          0.655    12.953    ID_EXE/mem_storedata[15]_i_2_n_0
    SLICE_X21Y115        LUT2 (Prop_lut2_I0_O)        0.118    13.071 r  ID_EXE/mem_storedata[6]_i_1/O
                         net (fo=1, routed)           0.572    13.643    EXE_MEM/mem_storedata_reg[31]_1[6]
    SLICE_X21Y115        FDRE                                         r  EXE_MEM/mem_storedata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.604    14.975    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X21Y115        FDRE                                         r  EXE_MEM/mem_storedata_reg[6]/C
                         clock pessimism              0.268    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X21Y115        FDRE (Setup_fdre_C_D)       -0.260    14.948    EXE_MEM/mem_storedata_reg[6]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 ID_EXE/exe_rfoutB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXE_MEM/mem_storedata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 2.335ns (28.236%)  route 5.935ns (71.764%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.724     5.276    ID_EXE/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y132        FDRE                                         r  ID_EXE/exe_rfoutB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y132        FDRE (Prop_fdre_C_Q)         0.518     5.794 r  ID_EXE/exe_rfoutB_reg[3]/Q
                         net (fo=33, routed)          1.581     7.375    ID_EXE/exe_rfoutB[3]
    SLICE_X31Y116        LUT3 (Prop_lut3_I1_O)        0.152     7.527 r  ID_EXE/mem_ALUout[3]_i_7/O
                         net (fo=80, routed)          0.896     8.424    ID_EXE/opB[3]
    SLICE_X27Y116        LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  ID_EXE/mem_ALUout[0]_i_56/O
                         net (fo=2, routed)           0.529     9.278    ID_EXE/mem_ALUout[0]_i_56_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.785 r  ID_EXE/mem_ALUout_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.785    ID_EXE/mem_ALUout_reg[0]_i_49_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ID_EXE/mem_ALUout_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.899    ID_EXE/mem_ALUout_reg[0]_i_35_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ID_EXE/mem_ALUout_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.013    ID_EXE/mem_ALUout_reg[0]_i_20_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 f  ID_EXE/mem_ALUout_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           1.038    11.166    ID_EXE/ALU/data5
    SLICE_X27Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.290 f  ID_EXE/mem_ALUout[0]_i_3/O
                         net (fo=1, routed)           0.154    11.444    ID_EXE/mem_ALUout[0]_i_3_n_0
    SLICE_X27Y114        LUT5 (Prop_lut5_I2_O)        0.124    11.568 f  ID_EXE/mem_ALUout[0]_i_1/O
                         net (fo=16, routed)          0.606    12.174    ID_EXE/exe_ALU_op_reg[3]_0[0]
    SLICE_X22Y117        LUT2 (Prop_lut2_I0_O)        0.124    12.298 r  ID_EXE/mem_storedata[15]_i_2/O
                         net (fo=18, routed)          0.654    12.952    ID_EXE/mem_storedata[15]_i_2_n_0
    SLICE_X22Y115        LUT2 (Prop_lut2_I0_O)        0.118    13.070 r  ID_EXE/mem_storedata[5]_i_1/O
                         net (fo=1, routed)           0.476    13.545    EXE_MEM/mem_storedata_reg[31]_1[5]
    SLICE_X22Y114        FDRE                                         r  EXE_MEM/mem_storedata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.605    14.976    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X22Y114        FDRE                                         r  EXE_MEM/mem_storedata_reg[5]/C
                         clock pessimism              0.268    15.245    
                         clock uncertainty           -0.035    15.209    
    SLICE_X22Y114        FDRE (Setup_fdre_C_D)       -0.260    14.949    EXE_MEM/mem_storedata_reg[5]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 ID_EXE/exe_rfoutB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXE_MEM/mem_storedata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 2.341ns (27.601%)  route 6.141ns (72.399%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.724     5.276    ID_EXE/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y132        FDRE                                         r  ID_EXE/exe_rfoutB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y132        FDRE (Prop_fdre_C_Q)         0.518     5.794 r  ID_EXE/exe_rfoutB_reg[3]/Q
                         net (fo=33, routed)          1.581     7.375    ID_EXE/exe_rfoutB[3]
    SLICE_X31Y116        LUT3 (Prop_lut3_I1_O)        0.152     7.527 r  ID_EXE/mem_ALUout[3]_i_7/O
                         net (fo=80, routed)          0.896     8.424    ID_EXE/opB[3]
    SLICE_X27Y116        LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  ID_EXE/mem_ALUout[0]_i_56/O
                         net (fo=2, routed)           0.529     9.278    ID_EXE/mem_ALUout[0]_i_56_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.785 r  ID_EXE/mem_ALUout_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.785    ID_EXE/mem_ALUout_reg[0]_i_49_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ID_EXE/mem_ALUout_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.899    ID_EXE/mem_ALUout_reg[0]_i_35_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ID_EXE/mem_ALUout_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.013    ID_EXE/mem_ALUout_reg[0]_i_20_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 f  ID_EXE/mem_ALUout_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           1.038    11.166    ID_EXE/ALU/data5
    SLICE_X27Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.290 f  ID_EXE/mem_ALUout[0]_i_3/O
                         net (fo=1, routed)           0.154    11.444    ID_EXE/mem_ALUout[0]_i_3_n_0
    SLICE_X27Y114        LUT5 (Prop_lut5_I2_O)        0.124    11.568 f  ID_EXE/mem_ALUout[0]_i_1/O
                         net (fo=16, routed)          1.018    12.586    ID_EXE/exe_ALU_op_reg[3]_0[0]
    SLICE_X19Y119        LUT3 (Prop_lut3_I1_O)        0.124    12.710 r  ID_EXE/mem_storedata[31]_i_3/O
                         net (fo=18, routed)          0.923    13.634    ID_EXE/mem_storedata[31]_i_3_n_0
    SLICE_X20Y118        LUT5 (Prop_lut5_I2_O)        0.124    13.758 r  ID_EXE/mem_storedata[28]_i_1/O
                         net (fo=1, routed)           0.000    13.758    EXE_MEM/mem_storedata_reg[31]_1[28]
    SLICE_X20Y118        FDRE                                         r  EXE_MEM/mem_storedata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.600    14.971    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X20Y118        FDRE                                         r  EXE_MEM/mem_storedata_reg[28]/C
                         clock pessimism              0.268    15.240    
                         clock uncertainty           -0.035    15.204    
    SLICE_X20Y118        FDRE (Setup_fdre_C_D)        0.031    15.235    EXE_MEM/mem_storedata_reg[28]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -13.758    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 ID_EXE/exe_rfoutB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXE_MEM/mem_storedata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 2.341ns (27.880%)  route 6.056ns (72.120%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 14.970 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.724     5.276    ID_EXE/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y132        FDRE                                         r  ID_EXE/exe_rfoutB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y132        FDRE (Prop_fdre_C_Q)         0.518     5.794 r  ID_EXE/exe_rfoutB_reg[3]/Q
                         net (fo=33, routed)          1.581     7.375    ID_EXE/exe_rfoutB[3]
    SLICE_X31Y116        LUT3 (Prop_lut3_I1_O)        0.152     7.527 r  ID_EXE/mem_ALUout[3]_i_7/O
                         net (fo=80, routed)          0.896     8.424    ID_EXE/opB[3]
    SLICE_X27Y116        LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  ID_EXE/mem_ALUout[0]_i_56/O
                         net (fo=2, routed)           0.529     9.278    ID_EXE/mem_ALUout[0]_i_56_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.785 r  ID_EXE/mem_ALUout_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.785    ID_EXE/mem_ALUout_reg[0]_i_49_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ID_EXE/mem_ALUout_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.899    ID_EXE/mem_ALUout_reg[0]_i_35_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ID_EXE/mem_ALUout_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.013    ID_EXE/mem_ALUout_reg[0]_i_20_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 f  ID_EXE/mem_ALUout_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           1.038    11.166    ID_EXE/ALU/data5
    SLICE_X27Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.290 f  ID_EXE/mem_ALUout[0]_i_3/O
                         net (fo=1, routed)           0.154    11.444    ID_EXE/mem_ALUout[0]_i_3_n_0
    SLICE_X27Y114        LUT5 (Prop_lut5_I2_O)        0.124    11.568 f  ID_EXE/mem_ALUout[0]_i_1/O
                         net (fo=16, routed)          1.018    12.586    ID_EXE/exe_ALU_op_reg[3]_0[0]
    SLICE_X19Y119        LUT3 (Prop_lut3_I1_O)        0.124    12.710 r  ID_EXE/mem_storedata[31]_i_3/O
                         net (fo=18, routed)          0.838    13.548    ID_EXE/mem_storedata[31]_i_3_n_0
    SLICE_X20Y119        LUT5 (Prop_lut5_I2_O)        0.124    13.672 r  ID_EXE/mem_storedata[26]_i_1/O
                         net (fo=1, routed)           0.000    13.672    EXE_MEM/mem_storedata_reg[31]_1[26]
    SLICE_X20Y119        FDRE                                         r  EXE_MEM/mem_storedata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.599    14.970    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X20Y119        FDRE                                         r  EXE_MEM/mem_storedata_reg[26]/C
                         clock pessimism              0.268    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X20Y119        FDRE (Setup_fdre_C_D)        0.031    15.234    EXE_MEM/mem_storedata_reg[26]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -13.672    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 ID_EXE/exe_rfoutB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXE_MEM/mem_storedata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.394ns  (logic 2.341ns (27.890%)  route 6.053ns (72.110%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.724     5.276    ID_EXE/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y132        FDRE                                         r  ID_EXE/exe_rfoutB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y132        FDRE (Prop_fdre_C_Q)         0.518     5.794 r  ID_EXE/exe_rfoutB_reg[3]/Q
                         net (fo=33, routed)          1.581     7.375    ID_EXE/exe_rfoutB[3]
    SLICE_X31Y116        LUT3 (Prop_lut3_I1_O)        0.152     7.527 r  ID_EXE/mem_ALUout[3]_i_7/O
                         net (fo=80, routed)          0.896     8.424    ID_EXE/opB[3]
    SLICE_X27Y116        LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  ID_EXE/mem_ALUout[0]_i_56/O
                         net (fo=2, routed)           0.529     9.278    ID_EXE/mem_ALUout[0]_i_56_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.785 r  ID_EXE/mem_ALUout_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.785    ID_EXE/mem_ALUout_reg[0]_i_49_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ID_EXE/mem_ALUout_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.899    ID_EXE/mem_ALUout_reg[0]_i_35_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ID_EXE/mem_ALUout_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.013    ID_EXE/mem_ALUout_reg[0]_i_20_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 f  ID_EXE/mem_ALUout_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           1.038    11.166    ID_EXE/ALU/data5
    SLICE_X27Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.290 f  ID_EXE/mem_ALUout[0]_i_3/O
                         net (fo=1, routed)           0.154    11.444    ID_EXE/mem_ALUout[0]_i_3_n_0
    SLICE_X27Y114        LUT5 (Prop_lut5_I2_O)        0.124    11.568 f  ID_EXE/mem_ALUout[0]_i_1/O
                         net (fo=16, routed)          1.018    12.586    ID_EXE/exe_ALU_op_reg[3]_0[0]
    SLICE_X19Y119        LUT3 (Prop_lut3_I1_O)        0.124    12.710 r  ID_EXE/mem_storedata[31]_i_3/O
                         net (fo=18, routed)          0.835    13.545    ID_EXE/mem_storedata[31]_i_3_n_0
    SLICE_X21Y117        LUT5 (Prop_lut5_I2_O)        0.124    13.669 r  ID_EXE/mem_storedata[27]_i_1/O
                         net (fo=1, routed)           0.000    13.669    EXE_MEM/mem_storedata_reg[31]_1[27]
    SLICE_X21Y117        FDRE                                         r  EXE_MEM/mem_storedata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.602    14.973    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X21Y117        FDRE                                         r  EXE_MEM/mem_storedata_reg[27]/C
                         clock pessimism              0.268    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X21Y117        FDRE (Setup_fdre_C_D)        0.031    15.237    EXE_MEM/mem_storedata_reg[27]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 ID_EXE/exe_rfoutB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXE_MEM/mem_storedata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 2.341ns (28.011%)  route 6.017ns (71.989%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.724     5.276    ID_EXE/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y132        FDRE                                         r  ID_EXE/exe_rfoutB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y132        FDRE (Prop_fdre_C_Q)         0.518     5.794 r  ID_EXE/exe_rfoutB_reg[3]/Q
                         net (fo=33, routed)          1.581     7.375    ID_EXE/exe_rfoutB[3]
    SLICE_X31Y116        LUT3 (Prop_lut3_I1_O)        0.152     7.527 r  ID_EXE/mem_ALUout[3]_i_7/O
                         net (fo=80, routed)          0.896     8.424    ID_EXE/opB[3]
    SLICE_X27Y116        LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  ID_EXE/mem_ALUout[0]_i_56/O
                         net (fo=2, routed)           0.529     9.278    ID_EXE/mem_ALUout[0]_i_56_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.785 r  ID_EXE/mem_ALUout_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.785    ID_EXE/mem_ALUout_reg[0]_i_49_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ID_EXE/mem_ALUout_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.899    ID_EXE/mem_ALUout_reg[0]_i_35_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ID_EXE/mem_ALUout_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.013    ID_EXE/mem_ALUout_reg[0]_i_20_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  ID_EXE/mem_ALUout_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           1.038    11.166    ID_EXE/ALU/data5
    SLICE_X27Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.290 r  ID_EXE/mem_ALUout[0]_i_3/O
                         net (fo=1, routed)           0.154    11.444    ID_EXE/mem_ALUout[0]_i_3_n_0
    SLICE_X27Y114        LUT5 (Prop_lut5_I2_O)        0.124    11.568 r  ID_EXE/mem_ALUout[0]_i_1/O
                         net (fo=16, routed)          0.965    12.533    ID_EXE/exe_ALU_op_reg[3]_0[0]
    SLICE_X18Y119        LUT5 (Prop_lut5_I3_O)        0.124    12.657 r  ID_EXE/mem_storedata[29]_i_2/O
                         net (fo=1, routed)           0.853    13.509    ID_EXE/mem_storedata[29]_i_2_n_0
    SLICE_X18Y119        LUT5 (Prop_lut5_I0_O)        0.124    13.633 r  ID_EXE/mem_storedata[29]_i_1/O
                         net (fo=1, routed)           0.000    13.633    EXE_MEM/mem_storedata_reg[31]_1[29]
    SLICE_X18Y119        FDRE                                         r  EXE_MEM/mem_storedata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.600    14.971    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X18Y119        FDRE                                         r  EXE_MEM/mem_storedata_reg[29]/C
                         clock pessimism              0.268    15.240    
                         clock uncertainty           -0.035    15.204    
    SLICE_X18Y119        FDRE (Setup_fdre_C_D)        0.031    15.235    EXE_MEM/mem_storedata_reg[29]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 ID_EXE/exe_rfoutB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXE_MEM/mem_storedata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 2.544ns (30.475%)  route 5.804ns (69.525%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.724     5.276    ID_EXE/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y132        FDRE                                         r  ID_EXE/exe_rfoutB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y132        FDRE (Prop_fdre_C_Q)         0.518     5.794 r  ID_EXE/exe_rfoutB_reg[3]/Q
                         net (fo=33, routed)          1.581     7.375    ID_EXE/exe_rfoutB[3]
    SLICE_X31Y116        LUT3 (Prop_lut3_I1_O)        0.152     7.527 r  ID_EXE/mem_ALUout[3]_i_7/O
                         net (fo=80, routed)          0.896     8.424    ID_EXE/opB[3]
    SLICE_X27Y116        LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  ID_EXE/mem_ALUout[0]_i_56/O
                         net (fo=2, routed)           0.529     9.278    ID_EXE/mem_ALUout[0]_i_56_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.785 r  ID_EXE/mem_ALUout_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.785    ID_EXE/mem_ALUout_reg[0]_i_49_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ID_EXE/mem_ALUout_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.899    ID_EXE/mem_ALUout_reg[0]_i_35_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ID_EXE/mem_ALUout_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.013    ID_EXE/mem_ALUout_reg[0]_i_20_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  ID_EXE/mem_ALUout_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           1.038    11.166    ID_EXE/ALU/data5
    SLICE_X27Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.290 r  ID_EXE/mem_ALUout[0]_i_3/O
                         net (fo=1, routed)           0.154    11.444    ID_EXE/mem_ALUout[0]_i_3_n_0
    SLICE_X27Y114        LUT5 (Prop_lut5_I2_O)        0.124    11.568 r  ID_EXE/mem_ALUout[0]_i_1/O
                         net (fo=16, routed)          0.744    12.312    ID_EXE/exe_ALU_op_reg[3]_0[0]
    SLICE_X20Y117        LUT5 (Prop_lut5_I3_O)        0.119    12.431 r  ID_EXE/mem_storedata[30]_i_2/O
                         net (fo=1, routed)           0.861    13.292    ID_EXE/mem_storedata[30]_i_2_n_0
    SLICE_X20Y117        LUT5 (Prop_lut5_I0_O)        0.332    13.624 r  ID_EXE/mem_storedata[30]_i_1/O
                         net (fo=1, routed)           0.000    13.624    EXE_MEM/mem_storedata_reg[31]_1[30]
    SLICE_X20Y117        FDRE                                         r  EXE_MEM/mem_storedata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.602    14.973    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X20Y117        FDRE                                         r  EXE_MEM/mem_storedata_reg[30]/C
                         clock pessimism              0.268    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X20Y117        FDRE (Setup_fdre_C_D)        0.031    15.237    EXE_MEM/mem_storedata_reg[30]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -13.624    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 ID_EXE/exe_rfoutB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXE_MEM/mem_storedata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 2.341ns (28.425%)  route 5.895ns (71.575%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.724     5.276    ID_EXE/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y132        FDRE                                         r  ID_EXE/exe_rfoutB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y132        FDRE (Prop_fdre_C_Q)         0.518     5.794 r  ID_EXE/exe_rfoutB_reg[3]/Q
                         net (fo=33, routed)          1.581     7.375    ID_EXE/exe_rfoutB[3]
    SLICE_X31Y116        LUT3 (Prop_lut3_I1_O)        0.152     7.527 r  ID_EXE/mem_ALUout[3]_i_7/O
                         net (fo=80, routed)          0.896     8.424    ID_EXE/opB[3]
    SLICE_X27Y116        LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  ID_EXE/mem_ALUout[0]_i_56/O
                         net (fo=2, routed)           0.529     9.278    ID_EXE/mem_ALUout[0]_i_56_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.785 r  ID_EXE/mem_ALUout_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.785    ID_EXE/mem_ALUout_reg[0]_i_49_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ID_EXE/mem_ALUout_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.899    ID_EXE/mem_ALUout_reg[0]_i_35_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ID_EXE/mem_ALUout_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.013    ID_EXE/mem_ALUout_reg[0]_i_20_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 f  ID_EXE/mem_ALUout_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           1.038    11.166    ID_EXE/ALU/data5
    SLICE_X27Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.290 f  ID_EXE/mem_ALUout[0]_i_3/O
                         net (fo=1, routed)           0.154    11.444    ID_EXE/mem_ALUout[0]_i_3_n_0
    SLICE_X27Y114        LUT5 (Prop_lut5_I2_O)        0.124    11.568 f  ID_EXE/mem_ALUout[0]_i_1/O
                         net (fo=16, routed)          0.606    12.174    ID_EXE/exe_ALU_op_reg[3]_0[0]
    SLICE_X22Y117        LUT2 (Prop_lut2_I0_O)        0.124    12.298 r  ID_EXE/mem_storedata[15]_i_2/O
                         net (fo=18, routed)          0.482    12.781    ID_EXE/mem_storedata[15]_i_2_n_0
    SLICE_X23Y115        LUT2 (Prop_lut2_I0_O)        0.124    12.905 r  ID_EXE/mem_storedata[4]_i_1/O
                         net (fo=1, routed)           0.607    13.511    EXE_MEM/mem_storedata_reg[31]_1[4]
    SLICE_X21Y115        FDRE                                         r  EXE_MEM/mem_storedata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.604    14.975    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X21Y115        FDRE                                         r  EXE_MEM/mem_storedata_reg[4]/C
                         clock pessimism              0.268    15.244    
                         clock uncertainty           -0.035    15.208    
    SLICE_X21Y115        FDRE (Setup_fdre_C_D)       -0.061    15.147    EXE_MEM/mem_storedata_reg[4]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -13.511    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 ID_EXE/exe_rfoutB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXE_MEM/mem_storedata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 2.341ns (28.171%)  route 5.969ns (71.829%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.724     5.276    ID_EXE/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y132        FDRE                                         r  ID_EXE/exe_rfoutB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y132        FDRE (Prop_fdre_C_Q)         0.518     5.794 r  ID_EXE/exe_rfoutB_reg[3]/Q
                         net (fo=33, routed)          1.581     7.375    ID_EXE/exe_rfoutB[3]
    SLICE_X31Y116        LUT3 (Prop_lut3_I1_O)        0.152     7.527 r  ID_EXE/mem_ALUout[3]_i_7/O
                         net (fo=80, routed)          0.896     8.424    ID_EXE/opB[3]
    SLICE_X27Y116        LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  ID_EXE/mem_ALUout[0]_i_56/O
                         net (fo=2, routed)           0.529     9.278    ID_EXE/mem_ALUout[0]_i_56_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.785 r  ID_EXE/mem_ALUout_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.785    ID_EXE/mem_ALUout_reg[0]_i_49_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  ID_EXE/mem_ALUout_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.899    ID_EXE/mem_ALUout_reg[0]_i_35_n_0
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  ID_EXE/mem_ALUout_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.013    ID_EXE/mem_ALUout_reg[0]_i_20_n_0
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 f  ID_EXE/mem_ALUout_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           1.038    11.166    ID_EXE/ALU/data5
    SLICE_X27Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.290 f  ID_EXE/mem_ALUout[0]_i_3/O
                         net (fo=1, routed)           0.154    11.444    ID_EXE/mem_ALUout[0]_i_3_n_0
    SLICE_X27Y114        LUT5 (Prop_lut5_I2_O)        0.124    11.568 f  ID_EXE/mem_ALUout[0]_i_1/O
                         net (fo=16, routed)          1.018    12.586    ID_EXE/exe_ALU_op_reg[3]_0[0]
    SLICE_X19Y119        LUT3 (Prop_lut3_I1_O)        0.124    12.710 r  ID_EXE/mem_storedata[31]_i_3/O
                         net (fo=18, routed)          0.752    13.462    ID_EXE/mem_storedata[31]_i_3_n_0
    SLICE_X21Y118        LUT5 (Prop_lut5_I2_O)        0.124    13.586 r  ID_EXE/mem_storedata[24]_i_1/O
                         net (fo=1, routed)           0.000    13.586    EXE_MEM/mem_storedata_reg[31]_1[24]
    SLICE_X21Y118        FDRE                                         r  EXE_MEM/mem_storedata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        1.600    14.971    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X21Y118        FDRE                                         r  EXE_MEM/mem_storedata_reg[24]/C
                         clock pessimism              0.268    15.240    
                         clock uncertainty           -0.035    15.204    
    SLICE_X21Y118        FDRE (Setup_fdre_C_D)        0.029    15.233    EXE_MEM/mem_storedata_reg[24]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -13.586    
  -------------------------------------------------------------------
                         slack                                  1.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_ALUout_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.629     1.543    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X25Y124        FDRE                                         r  EXE_MEM/mem_ALUout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y124        FDRE (Prop_fdre_C_Q)         0.141     1.684 r  EXE_MEM/mem_ALUout_reg[25]/Q
                         net (fo=1, routed)           0.056     1.740    MEM_WB/wb_ALUout_reg[31]_0[25]
    SLICE_X25Y124        FDRE                                         r  MEM_WB/wb_ALUout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.900     2.058    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X25Y124        FDRE                                         r  MEM_WB/wb_ALUout_reg[25]/C
                         clock pessimism             -0.516     1.543    
    SLICE_X25Y124        FDRE (Hold_fdre_C_D)         0.075     1.618    MEM_WB/wb_ALUout_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_ALUout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.631     1.545    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y122        FDRE                                         r  EXE_MEM/mem_ALUout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y122        FDRE (Prop_fdre_C_Q)         0.141     1.686 r  EXE_MEM/mem_ALUout_reg[29]/Q
                         net (fo=1, routed)           0.065     1.751    MEM_WB/wb_ALUout_reg[31]_0[29]
    SLICE_X32Y122        FDRE                                         r  MEM_WB/wb_ALUout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.901     2.059    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y122        FDRE                                         r  MEM_WB/wb_ALUout_reg[29]/C
                         clock pessimism             -0.515     1.545    
    SLICE_X32Y122        FDRE (Hold_fdre_C_D)         0.075     1.620    MEM_WB/wb_ALUout_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_ALUout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.631     1.545    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y122        FDRE                                         r  EXE_MEM/mem_ALUout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.141     1.686 r  EXE_MEM/mem_ALUout_reg[16]/Q
                         net (fo=1, routed)           0.065     1.751    MEM_WB/wb_ALUout_reg[31]_0[16]
    SLICE_X28Y122        FDRE                                         r  MEM_WB/wb_ALUout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.902     2.060    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y122        FDRE                                         r  MEM_WB/wb_ALUout_reg[16]/C
                         clock pessimism             -0.516     1.545    
    SLICE_X28Y122        FDRE (Hold_fdre_C_D)         0.075     1.620    MEM_WB/wb_ALUout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ID_EXE/exe_rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EXE_MEM/mem_rd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.630     1.544    ID_EXE/CLK100MHZ_IBUF_BUFG
    SLICE_X20Y124        FDRE                                         r  ID_EXE/exe_rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y124        FDRE (Prop_fdre_C_Q)         0.141     1.685 r  ID_EXE/exe_rd_reg[3]/Q
                         net (fo=1, routed)           0.051     1.736    EXE_MEM/mem_rd_reg[4]_1[3]
    SLICE_X21Y124        FDRE                                         r  EXE_MEM/mem_rd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.901     2.059    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X21Y124        FDRE                                         r  EXE_MEM/mem_rd_reg[3]/C
                         clock pessimism             -0.503     1.557    
    SLICE_X21Y124        FDRE (Hold_fdre_C_D)         0.047     1.604    EXE_MEM/mem_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/memory_reg_384_511_21_21/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.136%)  route 0.285ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.639     1.553    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X22Y114        FDRE                                         r  EXE_MEM/mem_ALUout_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  EXE_MEM/mem_ALUout_reg[5]_rep/Q
                         net (fo=288, routed)         0.285     1.978    DATAMEM/memory_reg_384_511_21_21/A3
    SLICE_X14Y113        RAMD64E                                      r  DATAMEM/memory_reg_384_511_21_21/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.913     2.071    DATAMEM/memory_reg_384_511_21_21/WCLK
    SLICE_X14Y113        RAMD64E                                      r  DATAMEM/memory_reg_384_511_21_21/DP.HIGH/CLK
                         clock pessimism             -0.483     1.589    
    SLICE_X14Y113        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.829    DATAMEM/memory_reg_384_511_21_21/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/memory_reg_384_511_21_21/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.136%)  route 0.285ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.639     1.553    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X22Y114        FDRE                                         r  EXE_MEM/mem_ALUout_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  EXE_MEM/mem_ALUout_reg[5]_rep/Q
                         net (fo=288, routed)         0.285     1.978    DATAMEM/memory_reg_384_511_21_21/A3
    SLICE_X14Y113        RAMD64E                                      r  DATAMEM/memory_reg_384_511_21_21/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.913     2.071    DATAMEM/memory_reg_384_511_21_21/WCLK
    SLICE_X14Y113        RAMD64E                                      r  DATAMEM/memory_reg_384_511_21_21/DP.LOW/CLK
                         clock pessimism             -0.483     1.589    
    SLICE_X14Y113        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.829    DATAMEM/memory_reg_384_511_21_21/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/memory_reg_384_511_21_21/SP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.136%)  route 0.285ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.639     1.553    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X22Y114        FDRE                                         r  EXE_MEM/mem_ALUout_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  EXE_MEM/mem_ALUout_reg[5]_rep/Q
                         net (fo=288, routed)         0.285     1.978    DATAMEM/memory_reg_384_511_21_21/A3
    SLICE_X14Y113        RAMD64E                                      r  DATAMEM/memory_reg_384_511_21_21/SP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.913     2.071    DATAMEM/memory_reg_384_511_21_21/WCLK
    SLICE_X14Y113        RAMD64E                                      r  DATAMEM/memory_reg_384_511_21_21/SP.HIGH/CLK
                         clock pessimism             -0.483     1.589    
    SLICE_X14Y113        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.829    DATAMEM/memory_reg_384_511_21_21/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/memory_reg_384_511_21_21/SP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.136%)  route 0.285ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.639     1.553    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X22Y114        FDRE                                         r  EXE_MEM/mem_ALUout_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  EXE_MEM/mem_ALUout_reg[5]_rep/Q
                         net (fo=288, routed)         0.285     1.978    DATAMEM/memory_reg_384_511_21_21/A3
    SLICE_X14Y113        RAMD64E                                      r  DATAMEM/memory_reg_384_511_21_21/SP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.913     2.071    DATAMEM/memory_reg_384_511_21_21/WCLK
    SLICE_X14Y113        RAMD64E                                      r  DATAMEM/memory_reg_384_511_21_21/SP.LOW/CLK
                         clock pessimism             -0.483     1.589    
    SLICE_X14Y113        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.829    DATAMEM/memory_reg_384_511_21_21/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/wb_ALUout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.633     1.547    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X22Y121        FDRE                                         r  EXE_MEM/mem_ALUout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  EXE_MEM/mem_ALUout_reg[20]/Q
                         net (fo=1, routed)           0.102     1.790    MEM_WB/wb_ALUout_reg[31]_0[20]
    SLICE_X21Y121        FDRE                                         r  MEM_WB/wb_ALUout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.905     2.063    MEM_WB/CLK100MHZ_IBUF_BUFG
    SLICE_X21Y121        FDRE                                         r  MEM_WB/wb_ALUout_reg[20]/C
                         clock pessimism             -0.503     1.561    
    SLICE_X21Y121        FDRE (Hold_fdre_C_D)         0.075     1.636    MEM_WB/wb_ALUout_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 EXE_MEM/mem_ALUout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/memory_reg_0_127_0_0/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.918%)  route 0.364ns (72.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.639     1.553    EXE_MEM/CLK100MHZ_IBUF_BUFG
    SLICE_X23Y113        FDRE                                         r  EXE_MEM/mem_ALUout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  EXE_MEM/mem_ALUout_reg[2]/Q
                         net (fo=289, routed)         0.364     2.058    DATAMEM/memory_reg_0_127_0_0/A0
    SLICE_X30Y114        RAMD64E                                      r  DATAMEM/memory_reg_0_127_0_0/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1911, routed)        0.909     2.067    DATAMEM/memory_reg_0_127_0_0/WCLK
    SLICE_X30Y114        RAMD64E                                      r  DATAMEM/memory_reg_0_127_0_0/DP.HIGH/CLK
                         clock pessimism             -0.483     1.585    
    SLICE_X30Y114        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.895    DATAMEM/memory_reg_0_127_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X19Y118   EXE_MEM/mem_ALUout_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y121   EXE_MEM/mem_ALUout_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y124   EXE_MEM/mem_ALUout_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y122   EXE_MEM/mem_ALUout_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y122   EXE_MEM/mem_ALUout_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y123   EXE_MEM/mem_ALUout_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X25Y124   EXE_MEM/mem_ALUout_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y123   EXE_MEM/mem_ALUout_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y123   EXE_MEM/mem_ALUout_reg[27]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y116   DATAMEM/memory_reg_128_255_2_2/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y116   DATAMEM/memory_reg_128_255_2_2/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y109   DATAMEM/memory_reg_256_383_7_7/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y116   DATAMEM/memory_reg_128_255_2_2/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y116   DATAMEM/memory_reg_128_255_2_2/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y115    DATAMEM/memory_reg_256_383_19_19/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y115    DATAMEM/memory_reg_256_383_19_19/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y115    DATAMEM/memory_reg_256_383_19_19/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y115    DATAMEM/memory_reg_256_383_19_19/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y109   DATAMEM/memory_reg_256_383_7_7/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y103   DATAMEM/memory_reg_0_127_23_23/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y103   DATAMEM/memory_reg_0_127_23_23/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y103   DATAMEM/memory_reg_0_127_23_23/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y100    DATAMEM/memory_reg_128_255_11_11/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y100    DATAMEM/memory_reg_128_255_11_11/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y100    DATAMEM/memory_reg_128_255_11_11/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y100    DATAMEM/memory_reg_128_255_11_11/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y116   DATAMEM/memory_reg_128_255_2_2/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y116   DATAMEM/memory_reg_128_255_2_2/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y124   DATAMEM/memory_reg_256_383_17_17/SP.HIGH/CLK



