$date
	Tue Jul 29 17:44:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module counter_ten_tb $end
$var wire 4 ! counter [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ counter [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
1#
0"
b0 !
$end
#3
0#
#43
1#
#53
