Information: Updating design information... (UID-85)
Warning: Design 'butterfly10' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly10
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 17:33:58 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: U_SHIFT_REG_256/data_out_real_reg_12__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SHIFT_REG_256/data_out_real_reg_12__0_/CLK (SC7P5T_DFFRQX4_S_CSC20L)
                                                          0.00 #     0.00 r
  U_SHIFT_REG_256/data_out_real_reg_12__0_/Q (SC7P5T_DFFRQX4_S_CSC20L)
                                                         50.62      50.62 f
  U_SHIFT_REG_256/data_out_real[33] (shift_reg_WIDTH11_DELAY_LENGTH1)
                                                          0.00      50.62 f
  U_TEST_BFLY/din1_i[33] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00      50.62 f
  U_TEST_BFLY/U804/Z (SC7P5T_INVX6_CSC20L)               10.55      61.17 r
  U_TEST_BFLY/U530/Z (SC7P5T_ND2X8_CSC20L)                9.74      70.91 f
  U_TEST_BFLY/U226/Z (SC7P5T_INVX4_CSC20L)                7.37      78.27 r
  U_TEST_BFLY/U1514/Z (SC7P5T_AO22X2_CSC20L)             23.06     101.34 r
  U_TEST_BFLY/U1515/Z (SC7P5T_INVX2_CSC20L)               7.40     108.74 f
  U_TEST_BFLY/U3765/Z (SC7P5T_INVX1_CSC20L)              13.04     121.77 r
  U_TEST_BFLY/U570/Z (SC7P5T_ND2X2_CSC20L)               13.59     135.37 f
  U_TEST_BFLY/U569/Z (SC7P5T_ND2IAX2_CSC20L)             10.77     146.14 r
  U_TEST_BFLY/U244/Z (SC7P5T_ND2X2_CSC20L)               12.24     158.37 f
  U_TEST_BFLY/U243/Z (SC7P5T_ND2X2_CSC20L)               10.64     169.01 r
  U_TEST_BFLY/U1977/Z (SC7P5T_OA22X1_CSC20L)             28.50     197.52 r
  U_TEST_BFLY/U1978/Z (SC7P5T_INVX2_CSC20L)              10.79     208.31 f
  U_TEST_BFLY/U951/Z (SC7P5T_ND2X2_CSC20L)                9.27     217.58 r
  U_TEST_BFLY/U303/Z (SC7P5T_AN2X2_CSC20L)               21.04     238.61 r
  U_TEST_BFLY/U304/Z (SC7P5T_INVX2_CSC20L)                7.54     246.16 f
  U_TEST_BFLY/U3768/Z (SC7P5T_ND2X1_MR_CSC20L)            9.73     255.89 r
  U_TEST_BFLY/U3769/Z (SC7P5T_ND2X1_MR_CSC20L)           15.10     270.99 f
  U_TEST_BFLY/U672/Z (SC7P5T_AN2X2_CSC20L)               20.87     291.85 f
  U_TEST_BFLY/U673/Z (SC7P5T_INVX3_CSC20L)                7.94     299.79 r
  U_TEST_BFLY/U680/Z (SC7P5T_ND2X2_CSC20L)                9.86     309.66 f
  U_TEST_BFLY/U1834/Z (SC7P5T_AN2X2_CSC20L)              18.15     327.80 f
  U_TEST_BFLY/U1133/Z (SC7P5T_INVX3_CSC20L)               8.54     336.34 r
  U_TEST_BFLY/U4405/Z (SC7P5T_ND2X1_MR_CSC20L)           14.24     350.58 f
  U_TEST_BFLY/U4406/Z (SC7P5T_NR2X1_MR_CSC20L)           17.33     367.91 r
  U_TEST_BFLY/U4543/Z (SC7P5T_NR2X1_MR_CSC20L)           13.25     381.16 f
  U_TEST_BFLY/U4544/Z (SC7P5T_NR2X1_MR_CSC20L)           15.82     396.98 r
  U_TEST_BFLY/U4559/Z (SC7P5T_NR2X1_MR_CSC20L)           13.00     409.98 f
  U_TEST_BFLY/U4560/Z (SC7P5T_INVX1_CSC20L)              11.44     421.42 r
  U_TEST_BFLY/U4740/Z (SC7P5T_ND2X1_MR_CSC20L)           11.33     432.76 f
  U_TEST_BFLY/U2029/Z (SC7P5T_AO32X1_L_CSC20L)           27.76     460.52 f
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.42     469.94 r
  U_TEST_BFLY/dout2_i[47] (test_bfly10_N16_IN_BIT11_OUT_BIT12)
                                                          0.00     469.94 r
  U_SHIFT_REG_HIGH/data_in_real[47] (shift_reg_WIDTH12_DELAY_LENGTH1)
                                                          0.00     469.94 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     469.94 r
  data arrival time                                                469.94

  clock cnt_clk (rise edge)                             700.00     700.00
  clock network delay (ideal)                             0.00     700.00
  clock uncertainty                                     -50.00     650.00
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__11_/CLK (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     650.00 r
  library setup time                                    -53.13     596.87
  data required time                                               596.87
  --------------------------------------------------------------------------
  data required time                                               596.87
  data arrival time                                               -469.94
  --------------------------------------------------------------------------
  slack (MET)                                                      126.92


1
