

================================================================
== Vivado HLS Report for 'int_32_mul3'
================================================================
* Date:           Thu Aug 23 12:23:50 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        result
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.216|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_mul3_chunk_fu_80   |lut_mul3_chunk  |    1|    1|    1|    1|   none  |
        |grp_lut_mul3_chunk_fu_101  |lut_mul3_chunk  |    1|    1|    1|    1|   none  |
        |grp_lut_mul3_chunk_fu_122  |lut_mul3_chunk  |    1|    1|    1|    1|   none  |
        |grp_lut_mul3_chunk_fu_143  |lut_mul3_chunk  |    1|    1|    1|    1|   none  |
        |grp_lut_mul3_chunk_fu_164  |lut_mul3_chunk  |    1|    1|    1|    1|   none  |
        |grp_lut_mul3_chunk_fu_185  |lut_mul3_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_V)"   --->   Operation 3 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_V_read, i32 30, i32 31)" [int_mul3.cpp:30]   --->   Operation 4 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%this_assign = zext i2 %p_Result_s to i6" [int_mul3.cpp:30]   --->   Operation 5 'zext' 'this_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (1.33ns)   --->   "%op_V_assign = call fastcc i8 @lut_mul3_chunk(i6 %this_assign)" [int_mul3.cpp:30]   --->   Operation 6 'call' 'op_V_assign' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %in_V_read to i6" [int_mul3.cpp:30]   --->   Operation 7 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.33ns)   --->   "%op_V_assign_1 = call fastcc i8 @lut_mul3_chunk(i6 %tmp)" [int_mul3.cpp:30]   --->   Operation 8 'call' 'op_V_assign_1' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %in_V_read, i32 6, i32 11)" [int_mul3.cpp:30]   --->   Operation 9 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (1.33ns)   --->   "%op_V_assign_2 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_1)" [int_mul3.cpp:30]   --->   Operation 10 'call' 'op_V_assign_2' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %in_V_read, i32 12, i32 17)" [int_mul3.cpp:30]   --->   Operation 11 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.33ns)   --->   "%op_V_assign_3 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_2)" [int_mul3.cpp:30]   --->   Operation 12 'call' 'op_V_assign_3' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %in_V_read, i32 18, i32 23)" [int_mul3.cpp:30]   --->   Operation 13 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.33ns)   --->   "%op_V_assign_4 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_3)" [int_mul3.cpp:30]   --->   Operation 14 'call' 'op_V_assign_4' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_4 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %in_V_read, i32 24, i32 29)" [int_mul3.cpp:30]   --->   Operation 15 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.33ns)   --->   "%op_V_assign_5 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_4)" [int_mul3.cpp:30]   --->   Operation 16 'call' 'op_V_assign_5' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 8.21>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0), !map !78"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in_V), !map !84"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @int_32_mul3_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (2.66ns)   --->   "%op_V_assign = call fastcc i8 @lut_mul3_chunk(i6 %this_assign)" [int_mul3.cpp:30]   --->   Operation 20 'call' 'op_V_assign' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/2] (2.66ns)   --->   "%op_V_assign_1 = call fastcc i8 @lut_mul3_chunk(i6 %tmp)" [int_mul3.cpp:30]   --->   Operation 21 'call' 'op_V_assign_1' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i8 %op_V_assign to i2" [int_mul3.cpp:30]   --->   Operation 22 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i22.i8(i2 %tmp_1, i22 0, i8 %op_V_assign_1)" [int_mul3.cpp:30]   --->   Operation 23 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (2.66ns)   --->   "%op_V_assign_2 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_1)" [int_mul3.cpp:30]   --->   Operation 24 'call' 'op_V_assign_2' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%r_V = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %op_V_assign_2, i6 0)" [int_mul3.cpp:30]   --->   Operation 25 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%r_V_cast = zext i14 %r_V to i32" [int_mul3.cpp:30]   --->   Operation 26 'zext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (2.66ns)   --->   "%op_V_assign_3 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_2)" [int_mul3.cpp:30]   --->   Operation 27 'call' 'op_V_assign_3' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%r_V_1 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %op_V_assign_3, i12 0)" [int_mul3.cpp:30]   --->   Operation 28 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%r_V_1_cast = zext i20 %r_V_1 to i32" [int_mul3.cpp:30]   --->   Operation 29 'zext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (2.66ns)   --->   "%op_V_assign_4 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_3)" [int_mul3.cpp:30]   --->   Operation 30 'call' 'op_V_assign_4' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%r_V_2 = call i26 @_ssdm_op_BitConcatenate.i26.i8.i18(i8 %op_V_assign_4, i18 0)" [int_mul3.cpp:30]   --->   Operation 31 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%r_V_2_cast = zext i26 %r_V_2 to i32" [int_mul3.cpp:30]   --->   Operation 32 'zext' 'r_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (2.66ns)   --->   "%op_V_assign_5 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_4)" [int_mul3.cpp:30]   --->   Operation 33 'call' 'op_V_assign_5' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%r_V_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %op_V_assign_5, i24 0)" [int_mul3.cpp:30]   --->   Operation 34 'bitconcatenate' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp_4, %r_V_cast" [int_mul3.cpp:30]   --->   Operation 35 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %r_V_2_cast, %r_V_3" [int_mul3.cpp:30]   --->   Operation 36 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp3, %r_V_1_cast" [int_mul3.cpp:30]   --->   Operation 37 'add' 'tmp2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%agg_result_V = add i32 %tmp2, %tmp1" [int_mul3.cpp:30]   --->   Operation 38 'add' 'agg_result_V' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret i32 %agg_result_V" [int_mul3.cpp:30]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mem_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mem_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mem_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mem_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mem_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mem_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mem_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mem_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_V_read     (read          ) [ 000]
p_Result_s    (partselect    ) [ 000]
this_assign   (zext          ) [ 001]
tmp           (trunc         ) [ 001]
p_Result_1    (partselect    ) [ 001]
p_Result_2    (partselect    ) [ 001]
p_Result_3    (partselect    ) [ 001]
p_Result_4    (partselect    ) [ 001]
StgValue_17   (specbitsmap   ) [ 000]
StgValue_18   (specbitsmap   ) [ 000]
StgValue_19   (spectopmodule ) [ 000]
op_V_assign   (call          ) [ 000]
op_V_assign_1 (call          ) [ 000]
tmp_1         (trunc         ) [ 000]
tmp_4         (bitconcatenate) [ 000]
op_V_assign_2 (call          ) [ 000]
r_V           (bitconcatenate) [ 000]
r_V_cast      (zext          ) [ 000]
op_V_assign_3 (call          ) [ 000]
r_V_1         (bitconcatenate) [ 000]
r_V_1_cast    (zext          ) [ 000]
op_V_assign_4 (call          ) [ 000]
r_V_2         (bitconcatenate) [ 000]
r_V_2_cast    (zext          ) [ 000]
op_V_assign_5 (call          ) [ 000]
r_V_3         (bitconcatenate) [ 000]
tmp1          (add           ) [ 000]
tmp3          (add           ) [ 000]
tmp2          (add           ) [ 000]
agg_result_V  (add           ) [ 000]
StgValue_39   (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mem_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mem_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mem_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mem_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mem_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mem_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mem_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_mul3_chunk"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_32_mul3_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i22.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i8.i12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i8.i18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="in_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_lut_mul3_chunk_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="2" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="0" index="3" bw="1" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="0" index="5" bw="1" slack="0"/>
<pin id="87" dir="0" index="6" bw="1" slack="0"/>
<pin id="88" dir="0" index="7" bw="1" slack="0"/>
<pin id="89" dir="0" index="8" bw="1" slack="0"/>
<pin id="90" dir="0" index="9" bw="1" slack="0"/>
<pin id="91" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op_V_assign/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_lut_mul3_chunk_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="6" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="0" index="3" bw="1" slack="0"/>
<pin id="106" dir="0" index="4" bw="1" slack="0"/>
<pin id="107" dir="0" index="5" bw="1" slack="0"/>
<pin id="108" dir="0" index="6" bw="1" slack="0"/>
<pin id="109" dir="0" index="7" bw="1" slack="0"/>
<pin id="110" dir="0" index="8" bw="1" slack="0"/>
<pin id="111" dir="0" index="9" bw="1" slack="0"/>
<pin id="112" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op_V_assign_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_lut_mul3_chunk_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="6" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="0" index="3" bw="1" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="0" index="5" bw="1" slack="0"/>
<pin id="129" dir="0" index="6" bw="1" slack="0"/>
<pin id="130" dir="0" index="7" bw="1" slack="0"/>
<pin id="131" dir="0" index="8" bw="1" slack="0"/>
<pin id="132" dir="0" index="9" bw="1" slack="0"/>
<pin id="133" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op_V_assign_2/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_lut_mul3_chunk_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="6" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="0" index="3" bw="1" slack="0"/>
<pin id="148" dir="0" index="4" bw="1" slack="0"/>
<pin id="149" dir="0" index="5" bw="1" slack="0"/>
<pin id="150" dir="0" index="6" bw="1" slack="0"/>
<pin id="151" dir="0" index="7" bw="1" slack="0"/>
<pin id="152" dir="0" index="8" bw="1" slack="0"/>
<pin id="153" dir="0" index="9" bw="1" slack="0"/>
<pin id="154" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op_V_assign_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_lut_mul3_chunk_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="1" slack="0"/>
<pin id="169" dir="0" index="4" bw="1" slack="0"/>
<pin id="170" dir="0" index="5" bw="1" slack="0"/>
<pin id="171" dir="0" index="6" bw="1" slack="0"/>
<pin id="172" dir="0" index="7" bw="1" slack="0"/>
<pin id="173" dir="0" index="8" bw="1" slack="0"/>
<pin id="174" dir="0" index="9" bw="1" slack="0"/>
<pin id="175" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op_V_assign_4/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_lut_mul3_chunk_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="6" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="0" index="3" bw="1" slack="0"/>
<pin id="190" dir="0" index="4" bw="1" slack="0"/>
<pin id="191" dir="0" index="5" bw="1" slack="0"/>
<pin id="192" dir="0" index="6" bw="1" slack="0"/>
<pin id="193" dir="0" index="7" bw="1" slack="0"/>
<pin id="194" dir="0" index="8" bw="1" slack="0"/>
<pin id="195" dir="0" index="9" bw="1" slack="0"/>
<pin id="196" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op_V_assign_5/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Result_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="0" index="3" bw="6" slack="0"/>
<pin id="211" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="this_assign_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="this_assign/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Result_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="0" index="3" bw="5" slack="0"/>
<pin id="231" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_Result_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="0" index="3" bw="6" slack="0"/>
<pin id="242" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_Result_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="0" index="3" bw="6" slack="0"/>
<pin id="253" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_Result_4_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="0" index="3" bw="6" slack="0"/>
<pin id="264" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="2" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="0" index="3" bw="8" slack="0"/>
<pin id="279" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="r_V_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="14" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="r_V_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_cast/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="r_V_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="20" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="r_V_1_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="20" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_cast/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="r_V_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="26" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="r_V_2_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="26" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_cast/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="r_V_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="14" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="26" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="20" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="agg_result_V_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_V/2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="this_assign_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="1"/>
<pin id="354" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_assign "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="1"/>
<pin id="359" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="362" class="1005" name="p_Result_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="1"/>
<pin id="364" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="p_Result_2_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="1"/>
<pin id="369" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="372" class="1005" name="p_Result_3_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="1"/>
<pin id="374" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="377" class="1005" name="p_Result_4_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="1"/>
<pin id="379" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="80" pin=8"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="80" pin=9"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="101" pin=4"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="101" pin=5"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="101" pin=6"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="101" pin=7"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="101" pin=8"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="101" pin=9"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="122" pin=8"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="122" pin=9"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="143" pin=4"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="143" pin=5"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="143" pin=6"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="143" pin=7"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="143" pin=8"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="143" pin=9"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="164" pin=5"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="164" pin=8"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="164" pin=9"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="185" pin=4"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="185" pin=5"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="185" pin=6"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="185" pin=7"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="185" pin=8"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="185" pin=9"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="74" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="219"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="224"><net_src comp="74" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="74" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="236"><net_src comp="226" pin="4"/><net_sink comp="122" pin=1"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="74" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="247"><net_src comp="237" pin="4"/><net_sink comp="143" pin=1"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="74" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="258"><net_src comp="248" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="74" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="269"><net_src comp="259" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="273"><net_src comp="80" pin="10"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="101" pin="10"/><net_sink comp="274" pin=3"/></net>

<net id="289"><net_src comp="58" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="122" pin="10"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="60" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="143" pin="10"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="64" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="66" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="164" pin="10"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="68" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="185" pin="10"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="72" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="274" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="292" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="316" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="320" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="304" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="328" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="216" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="360"><net_src comp="221" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="365"><net_src comp="226" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="370"><net_src comp="237" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="375"><net_src comp="248" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="380"><net_src comp="259" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="185" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: int_32_mul3 : in_V | {1 }
	Port: int_32_mul3 : mem_0 | {1 2 }
	Port: int_32_mul3 : mem_1 | {1 2 }
	Port: int_32_mul3 : mem_2 | {1 2 }
	Port: int_32_mul3 : mem_3 | {1 2 }
	Port: int_32_mul3 : mem_4 | {1 2 }
	Port: int_32_mul3 : mem_5 | {1 2 }
	Port: int_32_mul3 : mem_6 | {1 2 }
	Port: int_32_mul3 : mem_7 | {1 2 }
  - Chain level:
	State 1
		this_assign : 1
		op_V_assign : 2
		op_V_assign_1 : 1
		op_V_assign_2 : 1
		op_V_assign_3 : 1
		op_V_assign_4 : 1
		op_V_assign_5 : 1
	State 2
		tmp_1 : 1
		tmp_4 : 2
		r_V : 1
		r_V_cast : 2
		r_V_1 : 1
		r_V_1_cast : 2
		r_V_2 : 1
		r_V_2_cast : 2
		r_V_3 : 1
		tmp1 : 3
		tmp3 : 3
		tmp2 : 4
		agg_result_V : 5
		StgValue_39 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |  grp_lut_mul3_chunk_fu_80 |  8.488  |    48   |    72   |
|          | grp_lut_mul3_chunk_fu_101 |  8.488  |    48   |    72   |
|   call   | grp_lut_mul3_chunk_fu_122 |  8.488  |    48   |    72   |
|          | grp_lut_mul3_chunk_fu_143 |  8.488  |    48   |    72   |
|          | grp_lut_mul3_chunk_fu_164 |  8.488  |    48   |    72   |
|          | grp_lut_mul3_chunk_fu_185 |  8.488  |    48   |    72   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp1_fu_328        |    0    |    0    |    32   |
|    add   |        tmp3_fu_334        |    0    |    0    |    32   |
|          |        tmp2_fu_340        |    0    |    0    |    32   |
|          |    agg_result_V_fu_346    |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|   read   |    in_V_read_read_fu_74   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     p_Result_s_fu_206     |    0    |    0    |    0    |
|          |     p_Result_1_fu_226     |    0    |    0    |    0    |
|partselect|     p_Result_2_fu_237     |    0    |    0    |    0    |
|          |     p_Result_3_fu_248     |    0    |    0    |    0    |
|          |     p_Result_4_fu_259     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     this_assign_fu_216    |    0    |    0    |    0    |
|   zext   |      r_V_cast_fu_292      |    0    |    0    |    0    |
|          |     r_V_1_cast_fu_304     |    0    |    0    |    0    |
|          |     r_V_2_cast_fu_316     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |         tmp_fu_221        |    0    |    0    |    0    |
|          |        tmp_1_fu_270       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_4_fu_274       |    0    |    0    |    0    |
|          |         r_V_fu_284        |    0    |    0    |    0    |
|bitconcatenate|        r_V_1_fu_296       |    0    |    0    |    0    |
|          |        r_V_2_fu_308       |    0    |    0    |    0    |
|          |        r_V_3_fu_320       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  50.928 |   288   |   560   |
|----------|---------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|mem_0|    0   |    1   |    1   |
|mem_1|    0   |    1   |    1   |
|mem_2|    0   |    1   |    1   |
|mem_3|    0   |    1   |    1   |
|mem_4|    0   |    1   |    1   |
|mem_5|    0   |    1   |    1   |
|mem_6|    0   |    1   |    1   |
|mem_7|    0   |    1   |    1   |
+-----+--------+--------+--------+
|Total|    0   |    8   |    8   |
+-----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| p_Result_1_reg_362|    6   |
| p_Result_2_reg_367|    6   |
| p_Result_3_reg_372|    6   |
| p_Result_4_reg_377|    6   |
|this_assign_reg_352|    6   |
|    tmp_reg_357    |    6   |
+-------------------+--------+
|       Total       |   36   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|  grp_lut_mul3_chunk_fu_80 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_mul3_chunk_fu_101 |  p1  |   2  |   6  |   12   ||    9    |
| grp_lut_mul3_chunk_fu_122 |  p1  |   2  |   6  |   12   ||    9    |
| grp_lut_mul3_chunk_fu_143 |  p1  |   2  |   6  |   12   ||    9    |
| grp_lut_mul3_chunk_fu_164 |  p1  |   2  |   6  |   12   ||    9    |
| grp_lut_mul3_chunk_fu_185 |  p1  |   2  |   6  |   12   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   64   ||  6.366  ||    54   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   50   |   288  |   560  |
|   Memory  |    0   |    -   |    8   |    8   |
|Multiplexer|    -   |    6   |    -   |   54   |
|  Register |    -   |    -   |   36   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   57   |   332  |   622  |
+-----------+--------+--------+--------+--------+
