

================================================================
== Vitis HLS Report for 'export_output_buffer_c1'
================================================================
* Date:           Wed Nov  1 18:49:12 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   195858|   195922|  1.959 ms|  1.959 ms|  195858|  195922|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_export_output_buffer_c1_Pipeline_RELU_fu_592   |export_output_buffer_c1_Pipeline_RELU   |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_export_output_buffer_c1_Pipeline_RELU1_fu_607  |export_output_buffer_c1_Pipeline_RELU1  |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------+---------+---------+---------------+-----------+-----------+------+----------+
        |           |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+---------------+-----------+-----------+------+----------+
        |- EXPORT   |   165080|   165144|  20635 ~ 20643|          -|          -|     8|        no|
        | + BH      |    20632|    20639|           2579|          -|          -|     8|        no|
        |  ++ BH.1  |      765|      765|              3|          -|          -|   255|        no|
        |  ++ BH.2  |      765|      765|              3|          -|          -|   255|        no|
        |- CLEAR    |    30776|    30776|           3847|          -|          -|     8|        no|
        | + BH      |     3845|     3845|            769|          -|          -|     5|        no|
        |  ++ BW    |      255|      255|              1|          -|          -|   255|        no|
        |  ++ BW    |      255|      255|              1|          -|          -|   255|        no|
        |  ++ BW    |      255|      255|              1|          -|          -|   255|        no|
        +-----------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    830|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     776|    952|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1015|    -|
|Register         |        -|    -|     506|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1282|   2797|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_export_output_buffer_c1_Pipeline_RELU_fu_592   |export_output_buffer_c1_Pipeline_RELU   |        0|   0|  388|  436|    0|
    |grp_export_output_buffer_c1_Pipeline_RELU1_fu_607  |export_output_buffer_c1_Pipeline_RELU1  |        0|   0|  388|  436|    0|
    |mul_7ns_19ns_25_1_1_U75                            |mul_7ns_19ns_25_1_1                     |        0|   1|    0|    6|    0|
    |mux_7_3_32_1_1_U76                                 |mux_7_3_32_1_1                          |        0|   0|    0|   37|    0|
    |mux_7_3_32_1_1_U77                                 |mux_7_3_32_1_1                          |        0|   0|    0|   37|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        0|   1|  776|  952|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln125_fu_654_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln126_1_fu_783_p2                |         +|   0|  0|  16|           9|           9|
    |add_ln126_2_fu_822_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln126_3_fu_880_p2                |         +|   0|  0|  16|           9|           9|
    |add_ln126_4_fu_918_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln126_5_fu_1010_p2               |         +|   0|  0|  12|           5|           2|
    |add_ln126_6_fu_630_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln126_fu_701_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln132_fu_755_p2                  |         +|   0|  0|  13|           6|           6|
    |add_ln65_fu_1064_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln66_1_fu_1230_p2                |         +|   0|  0|  12|           5|           2|
    |add_ln66_2_fu_1312_p2                |         +|   0|  0|  12|           4|           2|
    |add_ln66_fu_1154_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln68_1_fu_1220_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln68_2_fu_1302_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln68_fu_1144_p2                  |         +|   0|  0|  15|           8|           1|
    |add_ln70_1_fu_1198_p2                |         +|   0|  0|  19|          12|          12|
    |add_ln70_2_fu_1249_p2                |         +|   0|  0|  13|           6|           6|
    |add_ln70_3_fu_1280_p2                |         +|   0|  0|  19|          12|          12|
    |add_ln70_fu_1122_p2                  |         +|   0|  0|  19|          12|          12|
    |empty_69_fu_672_p2                   |         +|   0|  0|  14|           7|           7|
    |empty_70_fu_681_p2                   |         +|   0|  0|  13|           6|           6|
    |empty_73_fu_855_p2                   |         +|   0|  0|  19|          12|          12|
    |empty_74_fu_874_p2                   |         +|   0|  0|  15|           8|           1|
    |empty_78_fu_985_p2                   |         +|   0|  0|  19|          12|          12|
    |empty_79_fu_1004_p2                  |         +|   0|  0|  15|           8|           1|
    |sub_ln126_1_fu_908_p2                |         -|   0|  0|  27|          20|          20|
    |sub_ln126_fu_812_p2                  |         -|   0|  0|  27|          20|          20|
    |sub_ln132_fu_776_p2                  |         -|   0|  0|  19|          12|          12|
    |sub_ln70_1_fu_1188_p2                |         -|   0|  0|  19|          12|          12|
    |sub_ln70_2_fu_1270_p2                |         -|   0|  0|  19|          12|          12|
    |sub_ln70_fu_1108_p2                  |         -|   0|  0|  19|          12|          12|
    |ap_block_state13                     |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_io                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op140_writereq_state13  |       and|   0|  0|   2|           1|           1|
    |exitcond348_fu_868_p2                |      icmp|   0|  0|  15|           8|           2|
    |exitcond3810_fu_998_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln125_fu_648_p2                 |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln126_1_fu_928_p2               |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln126_fu_726_p2                 |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln65_fu_1058_p2                 |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln66_fu_1074_p2                 |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln68_1_fu_1214_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln68_2_fu_1296_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln68_fu_1138_p2                 |      icmp|   0|  0|  15|           8|           2|
    |or_ln126_fu_923_p2                   |        or|   0|  0|   4|           4|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 830|         525|         430|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                               | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  140|         28|    1|         28|
    |bh_reg_513                                                         |    9|          2|    5|         10|
    |bout_fu_162                                                        |    9|          2|    4|          8|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |   31|          6|   12|         72|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0  |   31|          6|   12|         72|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0  |   31|          6|   12|         72|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address0  |   31|          6|   12|         72|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address0  |   31|          6|   12|         72|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address0  |   26|          5|   12|         60|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address0  |   26|          5|   12|         60|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |   26|          5|   12|         60|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |   14|          3|    1|          3|
    |grp_fu_1597_ce                                                     |   14|          3|    1|          3|
    |grp_fu_1597_p0                                                     |   14|          3|   32|         96|
    |grp_fu_1597_p1                                                     |   14|          3|   32|         96|
    |grp_fu_1601_ce                                                     |   14|          3|    1|          3|
    |grp_fu_1601_opcode                                                 |   14|          3|    5|         15|
    |grp_fu_1601_p0                                                     |   14|          3|   32|         96|
    |grp_fu_1601_p1                                                     |   14|          3|   32|         96|
    |h_1_reg_547                                                        |    9|          2|    4|          8|
    |i2_blk_n_AW                                                        |    9|          2|    1|          2|
    |i2_blk_n_B                                                         |    9|          2|    1|          2|
    |i2_blk_n_W                                                         |    9|          2|    1|          2|
    |loop_index_0_reg_525                                               |    9|          2|    8|         16|
    |loop_index_1_reg_536                                               |    9|          2|    8|         16|
    |m_axi_i2_AWADDR                                                    |   14|          3|   64|        192|
    |m_axi_i2_WDATA                                                     |   14|          3|   32|         96|
    |o_fu_166                                                           |    9|          2|    4|          8|
    |w_1_reg_570                                                        |    9|          2|    8|         16|
    |w_2_reg_581                                                        |    9|          2|    8|         16|
    |w_reg_559                                                          |    9|          2|    8|         16|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                              | 1015|        212|  668|       2213|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln125_reg_1356                                              |   4|   0|    4|          0|
    |add_ln126_4_reg_1454                                            |  64|   0|   64|          0|
    |add_ln126_5_reg_1502                                            |   5|   0|    5|          0|
    |add_ln126_reg_1366                                              |  64|   0|   64|          0|
    |add_ln65_reg_1531                                               |   4|   0|    4|          0|
    |ap_CS_fsm                                                       |  27|   0|   27|          0|
    |bh_reg_513                                                      |   5|   0|    5|          0|
    |bout_fu_162                                                     |   4|   0|    4|          0|
    |empty_71_reg_1384                                               |  32|   0|   32|          0|
    |empty_74_reg_1449                                               |   8|   0|    8|          0|
    |empty_79_reg_1497                                               |   8|   0|    8|          0|
    |grp_export_output_buffer_c1_Pipeline_RELU1_fu_607_ap_start_reg  |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_Pipeline_RELU_fu_592_ap_start_reg   |   1|   0|    1|          0|
    |h_1_reg_547                                                     |   4|   0|    4|          0|
    |i2_addr_reg_1415                                                |  64|   0|   64|          0|
    |icmp_ln126_1_reg_1459                                           |   1|   0|    1|          0|
    |icmp_ln126_reg_1390                                             |   1|   0|    1|          0|
    |loop_index_0_reg_525                                            |   8|   0|    8|          0|
    |loop_index_1_reg_536                                            |   8|   0|    8|          0|
    |o_1_reg_1512                                                    |   4|   0|    4|          0|
    |o_fu_166                                                        |   4|   0|    4|          0|
    |out_cast_reg_1340                                               |   6|   0|    7|          1|
    |sub_ln132_reg_1407                                              |  12|   0|   12|          0|
    |sub_ln70_1_reg_1560                                             |  12|   0|   12|          0|
    |sub_ln70_2_reg_1576                                             |  12|   0|   12|          0|
    |sub_ln70_reg_1544                                               |  12|   0|   12|          0|
    |tmp_2_reg_1507                                                  |  32|   0|   32|          0|
    |tmp_s_reg_1463                                                  |  32|   0|   32|          0|
    |trunc_ln126_1_reg_1399                                          |   3|   0|    3|          0|
    |trunc_ln126_reg_1421                                            |   4|   0|    4|          0|
    |trunc_ln70_reg_1517                                             |   3|   0|    3|          0|
    |w_1_reg_570                                                     |   8|   0|    8|          0|
    |w_2_reg_581                                                     |   8|   0|    8|          0|
    |w_reg_559                                                       |   8|   0|    8|          0|
    |zext_ln125_2_reg_1379                                           |   4|   0|    6|          2|
    |zext_ln125_reg_1335                                             |   8|   0|    9|          1|
    |zext_ln126_1_reg_1345                                           |   8|   0|    9|          1|
    |zext_ln126_2_reg_1394                                           |   5|   0|    9|          4|
    |zext_ln65_reg_1523                                              |   4|   0|    6|          2|
    |zext_ln66_reg_1536                                              |   4|   0|    5|          1|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 506|   0|  518|         12|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_2181_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_2181_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_2181_p_opcode                                               |  out|    2|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_2181_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_2181_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_2189_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_2189_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_2189_p_opcode                                               |  out|    5|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_2189_p_dout0                                                |   in|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|grp_fu_2189_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                   export_output_buffer_c1|  return value|
|m_axi_i2_AWVALID                                                   |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWREADY                                                   |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWADDR                                                    |  out|   64|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWID                                                      |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWLEN                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWSIZE                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWBURST                                                   |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWLOCK                                                    |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWCACHE                                                   |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWPROT                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWQOS                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWREGION                                                  |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWUSER                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WVALID                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WREADY                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WDATA                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WSTRB                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WLAST                                                     |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WID                                                       |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WUSER                                                     |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARVALID                                                   |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARREADY                                                   |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARADDR                                                    |  out|   64|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARID                                                      |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARLEN                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARSIZE                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARBURST                                                   |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARLOCK                                                    |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARCACHE                                                   |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARPROT                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARQOS                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARREGION                                                  |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARUSER                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RVALID                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RREADY                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RDATA                                                     |   in|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RLAST                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RID                                                       |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RFIFONUM                                                  |   in|   13|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RUSER                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RRESP                                                     |   in|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BVALID                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BREADY                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BRESP                                                     |   in|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BID                                                       |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BUSER                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|output_ftmap                                                       |   in|   64|     ap_none|                                              output_ftmap|        scalar|
|conv1_biases_address0                                              |  out|    6|   ap_memory|                                              conv1_biases|         array|
|conv1_biases_ce0                                                   |  out|    1|   ap_memory|                                              conv1_biases|         array|
|conv1_biases_q0                                                    |   in|   32|   ap_memory|                                              conv1_biases|         array|
|out_r                                                              |   in|    6|     ap_none|                                                     out_r|        scalar|
|h                                                                  |   in|    8|     ap_none|                                                         h|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address1  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce1       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q1        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   12|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1    |  out|   12|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

