+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[12].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[5].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[8].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[8].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[1].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[1].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[11].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[2].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[10].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[2].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[10].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[12].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[4].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[4].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[0].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[7].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[0].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[6].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[6].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[15].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[7].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[13].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[13].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[5].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[9].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[9].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[16].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[16].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[18].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[15].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[14].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[14].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[3].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[11].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[18].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                         MULTYCHANNEL/channel[3].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[17].single_channel_inst/FSM_sequential_present_state_reg[2]/D|
|                 Quartz25 |       clk_out1_clk_wiz_0 |                        MULTYCHANNEL/channel[17].single_channel_inst/FSM_sequential_present_state_reg[1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_valid_i_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[57]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                               RunControl/PWR_EN_reg[10]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                                RunControl/PWR_EN_reg[2]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                               RunControl/PWR_EN_reg[11]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                                RunControl/PWR_EN_reg[8]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                                RunControl/PWR_EN_reg[4]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[2]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                                RunControl/PWR_EN_reg[3]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                                RunControl/PWR_EN_reg[0]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                                RunControl/PWR_EN_reg[9]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[59]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                                RunControl/PWR_EN_reg[6]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[58]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                               RunControl/PWR_EN_reg[12]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[33]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[34]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                                RunControl/PWR_EN_reg[7]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                               RunControl/PWR_EN_reg[18]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                                RunControl/PWR_EN_reg[1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[42]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[41]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[50]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                                RunControl/PWR_EN_reg[5]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[10]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[9]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                               RunControl/PWR_EN_reg[13]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[18]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                               RunControl/PWR_EN_reg[17]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[17]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                               RunControl/PWR_EN_reg[16]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                               RunControl/PWR_EN_reg[14]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                               RunControl/PWR_EN_reg[15]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[11]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[9]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[50]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[10]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[49]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[33]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[34]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[2]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[41]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                       Pulser_module/ContaPulser_reg[11]/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                       Pulser_module/ContaPulser_reg[10]/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                       Pulser_module/ContaPulser_reg[12]/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                       Pulser_module/ContaPulser_reg[13]/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                        Pulser_module/ContaPulser_reg[4]/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                        Pulser_module/ContaPulser_reg[7]/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                        Pulser_module/ContaPulser_reg[8]/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                        Pulser_module/ContaPulser_reg[9]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[58]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[57]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[43]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[26]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[42]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[25]/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                        Pulser_module/ContaPulser_reg[6]/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                            Pulser_module/PULSER_OUT_reg/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                        Pulser_module/ContaPulser_reg[5]/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                        Pulser_module/ContaPulser_reg[0]/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                        Pulser_module/ContaPulser_reg[2]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                        Pulser_module/ContaPulser_reg[3]/D|
|       clk_out1_clk_wiz_0 |                 Quartz25 |                                                                        Pulser_module/ContaPulser_reg[1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[23]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[19]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[18]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[21]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[17]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[14]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[20]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[19]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[22]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[17]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[4]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |MULTYCHANNEL/channel[2].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[0]|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[3]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |FIFO_DATA_32bit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[2]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[1]|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[1]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[15]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[16]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |MULTYCHANNEL/channel[2].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[11]|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[18]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
