(define/component main
  ((port valid 1) (port clk 1))
  ((port ready 1))
  ([new-std a0 (std_reg 32)]
   [new-std b0 (std_reg 32)]
   [new-std const0 (std_const 32 10)]
   [new-std const1 (std_const 32 1)]
   [new-std const2 (std_const 32 5)]
   [new-std const3 (std_const 32 20)]
   [new-std const4 (std_const 32 40)]
   [new-std gt0 (std_gt 32)]
   [new-std y0 (std_reg 32)]
   [new-std z0 (std_reg 32)]
   [-> (@ a0 out) (@ gt0 left)]
   [-> (@ const0 out) (@ a0 in)]
   [-> (@ const1 out) (@ b0 in)]
   [-> (@ const2 out) (@ gt0 right)]
   [-> (@ const3 out) (@ y0 in)]
   [-> (@ const4 out) (@ z0 in)]
   [-> (@ this clk) (@ a0 clk)]
   [-> (@ this clk) (@ b0 clk)]
   [-> (@ this clk) (@ y0 clk)]
   [-> (@ this clk) (@ z0 clk)])
  (seq
   (enable a0 const0 b0 const1)
   (if (@ gt0 out) (gt0 a0 const2)
    (enable y0 const3)
    (enable z0 const4))))
