INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.srcs/sources_1/new/signal_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.srcs/sources_1/new/mux_acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_acc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.srcs/sources_1/new/latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_0_1/sim/design_singletoneFFT_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_singletoneFFT_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_xlconstant_4_0/sim/design_singletoneFFT_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_singletoneFFT_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_xlslice_0_0/sim/design_singletoneFFT_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_singletoneFFT_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_xlslice_0_1/sim/design_singletoneFFT_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_singletoneFFT_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_blk_mem_gen_0_0/sim/design_singletoneFFT_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_singletoneFFT_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_signal_delay_1_0/sim/design_singletoneFFT_signal_delay_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_singletoneFFT_signal_delay_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_mux_acc_0_0/sim/design_singletoneFFT_mux_acc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_singletoneFFT_mux_acc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_signal_delay_0_2/sim/design_singletoneFFT_signal_delay_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_singletoneFFT_signal_delay_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_latch_0_0/sim/design_singletoneFFT_latch_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_singletoneFFT_latch_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/sim/design_singletoneFFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_singletoneFFT
INFO: [VRFC 10-311] analyzing module mag_fft_imp_152RPYJ
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.gen/sources_1/bd/design_singletoneFFT/hdl/design_singletoneFFT_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_singletoneFFT_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_xfft_0_1/sim/design_singletoneFFT_xfft_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_singletoneFFT_xfft_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_c_counter_binary_0_0/sim/design_singletoneFFT_c_counter_binary_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_singletoneFFT_c_counter_binary_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_mult_gen_0_0/sim/design_singletoneFFT_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_singletoneFFT_mult_gen_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_mult_gen_0_1/sim/design_singletoneFFT_mult_gen_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_singletoneFFT_mult_gen_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_c_addsub_0_0/sim/design_singletoneFFT_c_addsub_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_singletoneFFT_c_addsub_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/Digital-HWSW-RRI/SingleToneFFT/SingleToneFFT.ip_user_files/bd/design_singletoneFFT/ip/design_singletoneFFT_c_addsub_0_1/sim/design_singletoneFFT_c_addsub_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_singletoneFFT_c_addsub_0_1'
