# do skeleton.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:00 on Apr 18,2017
# vlog -work work skeleton.vo 
# -- Compiling module CP4_processor_sj166
# -- Compiling module hard_block
# 
# Top level modules:
# 	CP4_processor_sj166
# End time: 16:15:02 on Apr 18,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:02 on Apr 18,2017
# vlog -work work processor_timer_test.vwf.vt 
# -- Compiling module CP4_processor_sj166_vlg_vec_tst
# 
# Top level modules:
# 	CP4_processor_sj166_vlg_vec_tst
# End time: 16:15:02 on Apr 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.CP4_processor_sj166_vlg_vec_tst 
# Start time: 16:15:02 on Apr 18,2017
# Loading work.CP4_processor_sj166_vlg_vec_tst
# Loading work.CP4_processor_sj166
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 29405 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#26
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 70001 ps
# Simulation time: 70001 ps
# Simulation time: 70001 ps
# Simulation time: 70001 ps
# Simulation time: 70001 ps
# Simulation time: 70001 ps
# Simulation time: 70001 ps
# Simulation time: 70001 ps
# Simulation time: 880001 ps
# ** Note: $finish    : processor_timer_test.vwf.vt(59)
#    Time: 1 us  Iteration: 0  Instance: /CP4_processor_sj166_vlg_vec_tst
# End time: 16:15:48 on Apr 18,2017, Elapsed time: 0:00:46
# Errors: 0, Warnings: 1
