From ac6bf6f0454049fba2a32069997126a14e3cad65 Mon Sep 17 00:00:00 2001
From: Longjian Lin <llj@rock-chips.com>
Date: Tue, 15 Dec 2020 16:20:11 +0800
Subject: [PATCH] arm64: dts: rockchip: rk3399-ind: add BT pinctrl

Signed-off-by: Longjian Lin <llj@rock-chips.com>
Change-Id: I542639f549f7932ce980f21e13f3cad022dd4272
---
 .../arm64/boot/dts/rockchip/rk3399-evb-ind.dtsi | 17 ++++++++++++++++-
 1 file changed, 16 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3399-evb-ind.dtsi b/arch/arm64/boot/dts/rockchip/rk3399-evb-ind.dtsi
index 9790cf717c3b..4f6dd82e0461 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399-evb-ind.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3399-evb-ind.dtsi
@@ -187,7 +187,7 @@
 		//wifi-bt-power-toggle;
 		uart_rts_gpios = <&gpio2 19 GPIO_ACTIVE_LOW>; /* GPIO2_C3 */
 		pinctrl-names = "default", "rts_gpio";
-		pinctrl-0 = <&uart0_rts>;
+		pinctrl-0 = <&uart0_rts>, <&bt_reset_gpio>, <&bt_wake_gpio>, <&bt_irq_gpio>;
 		pinctrl-1 = <&uart0_gpios>;
 		//BT,power_gpio  = <&gpio3 19 GPIO_ACTIVE_HIGH>; /* GPIOx_xx */
 		BT,reset_gpio    = <&gpio0 9 GPIO_ACTIVE_HIGH>; /* GPIO0_B1 */
@@ -1373,6 +1373,21 @@
 			rockchip,pins =
 				<2 19 RK_FUNC_GPIO &pcfg_pull_none>;
 		};
+
+		bt_reset_gpio: bt-reset-gpio {
+			rockchip,pins =
+				<0 9 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+
+		bt_wake_gpio: bt-wake-gpio {
+			rockchip,pins =
+				<0 4 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+
+		bt_irq_gpio: bt-irq-gpio {
+			rockchip,pins =
+				<2 27 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
 	};
 
 	rk-modem {
-- 
2.35.3

