Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: spi_slave_select.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "spi_slave_select.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "spi_slave_select"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : spi_slave_select
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home1/B119/RRakesh/SPI_project_RN/SPI/rtl/spi_slave_select.v" into library work
Parsing module <spi_slave_select>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <spi_slave_select>.
WARNING:HDLCompiler:413 - "/home1/B119/RRakesh/SPI_project_RN/SPI/rtl/spi_slave_select.v" Line 37: Result of 17-bit expression is truncated to fit in 16-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <spi_slave_select>.
    Related source file is "/home1/B119/RRakesh/SPI_project_RN/SPI/rtl/spi_slave_select.v".
WARNING:Xst:647 - Input <BaudRateDivisor_i<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ss_o>.
    Found 1-bit register for signal <rcv_s>.
    Found 1-bit register for signal <receive_data_o>.
    Found 16-bit register for signal <count_s>.
    Found 17-bit subtractor for signal <GND_1_o_GND_1_o_sub_4_OUT> created at line 35.
    Found 16-bit adder for signal <count_s[15]_GND_1_o_add_5_OUT> created at line 37.
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_5_o> created at line 35
    Found 32-bit comparator not equal for signal <GND_1_o_GND_1_o_equal_8_o> created at line 38
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <spi_slave_select> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 17-bit subtractor                                     : 1
# Registers                                            : 4
 1-bit register                                        : 3
 16-bit register                                       : 1
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment /home/cad/eda/Xilinx_14.6/Xilinx/14.6/ISE_DS/ISE/.
Loading device for application Rf_Device from file '7a100t.nph' in environment /home/cad/eda/Xilinx_14.6/Xilinx/14.6/ISE_DS/ISE/.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 17-bit subtractor                                     : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <spi_slave_select> ...
WARNING:Xst:1710 - FF/Latch <rcv_s> (without init value) has a constant value of 0 in block <spi_slave_select>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <receive_data_o> (without init value) has a constant value of 0 in block <spi_slave_select>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block spi_slave_select, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : spi_slave_select.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 104
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 15
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT4                        : 32
#      LUT5                        : 2
#      LUT6                        : 5
#      MUXCY                       : 23
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 17
#      FDP                         : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 17
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:              17  out of  126800     0%  
 Number of Slice LUTs:                   63  out of  63400     0%  
    Number used as Logic:                63  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     63
   Number with an unused Flip Flop:      46  out of     63    73%  
   Number with an unused LUT:             0  out of     63     0%  
   Number of fully used LUT-FF pairs:    17  out of     63    26%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  21  out of    210    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
PCLK                               | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.323ns (Maximum Frequency: 430.404MHz)
   Minimum input arrival time before clock: 3.190ns
   Maximum output required time after clock: 1.157ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PCLK'
  Clock period: 2.323ns (frequency: 430.404MHz)
  Total number of paths / destination ports: 612 / 17
-------------------------------------------------------------------------
Delay:               2.323ns (Levels of Logic = 18)
  Source:            count_s_0 (FF)
  Destination:       count_s_15 (FF)
  Source Clock:      PCLK rising
  Destination Clock: PCLK rising

  Data Path: count_s_0 to count_s_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.361   0.344  count_s_0 (count_s_0)
     INV:I->O              1   0.113   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_lut<0>_INV_0 (Madd_count_s[15]_GND_1_o_add_5_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<0> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<1> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<2> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<3> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<4> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<5> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<6> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<7> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<8> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<9> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<10> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<11> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<12> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<13> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Madd_count_s[15]_GND_1_o_add_5_OUT_cy<14> (Madd_count_s[15]_GND_1_o_add_5_OUT_cy<14>)
     XORCY:CI->O           1   0.370   0.355  Madd_count_s[15]_GND_1_o_add_5_OUT_xor<15> (count_s[15]_GND_1_o_add_5_OUT<15>)
     LUT4:I3->O            1   0.097   0.000  Mmux_PWR_1_o_PWR_1_o_mux_10_OUT71 (PWR_1_o_PWR_1_o_mux_10_OUT<15>)
     FDP:D                     0.008          count_s_15
    ----------------------------------------
    Total                      2.323ns (1.624ns logic, 0.699ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PCLK'
  Total number of paths / destination ports: 2721 / 34
-------------------------------------------------------------------------
Offset:              3.190ns (Levels of Logic = 9)
  Source:            BaudRateDivisor_i<2> (PAD)
  Destination:       count_s_6 (FF)
  Destination Clock: PCLK rising

  Data Path: BaudRateDivisor_i<2> to count_s_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.781  BaudRateDivisor_i_2_IBUF (BaudRateDivisor_i_2_IBUF)
     LUT6:I0->O            6   0.097   0.383  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<8>11 (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<8>)
     LUT2:I1->O            2   0.097   0.621  Msub_GND_1_o_GND_1_o_sub_4_OUT_xor<9>11 (GND_1_o_GND_1_o_sub_4_OUT<10>)
     LUT4:I0->O            1   0.097   0.000  Mcompar_GND_1_o_GND_1_o_LessThan_5_o_lut<4> (Mcompar_GND_1_o_GND_1_o_LessThan_5_o_lut<4>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_GND_1_o_GND_1_o_LessThan_5_o_cy<4> (Mcompar_GND_1_o_GND_1_o_LessThan_5_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_GND_1_o_GND_1_o_LessThan_5_o_cy<5> (Mcompar_GND_1_o_GND_1_o_LessThan_5_o_cy<5>)
     MUXCY:CI->O          17   0.023   0.000  Mcompar_GND_1_o_GND_1_o_LessThan_5_o_cy<6> (Mcompar_GND_1_o_GND_1_o_LessThan_5_o_cy<6>)
     MUXCY:CI->O           1   0.253   0.355  Mmux_PWR_1_o_PWR_1_o_mux_10_OUT131_cy (Mcompar_GND_1_o_GND_1_o_LessThan_5_o_cy<6>_l1)
     LUT4:I3->O            1   0.097   0.000  Mmux_PWR_1_o_PWR_1_o_mux_10_OUT131_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy (PWR_1_o_PWR_1_o_mux_10_OUT<6>)
     FDP:D                     0.008          count_s_6
    ----------------------------------------
    Total                      3.190ns (1.049ns logic, 2.141ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PCLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.157ns (Levels of Logic = 2)
  Source:            ss_o (FF)
  Destination:       tip_o (PAD)
  Source Clock:      PCLK rising

  Data Path: ss_o to tip_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.361   0.344  ss_o (ss_o_OBUF)
     INV:I->O              1   0.113   0.339  tip_o1_INV_0 (tip_o_OBUF)
     OBUF:I->O                 0.000          tip_o_OBUF (tip_o)
    ----------------------------------------
    Total                      1.157ns (0.474ns logic, 0.683ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCLK           |    2.323|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.43 secs
 
--> 


Total memory usage is 851004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

