#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Thu Feb 05 18:04:13 2015
# Process ID: 676
# Log file: C:/Users/Nano/Desktop/PipeLine/planAhead_run_3/planAhead.log
# Journal file: C:/Users/Nano/Desktop/PipeLine/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Nano/Desktop/PipeLine/pa.fromNetlist.tcl
# create_project -name PipeLine -dir "C:/Users/Nano/Desktop/PipeLine/planAhead_run_3" -part xc6slx16csg324-3
create_project: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 390.578 ; gain = 26.938
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Nano/Desktop/PipeLine/pipeline.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Nano/Desktop/PipeLine} {ipcore_dir} }
# add_files [list {ipcore_dir/DataMemory.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "pipeline.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Nano/Desktop/PipeLine/pipeline.ucf' to fileset 'constrs_1'
# add_files [list {pipeline.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design pipeline.ngc ...
WARNING:NetListWriters:298 - No output is written to pipeline.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus outFunction<5 : 0> on block StageID is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus outInstruction<31 : 0> on block StageIF
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file pipeline.edif ...
ngc2edif: Total memory usage is 62980 kilobytes

Parsing EDIF File [./planAhead_run_3/PipeLine.data/cache/pipeline_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/PipeLine.data/cache/pipeline_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design DataMemory.ngc ...
WARNING:NetListWriters:298 - No output is written to DataMemory.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DataMemory.edif ...
ngc2edif: Total memory usage is 60932 kilobytes

Reading core file 'C:/Users/Nano/Desktop/PipeLine/ipcore_dir/DataMemory.ngc' for (cell view 'DataMemory', library 'pipeline_lib', file 'pipeline.ngc')
Parsing EDIF File [./planAhead_run_3/PipeLine.data/cache/DataMemory_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/PipeLine.data/cache/DataMemory_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Nano/Desktop/PipeLine/ipcore_dir/DataMemory.ncf]
Finished Parsing UCF File [C:/Users/Nano/Desktop/PipeLine/ipcore_dir/DataMemory.ncf]
Parsing UCF File [C:/Users/Nano/Desktop/PipeLine/pipeline.ucf]
Finished Parsing UCF File [C:/Users/Nano/Desktop/PipeLine/pipeline.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 7a989806
link_design: Time (s): elapsed = 00:00:53 . Memory (MB): peak = 510.734 ; gain = 117.531
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/Nano/Desktop/PipeLine\planAhead_pid676.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Feb 05 18:06:25 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
