# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Opdracht6/Opdracht6.srcs/sources_1/new/Teller.vhd" \
"../../../../../Opdracht6/Opdracht6.srcs/sim_1/new/TB.vhd" \

# Do not sort compile order
nosort
