<stg><name>top</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 false), !map !47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4 %a_V), !map !53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2 %b_V), !map !57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %b_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %b_V)

]]></Node>
<StgValue><ssdm name="b_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %a_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %a_V)

]]></Node>
<StgValue><ssdm name="a_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:6  %p_Result_s = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %b_V_read, i4 %a_V_read)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="6">
<![CDATA[
:7  %zext_cast = zext i6 %p_Result_s to i14

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:8  %mul = mul i14 %zext_cast, 86

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
:9  %tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %mul, i32 8)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1">
<![CDATA[
:10  ret i1 %tmp

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="13" name="a_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_V"/></StgValue>
</port>
<port id="14" name="b_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="16" from="_ssdm_op_SpecBitsMap" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="18" from="StgValue_17" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="19" from="_ssdm_op_SpecBitsMap" to="StgValue_3" fromId="15" toId="3">
</dataflow>
<dataflow id="20" from="a_V" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="21" from="_ssdm_op_SpecBitsMap" to="StgValue_4" fromId="15" toId="4">
</dataflow>
<dataflow id="22" from="b_V" to="StgValue_4" fromId="14" toId="4">
</dataflow>
<dataflow id="24" from="_ssdm_op_SpecTopModule" to="StgValue_5" fromId="23" toId="5">
</dataflow>
<dataflow id="26" from="top_str" to="StgValue_5" fromId="25" toId="5">
</dataflow>
<dataflow id="28" from="_ssdm_op_Read.ap_auto.i2" to="b_V_read" fromId="27" toId="6">
</dataflow>
<dataflow id="29" from="b_V" to="b_V_read" fromId="14" toId="6">
</dataflow>
<dataflow id="31" from="_ssdm_op_Read.ap_auto.i4" to="a_V_read" fromId="30" toId="7">
</dataflow>
<dataflow id="32" from="a_V" to="a_V_read" fromId="13" toId="7">
</dataflow>
<dataflow id="34" from="_ssdm_op_BitConcatenate.i6.i2.i4" to="p_Result_s" fromId="33" toId="8">
</dataflow>
<dataflow id="35" from="b_V_read" to="p_Result_s" fromId="6" toId="8">
</dataflow>
<dataflow id="36" from="a_V_read" to="p_Result_s" fromId="7" toId="8">
</dataflow>
<dataflow id="37" from="p_Result_s" to="zext_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="38" from="zext_cast" to="mul" fromId="9" toId="10">
</dataflow>
<dataflow id="40" from="StgValue_39" to="mul" fromId="39" toId="10">
</dataflow>
<dataflow id="42" from="_ssdm_op_BitSelect.i1.i14.i32" to="tmp" fromId="41" toId="11">
</dataflow>
<dataflow id="43" from="mul" to="tmp" fromId="10" toId="11">
</dataflow>
<dataflow id="45" from="StgValue_44" to="tmp" fromId="44" toId="11">
</dataflow>
<dataflow id="46" from="tmp" to="StgValue_12" fromId="11" toId="12">
</dataflow>
</dataflows>


</stg>
