Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=U:\371_Lab_3\lightsNswitches --output-directory=U:\371_Lab_3\lightsNswitches\nios_system --report-file=bsf:U:\371_Lab_3\lightsNswitches\nios_system\nios_system.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=U:\371_Lab_3\lightsNswitches\nios_system.qsys --remove-qsys-generate-warning
Progress: Loading lightsNswitches/nios_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 14.1]
Progress: Parameterizing module LEDs
Progress: Adding Switches [altera_avalon_pio 14.1]
Progress: Parameterizing module Switches
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=U:\371_Lab_3\lightsNswitches --output-directory=U:\371_Lab_3\lightsNswitches\nios_system\synthesis --file-set=QUARTUS_SYNTH --report-file=html:U:\371_Lab_3\lightsNswitches\nios_system\nios_system.html --report-file=sopcinfo:U:\371_Lab_3\lightsNswitches\nios_system.sopcinfo --report-file=cmp:U:\371_Lab_3\lightsNswitches\nios_system\nios_system.cmp --report-file=qip:U:\371_Lab_3\lightsNswitches\nios_system\synthesis\nios_system.qip --report-file=svd:U:\371_Lab_3\lightsNswitches\nios_system\synthesis\nios_system.svd --report-file=regmap:U:\371_Lab_3\lightsNswitches\nios_system\synthesis\nios_system.regmap --report-file=xml:U:\371_Lab_3\lightsNswitches\nios_system\nios_system.xml --report-file=debuginfo:U:\371_Lab_3\lightsNswitches\nios_system\synthesis\nios_system.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=U:\371_Lab_3\lightsNswitches\nios_system.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading lightsNswitches/nios_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 14.1]
Progress: Parameterizing module LEDs
Progress: Adding Switches [altera_avalon_pio 14.1]
Progress: Parameterizing module Switches
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: LEDs: Starting RTL generation for module 'nios_system_LEDs'
Info: LEDs:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/lopezn17/AppData/Local/Temp/alt6839_7721745321038142343.dir/0023_LEDs_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/lopezn17/AppData/Local/Temp/alt6839_7721745321038142343.dir/0023_LEDs_gen//nios_system_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'nios_system_LEDs'
Info: LEDs: "nios_system" instantiated altera_avalon_pio "LEDs"
Info: Switches: Starting RTL generation for module 'nios_system_Switches'
Info: Switches:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_Switches --dir=C:/Users/lopezn17/AppData/Local/Temp/alt6839_7721745321038142343.dir/0024_Switches_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/lopezn17/AppData/Local/Temp/alt6839_7721745321038142343.dir/0024_Switches_gen//nios_system_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Switches: Done RTL generation for module 'nios_system_Switches'
Info: Switches: "nios_system" instantiated altera_avalon_pio "Switches"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/lopezn17/AppData/Local/Temp/alt6839_7721745321038142343.dir/0025_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/lopezn17/AppData/Local/Temp/alt6839_7721745321038142343.dir/0025_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/eperlcmd.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_qsys_0 --dir=C:/Users/lopezn17/AppData/Local/Temp/alt6839_7721745321038142343.dir/0026_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/14.1/quartus/bin64 --verilog --config=C:/Users/lopezn17/AppData/Local/Temp/alt6839_7721745321038142343.dir/0026_nios2_qsys_0_gen//nios_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2016.02.08 14:08:01 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2016.02.08 14:08:01 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2016.02.08 14:08:02 (*)   Couldn't query license setup in Quartus directory C:/altera/14.1/quartus/bin64
Info: nios2_qsys_0: # 2016.02.08 14:08:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2016.02.08 14:08:02 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2016.02.08 14:08:02 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2016.02.08 14:08:02 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2016.02.08 14:08:02 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2016.02.08 14:08:03 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2016.02.08 14:08:03 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2016.02.08 14:08:05 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0: "nios_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/lopezn17/AppData/Local/Temp/alt6839_7721745321038142343.dir/0027_onchip_memory2_0_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/lopezn17/AppData/Local/Temp/alt6839_7721745321038142343.dir/0027_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file U:/371_Lab_3/lightsNswitches/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file U:/371_Lab_3/lightsNswitches/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file U:/371_Lab_3/lightsNswitches/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios_system: Done "nios_system" with 25 modules, 39 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
