#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x128f059d0 .scope module, "pipe_tb" "pipe_tb" 2 1;
 .timescale 0 0;
P_0x128f063c0 .param/l "N" 0 2 2, +C4<00000000000000000000000000001010>;
v0x128f1b230_0 .var "A", 9 0;
v0x128f1b2c0_0 .var "B", 9 0;
v0x128f1b350_0 .var "C", 9 0;
v0x128f1b420_0 .var "D", 9 0;
v0x128f1b4d0_0 .net "F", 9 0, L_0x128f1b650;  1 drivers
v0x128f1b5a0_0 .var "clk", 0 0;
S_0x128f0a830 .scope module, "UUT" "pipe" 2 6, 3 1 0, S_0x128f059d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "F";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
    .port_info 3 /INPUT 10 "C";
    .port_info 4 /INPUT 10 "D";
    .port_info 5 /INPUT 1 "clk";
P_0x128f0a780 .param/l "N" 0 3 2, +C4<00000000000000000000000000001010>;
L_0x128f1b650 .functor BUFZ 10, v0x128f1b050_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x128f0aaf0_0 .net "A", 9 0, v0x128f1b230_0;  1 drivers
v0x128f1a9f0_0 .net "B", 9 0, v0x128f1b2c0_0;  1 drivers
v0x128f1aa90_0 .net "C", 9 0, v0x128f1b350_0;  1 drivers
v0x128f1ab20_0 .net "D", 9 0, v0x128f1b420_0;  1 drivers
v0x128f1abb0_0 .net "F", 9 0, L_0x128f1b650;  alias, 1 drivers
v0x128f1ac80_0 .var "L12_D", 9 0;
v0x128f1ad30_0 .var "L12_x1", 9 0;
v0x128f1ade0_0 .var "L12_x2", 9 0;
v0x128f1ae90_0 .var "L23_D", 9 0;
v0x128f1afa0_0 .var "L23_x3", 9 0;
v0x128f1b050_0 .var "L34_F", 9 0;
v0x128f1b100_0 .net "clk", 0 0, v0x128f1b5a0_0;  1 drivers
E_0x128f0aab0 .event posedge, v0x128f1b100_0;
    .scope S_0x128f0a830;
T_0 ;
    %wait E_0x128f0aab0;
    %load/vec4 v0x128f0aaf0_0;
    %load/vec4 v0x128f1a9f0_0;
    %add;
    %assign/vec4 v0x128f1ad30_0, 4;
    %load/vec4 v0x128f1aa90_0;
    %load/vec4 v0x128f1ab20_0;
    %sub;
    %assign/vec4 v0x128f1ade0_0, 4;
    %load/vec4 v0x128f1ab20_0;
    %assign/vec4 v0x128f1ac80_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x128f0a830;
T_1 ;
    %wait E_0x128f0aab0;
    %load/vec4 v0x128f1ad30_0;
    %load/vec4 v0x128f1ade0_0;
    %add;
    %assign/vec4 v0x128f1afa0_0, 4;
    %load/vec4 v0x128f1ac80_0;
    %assign/vec4 v0x128f1ae90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x128f0a830;
T_2 ;
    %wait E_0x128f0aab0;
    %load/vec4 v0x128f1afa0_0;
    %load/vec4 v0x128f1ae90_0;
    %mul;
    %assign/vec4 v0x128f1b050_0, 6;
    %jmp T_2;
    .thread T_2;
    .scope S_0x128f059d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128f1b5a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x128f059d0;
T_4 ;
    %delay 10, 0;
    %load/vec4 v0x128f1b5a0_0;
    %inv;
    %store/vec4 v0x128f1b5a0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x128f059d0;
T_5 ;
    %delay 5, 0;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x128f1b230_0, 0, 10;
    %pushi/vec4 12, 0, 10;
    %store/vec4 v0x128f1b2c0_0, 0, 10;
    %pushi/vec4 6, 0, 10;
    %store/vec4 v0x128f1b350_0, 0, 10;
    %pushi/vec4 3, 0, 10;
    %store/vec4 v0x128f1b420_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x128f1b230_0, 0, 10;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x128f1b2c0_0, 0, 10;
    %pushi/vec4 5, 0, 10;
    %store/vec4 v0x128f1b350_0, 0, 10;
    %pushi/vec4 3, 0, 10;
    %store/vec4 v0x128f1b420_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 20, 0, 10;
    %store/vec4 v0x128f1b230_0, 0, 10;
    %pushi/vec4 11, 0, 10;
    %store/vec4 v0x128f1b2c0_0, 0, 10;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x128f1b350_0, 0, 10;
    %pushi/vec4 4, 0, 10;
    %store/vec4 v0x128f1b420_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 15, 0, 10;
    %store/vec4 v0x128f1b230_0, 0, 10;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x128f1b2c0_0, 0, 10;
    %pushi/vec4 8, 0, 10;
    %store/vec4 v0x128f1b350_0, 0, 10;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v0x128f1b420_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 8, 0, 10;
    %store/vec4 v0x128f1b230_0, 0, 10;
    %pushi/vec4 15, 0, 10;
    %store/vec4 v0x128f1b2c0_0, 0, 10;
    %pushi/vec4 5, 0, 10;
    %store/vec4 v0x128f1b350_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x128f1b420_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x128f1b230_0, 0, 10;
    %pushi/vec4 20, 0, 10;
    %store/vec4 v0x128f1b2c0_0, 0, 10;
    %pushi/vec4 5, 0, 10;
    %store/vec4 v0x128f1b350_0, 0, 10;
    %pushi/vec4 3, 0, 10;
    %store/vec4 v0x128f1b420_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x128f1b230_0, 0, 10;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x128f1b2c0_0, 0, 10;
    %pushi/vec4 30, 0, 10;
    %store/vec4 v0x128f1b350_0, 0, 10;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x128f1b420_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 30, 0, 10;
    %store/vec4 v0x128f1b230_0, 0, 10;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x128f1b2c0_0, 0, 10;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v0x128f1b350_0, 0, 10;
    %pushi/vec4 4, 0, 10;
    %store/vec4 v0x128f1b420_0, 0, 10;
    %end;
    .thread T_5;
    .scope S_0x128f059d0;
T_6 ;
    %vpi_call 2 22 "$dumpfile", "pipe.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x128f059d0 {0 0 0};
    %vpi_call 2 24 "$monitor", "Time: %d, F = %d", $time, v0x128f1b4d0_0 {0 0 0};
    %delay 300, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "pipe_tb.v";
    "pipe.v";
