<tr><td valign="top"><a href="vloghammer_bugs/issue_000_verific.html">issue_000_verific</a></td><td valign="top">Verific 463_32_140722</td><td valign="top">Verific sign handling bug in {N{...}} Verilog operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_002_verilator.html">issue_002_verilator</a></td><td valign="top">Verilator GIT 14fcfd8</td><td valign="top">Verilator bug in handling $signed in an unsigned expression</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_003_verilator.html">issue_003_verilator</a></td><td valign="top">Verilator GIT b631b59</td><td valign="top">Verilator bug with shift, expression width and signedness</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_004_vivado.html">issue_004_vivado</a></td><td valign="top">Vivado 2015.1</td><td valign="top">Strange output-const-zero bug with Vivado + >>> + signedness</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_005_verilator.html">issue_005_verilator</a></td><td valign="top">Verilator GIT 5c39420</td><td valign="top">Verilator bug in extending $signed</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_008_verilator.html">issue_008_verilator</a></td><td valign="top">Verilator GIT fb4928b</td><td valign="top">Strange Verilator behavior with power, signdness and more</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_010_vivado.html">issue_010_vivado</a></td><td valign="top">Vivado 2015.1</td><td valign="top">Vivado creates netlist with inputs shorted together</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_011_icarus.html">issue_011_icarus</a></td><td valign="top">Icarus GIT d1c9dd5</td><td valign="top">Icarus Verilog vvp asserts on reduce of one-bit .arith/sub</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_012_icarus.html">issue_012_icarus</a></td><td valign="top">Icarus GIT 68f8de2</td><td valign="top">Icarus Verilog undef propagation bug in power operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_013_icarus.html">issue_013_icarus</a></td><td valign="top">Icarus GIT ac3aee0</td><td valign="top">Icarus Verilog signedness handling in binary bitwise operations of constants</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_014_vivado.html">issue_014_vivado</a></td><td valign="top">Vivado 2014.2</td><td valign="top">Vivado GDpGen::implementDivMod(DFNode*, bool): Assertion `TBD' failed.</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_015_vivado.html">issue_015_vivado</a></td><td valign="top">Vivado 2014.2</td><td valign="top">Vivado bug in undef handling for relational operators</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_016_verilator.html">issue_016_verilator</a></td><td valign="top">Verilator GIT ff19dd9</td><td valign="top">Bug in Verilator signed/unsigned handling in power operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_017_xsim.html">issue_017_xsim</a></td><td valign="top">XSim 2015.1</td><td valign="top">Bug in XSIM when combining reduce op and $signed/$unsigned</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_019_xsim.html">issue_019_xsim</a></td><td valign="top">XSim 2015.1</td><td valign="top">XSim implements 0 ** -1 incorrectly</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_020_xsim.html">issue_020_xsim</a></td><td valign="top">XSim 2014.1</td><td valign="top">XSim fails to recognize signed expression with shift in localparam</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_021_icarus.html">issue_021_icarus</a></td><td valign="top">Icarus GIT 66bdbb7</td><td valign="top">Icarus Verilog efficiency of verinum and vpp_net pow() functions</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_021_verific.html">issue_021_verific</a></td><td valign="top">Verific 463_32_140722</td><td valign="top">Verific hangs on power operations with large exponents</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_021_xsim.html">issue_021_xsim</a></td><td valign="top">XSim 2017.2</td><td valign="top">XSim hangs on power operations with large exponents</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_022_icarus.html">issue_022_icarus</a></td><td valign="top">Icarus GIT ecce1d2</td><td valign="top">Icarus Verilog: internal error: lval-rval width mismatch</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_023_icarus.html">issue_023_icarus</a></td><td valign="top">Icarus GIT 5dcd2e8</td><td valign="top">Icarus Verilog creates huge in-memory arrays for shifts with large rhs</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_024_icarus.html">issue_024_icarus</a></td><td valign="top">Icarus GIT 5a06602</td><td valign="top">Icarus Verilog bug in processing "1'b1 >= |1'bx"</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_025_icarus.html">issue_025_icarus</a></td><td valign="top">Icarus GIT a3450bf</td><td valign="top">Icarus does undef propagation of const adds incorrectly</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_026_vivado.html">issue_026_vivado</a></td><td valign="top">Vivado 2018.3</td><td valign="top">Incorrect bit-extension of undef const in ?: operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_028_icarus.html">issue_028_icarus</a></td><td valign="top">Icarus GIT ed2e339</td><td valign="top">Icarus does undef propagation of const multiplies incorrectly</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_029_icarus.html">issue_029_icarus</a></td><td valign="top">Icarus GIT 020e280</td><td valign="top">Icarus only using the lowest 32 bits of right shift operand</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_029_verific.html">issue_029_verific</a></td><td valign="top">Verific 463_32_140722</td><td valign="top">Verific only using the lowest 32 bits of right shift operand</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_029_xsim.html">issue_029_xsim</a></td><td valign="top">XSim 2017.2</td><td valign="top">Handling of large RHS in shift operator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_032_icarus.html">issue_032_icarus</a></td><td valign="top">Icarus GIT bc9382e</td><td valign="top">Icarus confused about signed/unsigned in strange ?: example</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_033_verific.html">issue_033_verific</a></td><td valign="top">Verific 482_32_150519</td><td valign="top">Verific incorrectly const folds a == 1'bx</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_034_verilator.html">issue_034_verilator</a></td><td valign="top">Verilator GIT d04eb97</td><td valign="top">Verilator thinks ~|a and ~(|a) are the same thing</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_035_verilator.html">issue_035_verilator</a></td><td valign="top">Verilator GIT adb39ce</td><td valign="top">Verilator bug in signed/unsigned expression eval</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_037_verilator.html">issue_037_verilator</a></td><td valign="top">Verilator GIT a985a1f</td><td valign="top">Verilator bug with signedness and arithmetic shift</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_038_verilator.html">issue_038_verilator</a></td><td valign="top">Verilator GIT 4a58e85</td><td valign="top">Verilator bug in signdness of {..}</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_039_verilator.html">issue_039_verilator</a></td><td valign="top">Verilator GIT 621c515</td><td valign="top">Verilator Internal Error for shift by undef value</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_041_verilator.html">issue_041_verilator</a></td><td valign="top">Verilator GIT 6ce2a52</td><td valign="top">Yet another Verilator shift bug</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_042_verilator.html">issue_042_verilator</a></td><td valign="top">Verilator GIT 5f5a3db</td><td valign="top">Bug in evaluating (defined) expression with undef bits</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_043_verilator.html">issue_043_verilator</a></td><td valign="top">Verilator GIT d7e4bc1</td><td valign="top">Segfault in code generated by Verilator</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_045_verilator.html">issue_045_verilator</a></td><td valign="top">Verilator GIT 06744b6</td><td valign="top">Verilator internal fault related to huge shifts</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_046_verilator.html">issue_046_verilator</a></td><td valign="top">Verilator GIT 06744b6</td><td valign="top">Verilator bug in sign extending special boolean expression</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_048_icarus.html">issue_048_icarus</a></td><td valign="top">Icarus GIT b7b77b2</td><td valign="top">Another strange icarus expression eval bug (large shifts)</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_049_verilator.html">issue_049_verilator</a></td><td valign="top">Verilator GIT f705f9b</td><td valign="top">Another Verilator Internal Error for shift by undef value</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_050_verilator.html">issue_050_verilator</a></td><td valign="top">Verilator GIT f705f9b</td><td valign="top">Verilator returns incorrect expression result</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_051_verilator.html">issue_051_verilator</a></td><td valign="top">Verilator GIT e8edbad</td><td valign="top">Another Verilotor bug with large shifts</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_052_verilator.html">issue_052_verilator</a></td><td valign="top">Verilator GIT e8edbad</td><td valign="top">Strange Verilator "Unsupported" Error</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_053_verilator.html">issue_053_verilator</a></td><td valign="top">Verilator GIT e8edbad</td><td valign="top">Incorrect results with XNOR/shift expression</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_054_verific.html">issue_054_verific</a></td><td valign="top">Verific 482_32_150519</td><td valign="top">Verific sign handling in {N{...}} and {...} again</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_055_verific.html">issue_055_verific</a></td><td valign="top">Verific 482_32_150519</td><td valign="top">Verific uses incorrect width for self-determined division</td></tr>
<tr><td valign="top"><a href="vloghammer_bugs/issue_056_verific.html">issue_056_verific</a></td><td valign="top">Verific 482_32_150519</td><td valign="top">Strange Verific bug with replicate and xor-reduce</td></tr>
