<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='openverifla.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: openverifla
    <br/>
    Created: Jul 31, 2007
    <br/>
    Updated: Mar  3, 2008
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Library
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: GPL
   </p>
   <div id="d_openVeriFLA - FPGA logic analyzer">
    <h2>
     
     
     openVeriFLA - FPGA logic analyzer
    </h2>
    <p id="p_openVeriFLA - FPGA logic analyzer">
     openVeriFLA is an FPGA integrated logic analyzer.
     <br/>
     It can be used for in-circuit debugging and verification
     <br/>
     of the FPGA based applications.
     <br/>
     The FPGA part is written in verilog. The PC part
     <br/>
     is written in java and is platform independent.
     <br/>
     Being simple and well documented, the openVeriFLA library
     <br/>
     is well suited for didactical purposes and academic use.
     <br/>
     For more information, please unzip the project archive
     <br/>
     and read the reference manual.
     <br/>
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - on-the-fly capture, graphical display, testing automation
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - ready to use
    </p>
   </div>
   <div id="d_IMAGE: verifla_keyboard_protocol_verification_50procent.jpg">
    <h2>
     
     
     IMAGE: verifla_keyboard_protocol_verification_50procent.jpg
    </h2>
    <p id="p_IMAGE: verifla_keyboard_protocol_verification_50procent.jpg">
     FILE: verifla_keyboard_protocol_verification_50procent.jpg
     <br/>
     DESCRIPTION: The FPGA capture of a keyboard controller signals
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
