{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567662080892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567662080912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 05 00:41:20 2019 " "Processing started: Thu Sep 05 00:41:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567662080912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567662080912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica3 -c practica3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica3 -c practica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567662080912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567662084409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567662084409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/memoria.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567662212959 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567662212959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567662212959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica3 " "Found entity 1: practica3" {  } { { "practica3.bdf" "" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/practica3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567662212975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567662212975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-Behavioral " "Found design unit 1: registro-Behavioral" {  } { { "registro.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/registro.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567662213065 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/registro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567662213065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567662213065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsalidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regsalidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regSalidas-Behavioral " "Found design unit 1: regSalidas-Behavioral" {  } { { "regSalidas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/regSalidas.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567662213115 ""} { "Info" "ISGN_ENTITY_NAME" "1 regSalidas " "Found entity 1: regSalidas" {  } { { "regSalidas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/regSalidas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567662213115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567662213115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567662213156 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567662213156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567662213156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloqueentrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloqueentrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloqueEntrada-Behavioral " "Found design unit 1: bloqueEntrada-Behavioral" {  } { { "bloqueEntrada.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/bloqueEntrada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567662213186 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloqueEntrada " "Found entity 1: bloqueEntrada" {  } { { "bloqueEntrada.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/bloqueEntrada.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567662213186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567662213186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica3 " "Elaborating entity \"practica3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567662213714 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "divider inst7 " "Block or symbol \"divider\" of instance \"inst7\" overlaps another block or symbol" {  } { { "practica3.bdf" "" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/practica3.bdf" { { 240 -248 -104 320 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1567662216012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regSalidas regSalidas:inst " "Elaborating entity \"regSalidas\" for hierarchy \"regSalidas:inst\"" {  } { { "practica3.bdf" "inst" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/practica3.bdf" { { 136 696 912 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567662216980 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edoPresente regSalidas.vhd(21) " "VHDL Process Statement warning at regSalidas.vhd(21): signal \"edoPresente\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regSalidas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/regSalidas.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567662217118 "|regSalidas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "liga regSalidas.vhd(23) " "VHDL Process Statement warning at regSalidas.vhd(23): signal \"liga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regSalidas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/regSalidas.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567662217118 "|regSalidas"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sal regSalidas.vhd(25) " "VHDL Process Statement warning at regSalidas.vhd(25): signal \"sal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regSalidas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/regSalidas.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567662217118 "|regSalidas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloqueEntrada bloqueEntrada:inst2 " "Elaborating entity \"bloqueEntrada\" for hierarchy \"bloqueEntrada:inst2\"" {  } { { "practica3.bdf" "inst2" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/practica3.bdf" { { 96 104 312 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567662217497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:inst6 " "Elaborating entity \"registro\" for hierarchy \"registro:inst6\"" {  } { { "practica3.bdf" "inst6" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/practica3.bdf" { { 80 -184 16 160 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567662217535 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado registro.vhd(21) " "VHDL Process Statement warning at registro.vhd(21): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registro.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/registro.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567662217566 "|practica3|registro:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst7 " "Elaborating entity \"divider\" for hierarchy \"divider:inst7\"" {  } { { "practica3.bdf" "inst7" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/practica3.bdf" { { 240 -248 -104 320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567662217566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst1 " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst1\"" {  } { { "practica3.bdf" "inst1" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/practica3.bdf" { { 72 440 640 152 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567662217620 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledSal\[2\] GND " "Pin \"ledSal\[2\]\" is stuck at GND" {  } { { "practica3.bdf" "" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/p3/practica3.bdf" { { 176 928 1104 192 "ledSal\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567662225994 "|practica3|ledSal[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567662225994 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567662227327 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567662239506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567662239506 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567662242303 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567662242303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567662242303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567662242303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567662242428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 05 00:44:02 2019 " "Processing ended: Thu Sep 05 00:44:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567662242428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:42 " "Elapsed time: 00:02:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567662242428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567662242428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567662242428 ""}
