
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _295_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015552    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000422    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020266    0.022343    0.054554    0.054765 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022343    0.000036    0.054801 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017678    0.022215    0.064206    0.119007 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022215    0.000009    0.119016 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018238    0.159470    0.278486 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.018238    0.000006    0.278492 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.054814    0.387576    0.666068 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054814    0.000027    0.666095 v fanout70/A (sg13g2_buf_8)
     8    0.044997    0.032166    0.095687    0.761782 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032166    0.000268    0.762050 v fanout69/A (sg13g2_buf_8)
     8    0.036037    0.028488    0.081811    0.843861 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028488    0.000023    0.843884 v _140_/B (sg13g2_nor2_2)
     5    0.026597    0.123560    0.112927    0.956811 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.123561    0.000192    0.957003 ^ _144_/A (sg13g2_nand2_1)
     2    0.006719    0.067653    0.088194    1.045197 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067653    0.000019    1.045216 v _212_/B (sg13g2_nor2_1)
     2    0.007407    0.083703    0.089931    1.135147 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.083703    0.000041    1.135188 ^ _213_/C (sg13g2_nand3_1)
     2    0.009518    0.104372    0.131856    1.267044 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.104372    0.000034    1.267078 v _214_/B (sg13g2_xnor2_1)
     1    0.002112    0.036168    0.110700    1.377777 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.036168    0.000004    1.377781 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001976    0.034278    0.372050    1.749831 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.034278    0.000003    1.749835 v _300_/D (sg13g2_dfrbpq_1)
                                              1.749835   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015552    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000422    0.000211    5.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020266    0.022343    0.054554    5.054765 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022343    0.000063    5.054828 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023562    0.065381    5.120209 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023562    0.000043    5.120252 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.920252   clock uncertainty
                                  0.000000    4.920252   clock reconvergence pessimism
                                 -0.116859    4.803393   library setup time
                                              4.803393   data required time
---------------------------------------------------------------------------------------------
                                              4.803393   data required time
                                             -1.749835   data arrival time
---------------------------------------------------------------------------------------------
                                              3.053559   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 35 unconstrained endpoints.
  sign
  signB
  sine_out[0]
  sine_out[10]
  sine_out[11]
  sine_out[12]
  sine_out[13]
  sine_out[14]
  sine_out[15]
  sine_out[16]
  sine_out[17]
  sine_out[18]
  sine_out[19]
  sine_out[1]
  sine_out[20]
  sine_out[21]
  sine_out[22]
  sine_out[23]
  sine_out[24]
  sine_out[25]
  sine_out[26]
  sine_out[27]
  sine_out[28]
  sine_out[29]
  sine_out[2]
  sine_out[30]
  sine_out[31]
  sine_out[32]
  sine_out[3]
  sine_out[4]
  sine_out[5]
  sine_out[6]
  sine_out[7]
  sine_out[8]
  sine_out[9]
