Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/test_isim_beh.exe" -prj "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/test_beh.prj" "work.test" 
ISim O.61xd (signature 0x6dd86d03)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/ext_interrupt.vhd" into library work
Parsing VHDL file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/csadder.vhd" into library work
Parsing VHDL file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/constants.vhd" into library work
Parsing VHDL file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/sequencer2 .vhd" into library work
Parsing VHDL file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/regfile.vhd" into library work
Parsing VHDL file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/multiplier.vhd" into library work
Parsing VHDL file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_rom.vhd" into library work
Parsing VHDL file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_ram.vhd" into library work
Parsing VHDL file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/int_handler.vhd" into library work
Parsing VHDL file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/fastalu.vhd" into library work
Parsing VHDL file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/divider.vhd" into library work
Parsing VHDL file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/8051_top_fpga.vhd" into library work
Parsing VHDL file "C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 100652 KB
Fuse CPU Usage: 190 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package constants
Compiling architecture seq_arch of entity sequencer2 [sequencer2_default]
Compiling package std_logic_signed
Compiling architecture csadderbeh of entity csadder [csadder_default]
Compiling architecture fastalu_arch of entity fastalu [fastalu_default]
Compiling architecture behavioral of entity ext_interrupt [ext_interrupt_default]
Compiling architecture regarch of entity regfile [regfile_default]
Compiling architecture rtl of entity multiplier [\multiplier(16)\]
Compiling architecture behavioral of entity int_rom [int_rom_default]
Compiling architecture syn of entity internal_ram [internal_ram_default]
Compiling architecture rtl of entity divider [divider_default]
Compiling architecture behavioral of entity int_handler [int_handler_default]
Compiling architecture behavioral of entity i8051_top [i8051_top_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Compiled 29 VHDL Units
Built simulation executable C:/Users/cggauravVB/Documents/CG3207/8051-VHDL/test_isim_beh.exe
Fuse Memory Usage: 126108 KB
Fuse CPU Usage: 840 ms
