Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2017.08\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2017.08\synpbase
Hostname:    SR-LT113
Date:        Thu Aug 16 01:00:29 2018
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch Segment_Display_syn.prj
ProductType: synplify_pro





log file: "C:\git\FPGA\Segment_Display\Segment_Display_Implmnt\Segment_Display.srr"
Running: Segment_Display_Implmnt in foreground

Running Segment_Display_syn|Segment_Display_Implmnt

Running: compile (Compile) on Segment_Display_syn|Segment_Display_Implmnt
# Thu Aug 16 01:00:29 2018

Running: compile_flow (Compile Process) on Segment_Display_syn|Segment_Display_Implmnt
# Thu Aug 16 01:00:29 2018

Running: compiler (Compile Input) on Segment_Display_syn|Segment_Display_Implmnt
# Thu Aug 16 01:00:29 2018
Copied C:\git\FPGA\Segment_Display\Segment_Display_Implmnt\synwork\Segment_Display_comp.srs to C:\git\FPGA\Segment_Display\Segment_Display_Implmnt\Segment_Display.srs

compiler completed
# Thu Aug 16 01:00:31 2018

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on Segment_Display_syn|Segment_Display_Implmnt
# Thu Aug 16 01:00:31 2018

multi_srs_gen completed
# Thu Aug 16 01:00:31 2018

Return Code: 0
Run Time:00h:00m:00s
Copied C:\git\FPGA\Segment_Display\Segment_Display_Implmnt\synwork\Segment_Display_mult.srs to C:\git\FPGA\Segment_Display\Segment_Display_Implmnt\Segment_Display.srs
Complete: Compile Process on Segment_Display_syn|Segment_Display_Implmnt

Running: premap (Pre-mapping) on Segment_Display_syn|Segment_Display_Implmnt
# Thu Aug 16 01:00:31 2018

premap completed
# Thu Aug 16 01:00:33 2018

Return Code: 0
Run Time:00h:00m:02s
Complete: Compile on Segment_Display_syn|Segment_Display_Implmnt

Running: map (Map) on Segment_Display_syn|Segment_Display_Implmnt
# Thu Aug 16 01:00:33 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Segment_Display_syn|Segment_Display_Implmnt
# Thu Aug 16 01:00:33 2018
Copied C:\git\FPGA\Segment_Display\Segment_Display_Implmnt\synwork\Segment_Display_m.srm to C:\git\FPGA\Segment_Display\Segment_Display_Implmnt\Segment_Display.srm

fpga_mapper completed with warnings
# Thu Aug 16 01:00:36 2018

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on Segment_Display_syn|Segment_Display_Implmnt
Complete: Logic Synthesis on Segment_Display_syn|Segment_Display_Implmnt

exit status=0

exit status=0

