###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        49493   # Number of WRITE/WRITEP commands
num_reads_done                 =      1833839   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1505133   # Number of read row buffer hits
num_read_cmds                  =      1833825   # Number of READ/READP commands
num_writes_done                =        49496   # Number of read requests issued
num_write_row_hits             =        31152   # Number of write row buffer hits
num_act_cmds                   =       349380   # Number of ACT commands
num_pre_cmds                   =       349353   # Number of PRE commands
num_ondemand_pres              =       324117   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9568813   # Cyles of rank active rank.0
rank_active_cycles.1           =      9402433   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       431187   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       597567   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1742660   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        58721   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        20349   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14269   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11094   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7812   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5339   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3641   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2893   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1985   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14576   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =           17   # Write cmd latency (cycles)
write_latency[80-99]           =           27   # Write cmd latency (cycles)
write_latency[100-119]         =           41   # Write cmd latency (cycles)
write_latency[120-139]         =           80   # Write cmd latency (cycles)
write_latency[140-159]         =           89   # Write cmd latency (cycles)
write_latency[160-179]         =          107   # Write cmd latency (cycles)
write_latency[180-199]         =          133   # Write cmd latency (cycles)
write_latency[200-]            =        48994   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           16   # Read request latency (cycles)
read_latency[20-39]            =       440120   # Read request latency (cycles)
read_latency[40-59]            =       186696   # Read request latency (cycles)
read_latency[60-79]            =       181444   # Read request latency (cycles)
read_latency[80-99]            =       118128   # Read request latency (cycles)
read_latency[100-119]          =        96641   # Read request latency (cycles)
read_latency[120-139]          =        84622   # Read request latency (cycles)
read_latency[140-159]          =        67839   # Read request latency (cycles)
read_latency[160-179]          =        56435   # Read request latency (cycles)
read_latency[180-199]          =        47708   # Read request latency (cycles)
read_latency[200-]             =       554190   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.47069e+08   # Write energy
read_energy                    =  7.39398e+09   # Read energy
act_energy                     =  9.55904e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.0697e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.86832e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97094e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86712e+09   # Active standby energy rank.1
average_read_latency           =      234.915   # Average read request latency (cycles)
average_interarrival           =      5.30972   # Average request interarrival latency (cycles)
total_energy                   =  2.16335e+10   # Total energy (pJ)
average_power                  =      2163.35   # Average power (mW)
average_bandwidth              =      16.0711   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        50914   # Number of WRITE/WRITEP commands
num_reads_done                 =      1880491   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1564124   # Number of read row buffer hits
num_read_cmds                  =      1880482   # Number of READ/READP commands
num_writes_done                =        50939   # Number of read requests issued
num_write_row_hits             =        32406   # Number of write row buffer hits
num_act_cmds                   =       337394   # Number of ACT commands
num_pre_cmds                   =       337368   # Number of PRE commands
num_ondemand_pres              =       311673   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9513713   # Cyles of rank active rank.0
rank_active_cycles.1           =      9474874   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       486287   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       525126   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1790343   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        61837   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        19665   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14067   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10715   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7398   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5036   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3473   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2777   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1937   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14244   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            9   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           23   # Write cmd latency (cycles)
write_latency[100-119]         =           51   # Write cmd latency (cycles)
write_latency[120-139]         =           55   # Write cmd latency (cycles)
write_latency[140-159]         =           76   # Write cmd latency (cycles)
write_latency[160-179]         =          112   # Write cmd latency (cycles)
write_latency[180-199]         =          118   # Write cmd latency (cycles)
write_latency[200-]            =        50454   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       441938   # Read request latency (cycles)
read_latency[40-59]            =       187128   # Read request latency (cycles)
read_latency[60-79]            =       181906   # Read request latency (cycles)
read_latency[80-99]            =       118936   # Read request latency (cycles)
read_latency[100-119]          =        95326   # Read request latency (cycles)
read_latency[120-139]          =        84402   # Read request latency (cycles)
read_latency[140-159]          =        67046   # Read request latency (cycles)
read_latency[160-179]          =        55145   # Read request latency (cycles)
read_latency[180-199]          =        46445   # Read request latency (cycles)
read_latency[200-]             =       602211   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.54163e+08   # Write energy
read_energy                    =   7.5821e+09   # Read energy
act_energy                     =   9.2311e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.33418e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.5206e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93656e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.91232e+09   # Active standby energy rank.1
average_read_latency           =      264.763   # Average read request latency (cycles)
average_interarrival           =      5.17734   # Average request interarrival latency (cycles)
total_energy                   =  2.17984e+10   # Total energy (pJ)
average_power                  =      2179.84   # Average power (mW)
average_bandwidth              =      16.4815   # Average bandwidth
