;
; Copyright Model Technology, a Mentor Graphics Corporation company 2003,
; All rights reserved.
;   
[Library]
std = $MODEL_TECH/../std
ieee = $MODEL_TECH/../ieee
verilog = $MODEL_TECH/../verilog
vital2000 = $MODEL_TECH/../vital2000
std_developerskit = $MODEL_TECH/../std_developerskit
synopsys = $MODEL_TECH/../synopsys
modelsim_lib = $MODEL_TECH/../modelsim_lib

work = work
220model = 220model
altera_mf = altera_mf
apex20ke = apex20ke
[vcom]
; Turn on VHDL-1993 as the default. Default is off (VHDL-1987).
; VHDL93 = 1

; Show source line containing error. Default is off.
; Show_source = 1

; Turn off unbound-component warnings. Default is on.
; Show_Warning1 = 0

; Turn off process-without-a-wait-statement warnings. Default is on.
; Show_Warning2 = 0

; Turn off null-range warnings. Default is on.
; Show_Warning3 = 0

; Turn off no-space-in-time-literal warnings. Default is on.
; Show_Warning4 = 0

; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
; Show_Warning5 = 0

; Turn off optimization for IEEE std_logic_1164 package. Default is on.
; Optimize_1164 = 0

; Turn on resolving of ambiguous function overloading in favor of the
; "explicit" function declaration (not the one automatically created by
; the compiler for each type declaration). Default is off.
; The .ini file has Explict enabled so that std_logic_signed/unsigned
; will match the behavior of synthesis tools.
Explicit = 1

; Turn off acceleration of the VITAL packages. Default is to accelerate.
; NoVital = 1

; Turn off VITAL compliance checking. Default is checking on.
; NoVitalCheck = 1

; Ignore VITAL compliance checking errors. Default is to not ignore.
; IgnoreVitalErrors = 1

; Turn off VITAL compliance checking warnings. Default is to show warnings.
; Show_VitalChecksWarnings = false

; Keep silent about case statement static warnings.
; Default is to give a warning.
; NoCaseStaticError = 1

; Keep silent about warnings caused by aggregates that are not locally static.
; Default is to give a warning.
; NoOthersStaticError = 1

; Treat as errors:
;   case statement static warnings
;   warnings caused by aggregates that are not locally static
; Overrides NoCaseStaticError, NoOthersStaticError settings.
; PedanticErrors = 1

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn off "Loading..." messages. Default is messages on.
; Quiet = 1

; Turn on some limited synthesis rule compliance checking. Checks only:
;    -- signals used (read) by a process must be in the sensitivity list
; CheckSynthesis = 1

; Activate optimizations on expressions that do not involve signals,
; waits, or function/procedure/task invocations. Default is off.
; ScalarOpts = 1

; Require the user to specify a configuration for all bindings,
; and do not generate a compile time default binding for the
; component. This will result in an elaboration error of
; 'component not bound' if the user fails to do so. Avoids the rare
; issue of a false dependency upon the unused default binding.
; RequireConfigForAllDefaultBinding = 1 

; Inhibit range checking on subscripts of arrays. Range checking on
; scalars defined with subtypes is inhibited by default.
; NoIndexCheck = 1

; Inhibit range checks on all (implicit and explicit) assignments to
; scalar objects defined with subtypes.
; NoRangeCheck = 1

[vlog]

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn on `protect compiler directive processing.
; Default is to ignore `protect directives.
; Protect = 1

; Turn off "Loading..." messages. Default is messages on.
; Quiet = 1

; Turn on Verilog hazard checking (order-dependent accessing of global vars).
; Default is off.
; Hazard = 1

; Turn on converting regular Verilog identifiers to uppercase. Allows case
; insensitivity for module names. Default is no conversion.
; UpCase = 1

; Turn on incremental compilation of modules. Default is off.
; Incremental = 1

; Activate optimizations on expressions that do not involve signals,
; waits, or function/procedure/task invocations. Default is off.
; ScalarOpts = 1

; Turns on lint-style checking.
; Show_Lint = 1

; Show source line containing error. Default is off.
; Show_source = 1

; Turn on bad option warning. Default is off.
; Show_BadOptionWarning = 1

[vsim]
; Simulator resolution
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
resolution = 1ps

; User time unit for run commands
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
; unit specified for Resolution. For example, if Resolution is 100ps,
; then UserTimeUnit defaults to ps.
; Should generally be set to default.
UserTimeUnit = ns

; Default run length
RunLength = 100 ps

; Maximum iterations that can be run without advancing simulation time
IterationLimit = 5000

; Directives to license manager can be set either as single value or as
; space separated multi-values:
; vhdl          Immediately reserve a VHDL license
; vlog          Immediately reserve a Verilog license
; plus          Immediately reserve a VHDL and Verilog license
; nomgc         Do not look for Mentor Graphics Licenses
; nomti         Do not look for Model Technology Licenses
; noqueue       Do not wait in the license queue when a license is not available
; viewsim       Try for viewer license but accept simulator license(s) instead
;               of queuing for viewer license (PE ONLY)
; Single value: 
; License = plus
; Multi-value: 
; License = noqueue plus

; Stop the simulator after an assertion message
; 0 = Note  1 = Warning  2 = Error  3 = Failure  4 = Fatal
BreakOnAssertion = 3

; Assertion Message Format
; %S - Severity Level 
; %R - Report Message
; %T - Time of assertion
; %D - Delta
; %I - Instance or Region pathname (if available)
; %i - Instance pathname with process
; %O - Process name
; %K - Kind of object path is to return: Instance, Signal, Process or Unknown
; %P - Instance or Region path without leaf process
; %F - File
; %L - Line number of assertion or, if assertion is in a subprogram, line
;      from which the call is made
; %% - Print '%' character
; If specific format for assertion level is defined, use its format.
; If specific format is not define for assertion level, use AssertionFormatBreak
; if assertion triggers a breakpoint (controlled by BreakOnAssertion level),
; otherwise use AssertionFormat.
;
; AssertionFormat = "** %S: %R\n   Time: %T  Iteration: %D%I\n"
; AssertionFormatBreak   = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; AssertionFormatNote    = "** %S: %R\n   Time: %T  Iteration: %D%I\n"
; AssertionFormatWarning = "** %S: %R\n   Time: %T  Iteration: %D%I\n"
; AssertionFormatError   = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; AssertionFormatFail    = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; AssertionFormatFatal  = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"

; Assertion File - alternate file for storing assertion messages
; AssertFile = assert.log

; Default radix for all windows and commands.
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
DefaultRadix = symbolic

; VSIM Startup command
; Startup = do startup.do

; File for saving command transcript
TranscriptFile = transcript

; File for saving command history 
; CommandHistory = cmdhist.log

; Specify whether paths in simulator commands should be described 
; in VHDL or Verilog format.
; For VHDL, PathSeparator = /
; For Verilog, PathSeparator = .
; Must not be the same character as DatasetSeparator.
PathSeparator = /

; Specify the dataset separator for fully rooted contexts.
; The default is ':'. For example: sim:/top
; Must not be the same character as PathSeparator.
DatasetSeparator = :

; Disable assertion messages
; IgnoreNote = 1
; IgnoreWarning = 1
; IgnoreError = 1
; IgnoreFailure = 1

; Default force kind. May be freeze, drive, or deposit 
; or in other terms, fixed, wired, or charged.
; DefaultForceKind = freeze

; If zero, open files when elaborated; otherwise, open files on
; first read or write.  Default is 0.
; DelayFileOpen = 1

; Control VHDL files opened for write
;   0 = Buffered, 1 = Unbuffered
UnbufferedOutput = 0

; Control number of VHDL files open concurrently
;   This number should always be less than the
;   current ulimit setting for max file descriptors.
;   0 = unlimited
ConcurrentFileLimit = 40

; Control the number of hierarchical regions displayed as
; part of a signal name shown in the waveform window.
; A value of zero tells VSIM to display the full name.
; The default is 0.
; WaveSignalNameWidth = 0

; Turn off warnings from the std_logic_arith, std_logic_unsigned
; and std_logic_signed packages.
; StdArithNoWarnings = 1

; Turn off warnings from the IEEE numeric_std and numeric_bit packages.
; NumericStdNoWarnings = 1

; Control the format of a generate statement label. Do not quote it.
; GenerateFormat = %s__%d

; Specify whether checkpoint files should be compressed.
; The default is 1 (compressed).
; CheckpointCompressMode = 0

; List of dynamically loaded objects for Verilog PLI applications
; Veriuser = veriuser.sl

; Specify default options for the restart command. Options can be one
; or more of: -force -nobreakpoint -nolist -nolog -nowave
; DefaultRestartOptions = -force

; HP-UX 10.20 ONLY - Enable memory locking to speed up large designs
; (> 500 megabyte memory footprint). Default is disabled.
; Specify number of megabytes to lock.
; LockedMemory = 1000

; Turn on (1) or off (0) WLF file compression.
; The default is 1 (compress WLF file).
; WLFCompress = 0

; Specify whether to save all design hierarchy (1) in the WLF file
; or only regions containing logged signals (0).
; The default is 0 (log only regions with logged signals).
; WLFSaveAllRegions = 1

; WLF file time limit.  Limit WLF file by time, as closely as possible,
; to the specified amount of simulation time.  When the limit is exceeded
; the earliest times get truncated from the file.
; If both time and size limits are specified the most restrictive is used.
; UserTimeUnits are used if time units are not specified.
; The default is 0 (no limit).  Example: WLFTimeLimit = {100 ms}
; WLFTimeLimit = 0

; WLF file size limit.  Limit WLF file size, as closely as possible,
; to the specified number of megabytes.  If both time and size limits
; are specified then the most restrictive is used.
; The default is 0 (no limit).
; WLFSizeLimit = 1000

; Specify whether or not a WLF file should be deleted when the 
; simulation ends.  A value of 1 will cause the WLF file to be deleted.
; The default is 0 (do not delete WLF file when simulation ends).
; WLFDeleteOnQuit = 1

[lmc]
; ModelSim's interface to Logic Modeling's SmartModel SWIFT software
libsm = $MODEL_TECH/libsm.sl
; ModelSim's interface to Logic Modeling's SmartModel SWIFT software (Windows NT)
; libsm = $MODEL_TECH/libsm.dll
;  Logic Modeling's SmartModel SWIFT software (HP 9000 Series 700)
; libswift = $LMC_HOME/lib/hp700.lib/libswift.sl
;  Logic Modeling's SmartModel SWIFT software (IBM RISC System/6000)
; libswift = $LMC_HOME/lib/ibmrs.lib/swift.o
;  Logic Modeling's SmartModel SWIFT software (Sun4 Solaris)
; libswift = $LMC_HOME/lib/sun4Solaris.lib/libswift.so
;  Logic Modeling's SmartModel SWIFT software (Windows NT)
; libswift = $LMC_HOME/lib/pcnt.lib/libswift.dll
;  Logic Modeling's SmartModel SWIFT software (Linux)
; libswift = $LMC_HOME/lib/x86_linux.lib/libswift.so

; ModelSim's interface to Logic Modeling's hardware modeler SFI software
libhm = $MODEL_TECH/libhm.sl
; ModelSim's interface to Logic Modeling's hardware modeler SFI software (Windows NT)
; libhm = $MODEL_TECH/libhm.dll
;  Logic Modeling's hardware modeler SFI software (HP 9000 Series 700)
; libsfi = <sfi_dir>/lib/hp700/libsfi.sl
;  Logic Modeling's hardware modeler SFI software (IBM RISC System/6000)
; libsfi = <sfi_dir>/lib/rs6000/libsfi.a
;  Logic Modeling's hardware modeler SFI software (Sun4 Solaris)
; libsfi = <sfi_dir>/lib/sun4.solaris/libsfi.so
;  Logic Modeling's hardware modeler SFI software (Windows NT)
; libsfi = <sfi_dir>/lib/pcnt/lm_sfi.dll
;  Logic Modeling's hardware modeler SFI software (Linux)
; libsfi = <sfi_dir>/lib/linux/libsfi.so
[Project]
Project_Version = 6
Project_DefaultLib = work
Project_SortMethod = unused
Project_Files_Count = 67
Project_File_0 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/disc_in_ATWD.vhd
Project_File_P_0 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1180121587 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 60 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_1 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/ATWD_control.vhd
Project_File_P_1 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1202515840 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 41 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_2 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/domapp.vhd
Project_File_P_2 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1271438051 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 47 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_3 = C:/work_lbnl/IceCubeCVS/dom-fpga/sim_models/FADC_model.vhd
Project_File_P_3 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1070928728 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 28 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_4 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/local_coincidence/LC_relais.vhd
Project_File_P_4 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1123260860 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 50 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_5 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/dead_time.vhd
Project_File_P_5 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1174671125 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 64 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_6 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/ahb_slave.vhd
Project_File_P_6 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1073604736 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 30 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_7 = C:/FPGAtools/quartus/eda/sim_lib/excalibur/lpm/ALT_EXC_STRIPE_BFM.V
Project_File_P_7 = vlog_protect 0 vhdl_novitalcheck 0 file_type verilog group_id 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 vlog_noload 0 folder {Top Level} last_compile 1065293790 vhdl_disableopt 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 8 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_8 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/local_coincidence/LC_TX.vhd
Project_File_P_8 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1123261052 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 54 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_9 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/local_coincidence/LC_RX_decode.vhd
Project_File_P_9 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1123260774 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 51 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_10 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/R2Rram.v
Project_File_P_10 = vlog_protect 0 vhdl_novitalcheck 0 file_type verilog group_id 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 vlog_noload 0 folder {Top Level} last_compile 1073519040 vhdl_disableopt 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 10 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_11 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/trigger.vhd
Project_File_P_11 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1187300878 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 14 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_12 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/ahb_master.vhd
Project_File_P_12 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1125069882 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 15 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_13 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/pll4x.v
Project_File_P_13 = vlog_protect 0 vhdl_novitalcheck 0 file_type verilog group_id 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 vlog_noload 0 folder {Top Level} last_compile 1070911128 vhdl_disableopt 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 7 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_14 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/slaveregister.vhd
Project_File_P_14 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1271451005 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 31 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_15 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/local_coincidence/LC_RX_edge.vhd
Project_File_P_15 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1123260990 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 52 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_16 = C:/FPGAtools/quartus/eda/sim_lib/altera_mf.v
Project_File_P_16 = vlog_protect 0 vhdl_novitalcheck 0 file_type verilog group_id 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 vlog_noload 0 folder {Top Level} last_compile 1080237340 vhdl_disableopt 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 6 dont_compile 0 vhdl_use93 1
Project_File_17 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/local_coincidence/LC_abort_selfLC.vhd
Project_File_P_17 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1121178846 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 49 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_18 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/data_buffer.vhd
Project_File_P_18 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1071269386 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 43 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_19 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/pedestal_sub.vhd
Project_File_P_19 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1141143536 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 23 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_20 = C:/work_lbnl/IceCubeCVS/dom-fpga/sim_models/atwd_model.vhd
Project_File_P_20 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1190740145 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 27 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_21 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/version_rom.v
Project_File_P_21 = vlog_protect 0 vhdl_novitalcheck 0 file_type verilog group_id 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 vlog_noload 0 folder {Top Level} last_compile 1057956550 vhdl_disableopt 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 11 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_22 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/compression_delta_1_2_3_6_11/delta_calc.vhd
Project_File_P_22 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1142937639 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 38 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_23 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/systimer.vhd
Project_File_P_23 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1077567728 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 32 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_24 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/minimum_bias/minimum_bias.vhd
Project_File_P_24 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1212766379 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 66 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_25 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/local_coincidence/LC_abort.vhd
Project_File_P_25 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1138754587 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 55 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_26 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/local_coincidence/local_coincidence.vhd
Project_File_P_26 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1187300954 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 48 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_27 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/rate_meters.vhd
Project_File_P_27 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1271450820 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 44 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_28 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/icetop/icetop_get_atwd_chan.vhd
Project_File_P_28 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1190737041 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 59 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_29 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/FADC_interface.vhd
Project_File_P_29 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1071268532 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 18 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_30 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/gray2bin.vhd
Project_File_P_30 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1062119800 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 20 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_31 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/pll2x.v
Project_File_P_31 = vlog_protect 0 vhdl_novitalcheck 0 file_type verilog group_id 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 vlog_noload 0 folder {Top Level} last_compile 1050713944 vhdl_disableopt 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 2 dont_compile 0 vhdl_use93 0
Project_File_32 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/ADC_input.vhd
Project_File_P_32 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1271436690 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 34 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_33 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/compression_delta_1_2_3_6_11/compr_ram.v
Project_File_P_33 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type verilog group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1141344468 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 13 cover_expr 0 dont_compile 0 cover_stmt 0 vhdl_use93 1
Project_File_34 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/compression_delta_1_2_3_6_11/delta2word.vhd
Project_File_P_34 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1142932337 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 40 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_35 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/ROC.vhd
Project_File_P_35 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1123261070 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 25 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_36 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/FADC_input.vhd
Project_File_P_36 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1168033641 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 17 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_37 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/daq.vhd
Project_File_P_37 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1271437206 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 46 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_38 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/icetop/icetop_atwd_charge.vhd
Project_File_P_38 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1190671461 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 58 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_39 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/mem_interface.vhd
Project_File_P_39 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1209654060 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 22 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_40 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/ADC_control.vhd
Project_File_P_40 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 vhdl_disableopt 0 last_compile 1271716670 folder {Top Level} vlog_noload 0 cover_branch 0 cover_fsm 0 vhdl_vital 0 vlog_enable0In 0 vhdl_warn1 1 vlog_disableopt 0 vhdl_warn2 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn3 1 vlog_vopt 1 vhdl_warn4 1 vlog_showsource 0 vlog_hazard 0 vhdl_warn5 1 ood 0 vlog_0InOptions {} compile_to work vlog_upper 0 vlog_options {} compile_order 24 dont_compile 0 cover_expr 0 vhdl_use93 1 cover_stmt 1
Project_File_41 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/functions.vhd
Project_File_P_41 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1066069210 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 19 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_42 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/comm_wrapper_old.vhd
Project_File_P_42 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1092962534 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 61 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_43 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/monitor_data_type.vhd
Project_File_P_43 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1174595346 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 35 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_44 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/local_coincidence/LC_slice.vhd
Project_File_P_44 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1138119719 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 53 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_45 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/stripe.v
Project_File_P_45 = vlog_protect 0 vhdl_novitalcheck 0 file_type verilog group_id 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 vlog_noload 0 folder {Top Level} last_compile 1086287892 vhdl_disableopt 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 3 dont_compile 0 vhdl_use93 0
Project_File_46 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/compression_delta_1_2_3_6_11/delta_encoder.vhd
Project_File_P_46 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1142932496 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 39 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_47 = C:/FPGAtools/quartus/eda/sim_lib/220model.v
Project_File_P_47 = vlog_protect 0 vhdl_novitalcheck 0 file_type verilog group_id 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 vlog_noload 0 folder {Top Level} last_compile 1080237404 vhdl_disableopt 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 4 dont_compile 0 vhdl_use93 1
Project_File_48 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/ATWDped.v
Project_File_P_48 = vlog_protect 0 vhdl_novitalcheck 0 file_type verilog group_id 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 vlog_noload 0 folder {Top Level} last_compile 1073521340 vhdl_disableopt 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 9 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_49 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/ATWD_interface.vhd
Project_File_P_49 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1190926341 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 42 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_50 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/chargestamp/charge_stamp_generator.vhd
Project_File_P_50 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1123022792 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 62 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_51 = C:/FPGAtools/quartus/eda/sim_lib/apex20ke_atoms.v
Project_File_P_51 = vlog_protect 0 vhdl_novitalcheck 0 file_type verilog group_id 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 vlog_noload 0 folder {Top Level} last_compile 1080234174 vhdl_disableopt 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 5 dont_compile 0 vhdl_use93 1
Project_File_52 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/ctrl_data_types.vhd
Project_File_P_52 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1271449705 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 29 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_53 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/calibration_sources.vhd
Project_File_P_53 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1112917100 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 33 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_54 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/xfer_time.vhd
Project_File_P_54 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1123261244 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 56 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_55 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/compression_delta_1_2_3_6_11/barrel_shift.v
Project_File_P_55 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type verilog group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1141344894 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 12 cover_expr 0 dont_compile 0 cover_stmt 0 vhdl_use93 1
Project_File_56 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/compression_delta_1_2_3_6_11/compression.vhd
Project_File_P_56 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1144423572 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 36 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_57 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/simulation/modelsim/testbench.vht
Project_File_P_57 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1091150814 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 26 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_58 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/interrupts.vhd
Project_File_P_58 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1101863224 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 65 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_59 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/pingpong.vhd
Project_File_P_59 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1271436814 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 45 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_60 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/FADC_buffer.v
Project_File_P_60 = vlog_protect 0 vhdl_novitalcheck 0 file_type verilog group_id 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 vlog_noload 0 folder {Top Level} last_compile 1065467122 vhdl_disableopt 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 1 dont_compile 0 vhdl_use93 0
Project_File_61 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/DOMstatus.vhd
Project_File_P_61 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1123260440 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 57 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_62 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/chargestamp/chargestamp.vhd
Project_File_P_62 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1120762226 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 63 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_63 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/compression_delta_1_2_3_6_11/compression_control.vhd
Project_File_P_63 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vhdl_enable0In 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1209654250 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vhdl_vopt 1 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_0InOptions {} vlog_vopt 1 vhdl_warn3 1 vhdl_options {} vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 37 cover_nosub 0 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 2002
Project_File_64 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/icecube_data_types.vhd
Project_File_P_64 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1209564767 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 21 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_File_65 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/ATWD_buffer.v
Project_File_P_65 = vlog_protect 0 vhdl_novitalcheck 0 file_type verilog group_id 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 vlog_noload 0 folder {Top Level} last_compile 1065467102 vhdl_disableopt 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 0 dont_compile 0 vhdl_use93 0
Project_File_66 = C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/constants.vhd
Project_File_P_66 = cover_toggle 0 vlog_protect 0 vhdl_novitalcheck 0 cover_exttoggle 0 file_type vhdl group_id 0 vhdl_nodebug 0 vhdl_1164 1 cover_cond 0 vhdl_noload 0 vlog_1995compat 0 vlog_nodebug 0 vhdl_synth 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1180124011 vhdl_disableopt 0 vlog_enable0In 0 vhdl_vital 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn2 1 vlog_vopt 1 vhdl_warn3 1 vlog_hazard 0 vlog_showsource 0 vhdl_warn4 1 vlog_0InOptions {} ood 0 vhdl_warn5 1 vlog_options {} vlog_upper 0 compile_to work compile_order 16 cover_expr 0 dont_compile 0 cover_stmt 1 vhdl_use93 1
Project_Sim_Count = 0
Project_Folder_Count = 0
Echo_Compile_Output = 0
Save_Compile_Report = 1
Project_Opt_Count = 0
ForceSoftPaths = 0
ReOpenSourceFiles = 1
VERILOG_DoubleClick = Edit
VERILOG_CustomDoubleClick = 
VHDL_DoubleClick = Edit
VHDL_CustomDoubleClick = 
PSL_DoubleClick = Edit
PSL_CustomDoubleClick = 
TEXT_DoubleClick = Edit
TEXT_CustomDoubleClick = 
SYSTEMC_DoubleClick = Edit
SYSTEMC_CustomDoubleClick = 
TCL_DoubleClick = Edit
TCL_CustomDoubleClick = 
MACRO_DoubleClick = Edit
MACRO_CustomDoubleClick = 
VCD_DoubleClick = Edit
VCD_CustomDoubleClick = 
SDF_DoubleClick = Edit
SDF_CustomDoubleClick = 
XML_DoubleClick = Edit
XML_CustomDoubleClick = 
LOGFILE_DoubleClick = Edit
LOGFILE_CustomDoubleClick = 
EditorState = {tabbed horizontal 1} {C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/domapp.vhd 0 0} {C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/xfer_time.vhd 0 0} {C:/work_lbnl/IceCubeCVS/dom-fpga/domapp/ADC_control.vhd 0 0}
Project_Major_Version = 6
Project_Minor_Version = 2
