{
  "hash": "7c5ae251b048edc540a1dd245654fcc79f63a531",
  "hash_short": "7c5ae251",
  "subject": "drm/i915/huc: New HuC status register for Gen11",
  "body": "Gen11 defines new register for checking HuC authentication status.\nLook into the right register and bit.\n\nv2: use reg/mask/value instead of dedicated functions (Daniele)\n\nBSpec: 19686\n\nSigned-off-by: Michal Wajdeczko <michal.wajdeczko@intel.com>\nCc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>\nCc: Rodrigo Vivi <rodrigo.vivi@intel.com>\nCc: Tony Ye <tony.ye@intel.com>\nCc: Vinay Belgaumkar <vinay.belgaumkar@intel.com>\nCc: John Spotswood <john.a.spotswood@intel.com>\nCc: Anusha Srivatsa <anusha.srivatsa@intel.com>\nReviewed-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>\nSigned-off-by: Chris Wilson <chris@chris-wilson.co.uk>\nLink: https://patchwork.freedesktop.org/patch/msgid/20190527183613.17076-11-michal.wajdeczko@intel.com",
  "full_message": "drm/i915/huc: New HuC status register for Gen11\n\nGen11 defines new register for checking HuC authentication status.\nLook into the right register and bit.\n\nv2: use reg/mask/value instead of dedicated functions (Daniele)\n\nBSpec: 19686\n\nSigned-off-by: Michal Wajdeczko <michal.wajdeczko@intel.com>\nCc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>\nCc: Rodrigo Vivi <rodrigo.vivi@intel.com>\nCc: Tony Ye <tony.ye@intel.com>\nCc: Vinay Belgaumkar <vinay.belgaumkar@intel.com>\nCc: John Spotswood <john.a.spotswood@intel.com>\nCc: Anusha Srivatsa <anusha.srivatsa@intel.com>\nReviewed-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>\nSigned-off-by: Chris Wilson <chris@chris-wilson.co.uk>\nLink: https://patchwork.freedesktop.org/patch/msgid/20190527183613.17076-11-michal.wajdeczko@intel.com",
  "author_name": "Michal Wajdeczko",
  "author_email": "michal.wajdeczko@intel.com",
  "author_date": "Mon May 27 18:36:06 2019 +0000",
  "author_date_iso": "2019-05-27T18:36:06+00:00",
  "committer_name": "Chris Wilson",
  "committer_email": "chris@chris-wilson.co.uk",
  "committer_date": "Tue May 28 10:07:13 2019 +0100",
  "committer_date_iso": "2019-05-28T10:07:13+01:00",
  "files_changed": [
    "drivers/gpu/drm/i915/intel_guc_reg.h",
    "drivers/gpu/drm/i915/intel_huc.c",
    "drivers/gpu/drm/i915/intel_huc.h"
  ],
  "files_changed_count": 3,
  "stats": [
    {
      "file": "drivers/gpu/drm/i915/intel_guc_reg.h",
      "insertions": 3,
      "deletions": 0
    },
    {
      "file": "drivers/gpu/drm/i915/intel_huc.c",
      "insertions": 19,
      "deletions": 7
    },
    {
      "file": "drivers/gpu/drm/i915/intel_huc.h",
      "insertions": 7,
      "deletions": 0
    }
  ],
  "total_insertions": 29,
  "total_deletions": 7,
  "total_changes": 36,
  "parents": [
    "2d4ed3a988e6b1ff9729d0edd74bf4890571253e"
  ],
  "branches": [
    "* development",
    "master",
    "remotes/origin/HEAD -> origin/master",
    "remotes/origin/master"
  ],
  "tags": [
    "v5.3",
    "v5.3-rc1",
    "v5.3-rc2",
    "v5.3-rc3",
    "v5.3-rc4",
    "v5.3-rc5",
    "v5.3-rc6",
    "v5.3-rc7",
    "v5.3-rc8",
    "v5.4"
  ],
  "is_merge": false,
  "security_info": {
    "cve_ids": [],
    "security_keywords": [
      "authentication"
    ]
  },
  "fix_type": "security",
  "file_results": [
    {
      "file": "drivers/gpu/drm/i915/intel_guc_reg.h",
      "pre_version": true,
      "post_version": true,
      "patch": true
    },
    {
      "file": "drivers/gpu/drm/i915/intel_huc.c",
      "pre_version": false,
      "post_version": true,
      "patch": true
    },
    {
      "file": "drivers/gpu/drm/i915/intel_huc.h",
      "pre_version": false,
      "post_version": true,
      "patch": true
    }
  ]
}