module tb;
 reg [2:0]a;
 reg [2:0]b;
 reg cin;
 wire [2:0]sum;
 wire carry;
  rip_carry_add all(a,b,cin,sum,carry);
  initial begin 
    a=3'b100; b=3'b001; cin=0;
    #10 a=3'b110; b=3'b001; cin=0;
    #10 a=3'b110; b=3'b011; cin=1;
    #10 a=3'b100; b=3'b101; cin=0;
  end
  initial begin 
    $monitor("a=%b,b=%b,cin=%b,sum=%b,carry=%b",a,b,cin,sum,carry);
    #50 $finish;
  end
 initial begin
    $dumpfile("dump.vcd");
   $dumpvars(1);
  end
endmodule
