/* $NetBSD$ */

/*-
 * Copyright (c) 2019 Jason R. Thorpe
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

#ifndef _MEDIATEK_MT2701_TOPCKGEN_H_
#define	_MEDIATEK_MT2701_TOPCKGEN_H_

/*
 * Clock IDs - must match DT bindings.
 */
#define	MT2701_CLK_TOP_SYSPLL			1
#define	MT2701_CLK_TOP_SYSPLL_D2		2
#define	MT2701_CLK_TOP_SYSPLL_D3		3
#define	MT2701_CLK_TOP_SYSPLL_D5		4
#define	MT2701_CLK_TOP_SYSPLL_D7		5
#define	MT2701_CLK_TOP_SYSPLL1_D2		6
#define	MT2701_CLK_TOP_SYSPLL1_D4		7
#define	MT2701_CLK_TOP_SYSPLL1_D8		8
#define	MT2701_CLK_TOP_SYSPLL1_D16		9
#define	MT2701_CLK_TOP_SYSPLL2_D2		10
#define	MT2701_CLK_TOP_SYSPLL2_D4		11
#define	MT2701_CLK_TOP_SYSPLL2_D8		12
#define	MT2701_CLK_TOP_SYSPLL3_D2		13
#define	MT2701_CLK_TOP_SYSPLL3_D4		14
#define	MT2701_CLK_TOP_SYSPLL4_D2		15
#define	MT2701_CLK_TOP_SYSPLL4_D4		16
#define	MT2701_CLK_TOP_UNIVPLL			17
#define	MT2701_CLK_TOP_UNIVPLL_D2		18
#define	MT2701_CLK_TOP_UNIVPLL_D3		19
#define	MT2701_CLK_TOP_UNIVPLL_D5		20
#define	MT2701_CLK_TOP_UNIVPLL_D7		21
#define	MT2701_CLK_TOP_UNIVPLL_D26		22
#define	MT2701_CLK_TOP_UNIVPLL_D52		23
#define	MT2701_CLK_TOP_UNIVPLL_D108		24
#define	MT2701_CLK_TOP_USB_PHY48M		25
#define	MT2701_CLK_TOP_UNIVPLL1_D2		26
#define	MT2701_CLK_TOP_UNIVPLL1_D4		27
#define	MT2701_CLK_TOP_UNIVPLL1_D8		28
#define	MT2701_CLK_TOP_UNIVPLL2_D2		29
#define	MT2701_CLK_TOP_UNIVPLL2_D4		30
#define	MT2701_CLK_TOP_UNIVPLL2_D8		31
#define	MT2701_CLK_TOP_UNIVPLL2_D16		32
#define	MT2701_CLK_TOP_UNIVPLL2_D32		33
#define	MT2701_CLK_TOP_UNIVPLL3_D2		34
#define	MT2701_CLK_TOP_UNIVPLL3_D4		35
#define	MT2701_CLK_TOP_UNIVPLL3_D8		36
#define	MT2701_CLK_TOP_MSDCPLL			37
#define	MT2701_CLK_TOP_MSDCPLL_D2		38
#define	MT2701_CLK_TOP_MSDCPLL_D4		39
#define	MT2701_CLK_TOP_MSDCPLL_D8		40
#define	MT2701_CLK_TOP_MMPLL			41
#define	MT2701_CLK_TOP_MMPLL_D2			42
#define	MT2701_CLK_TOP_DMPLL			43
#define	MT2701_CLK_TOP_DMPLL_D2			44
#define	MT2701_CLK_TOP_DMPLL_D4			45
#define	MT2701_CLK_TOP_DMPLL_X2			46
#define	MT2701_CLK_TOP_TVDPLL			47
#define	MT2701_CLK_TOP_TVDPLL_D2		48
#define	MT2701_CLK_TOP_TVDPLL_D4		49
#define	MT2701_CLK_TOP_TVD2PLL			50
#define	MT2701_CLK_TOP_TVD2PLL_D2		51
#define	MT2701_CLK_TOP_HADDS2PLL_98M		52
#define	MT2701_CLK_TOP_HADDS2PLL_294M		53
#define	MT2701_CLK_TOP_HADDS2_FB		54
#define	MT2701_CLK_TOP_MIPIPLL_D2		55
#define	MT2701_CLK_TOP_MIPIPLL_D4		56
#define	MT2701_CLK_TOP_HDMIPLL			57
#define	MT2701_CLK_TOP_HDMIPLL_D2		58
#define	MT2701_CLK_TOP_HDMIPLL_D3		59
#define	MT2701_CLK_TOP_HDMI_SCL_RX		60
#define	MT2701_CLK_TOP_HDMI_0_PIX340M		61
#define	MT2701_CLK_TOP_HDMI_0_DEEP340M		62
#define	MT2701_CLK_TOP_HDMI_0_PLL340M		63
#define	MT2701_CLK_TOP_AUD1PLL_98M		64
#define	MT2701_CLK_TOP_AUD2PLL_90M		65
#define	MT2701_CLK_TOP_AUDPLL			66
#define	MT2701_CLK_TOP_AUDPLL_D4		67
#define	MT2701_CLK_TOP_AUDPLL_D8		68
#define	MT2701_CLK_TOP_AUDPLL_D16		69
#define	MT2701_CLK_TOP_AUDPLL_D24		70
#define	MT2701_CLK_TOP_ETHPLL_500M		71
#define	MT2701_CLK_TOP_VDECPLL			72
#define	MT2701_CLK_TOP_VENCPLL			73
#define	MT2701_CLK_TOP_MIPIPLL			74
#define	MT2701_CLK_TOP_ARMPLL_1P3G		75

#define	MT2701_CLK_TOP_MM_SEL			76
#define	MT2701_CLK_TOP_DDRPHYCFG_SEL		77
#define	MT2701_CLK_TOP_MEM_SEL			78
#define	MT2701_CLK_TOP_AXI_SEL			79
#define	MT2701_CLK_TOP_CAMTG_SEL		80
#define	MT2701_CLK_TOP_MFG_SEL			81
#define	MT2701_CLK_TOP_VDEC_SEL			82
#define	MT2701_CLK_TOP_PWM_SEL			83
#define	MT2701_CLK_TOP_MSDC30_0_SEL		84
#define	MT2701_CLK_TOP_USB20_SEL		85
#define	MT2701_CLK_TOP_SPI0_SEL			86
#define	MT2701_CLK_TOP_UART_SEL			87
#define	MT2701_CLK_TOP_AUDINTBUS_SEL		88
#define	MT2701_CLK_TOP_AUDIO_SEL		89
#define	MT2701_CLK_TOP_MSDC30_2_SEL		90
#define	MT2701_CLK_TOP_MSDC30_1_SEL		91
#define	MT2701_CLK_TOP_DPI1_SEL			92
#define	MT2701_CLK_TOP_DPI0_SEL			93
#define	MT2701_CLK_TOP_SCP_SEL			94
#define	MT2701_CLK_TOP_PMICSPI_SEL		95
#define	MT2701_CLK_TOP_APLL_SEL			96
#define	MT2701_CLK_TOP_HDMI_SEL			97
#define	MT2701_CLK_TOP_TVE_SEL			98
#define	MT2701_CLK_TOP_EMMC_HCLK_SEL		99
#define	MT2701_CLK_TOP_NFI2X_SEL		100
#define	MT2701_CLK_TOP_RTC_SEL			101
#define	MT2701_CLK_TOP_OSD_SEL			102
#define	MT2701_CLK_TOP_NR_SEL			103
#define	MT2701_CLK_TOP_DI_SEL			104
#define	MT2701_CLK_TOP_FLASH_SEL		105
#define	MT2701_CLK_TOP_ASM_M_SEL		106
#define	MT2701_CLK_TOP_ASM_I_SEL		107
#define	MT2701_CLK_TOP_INTDIR_SEL		108
#define	MT2701_CLK_TOP_HDMIRX_BIST_SEL		109
#define	MT2701_CLK_TOP_ETHIF_SEL		110
#define	MT2701_CLK_TOP_MS_CARD_SEL		111
#define	MT2701_CLK_TOP_ASM_H_SEL		112
#define	MT2701_CLK_TOP_SPI1_SEL			113	/*XXXJRT really SPI2?*/
#define	MT2701_CLK_TOP_CMSYS_SEL		114
#define	MT2701_CLK_TOP_MSDC30_3_SEL		115
#define	MT2701_CLK_TOP_HDMIRX26_24_SEL		116
#define	MT2701_CLK_TOP_AUD2DVD_SEL		117
#define	MT2701_CLK_TOP_8BDAC_SEL		118
#define	MT2701_CLK_TOP_SPI2_SEL			119	/*XXXJRT really SPI1?*/
#define	MT2701_CLK_TOP_AUD_MUX1_SEL		120
#define	MT2701_CLK_TOP_AUD_MUX2_SEL		121
#define	MT2701_CLK_TOP_AUDPLL_MUX_SEL		122
#define	MT2701_CLK_TOP_AUD_K1_SRC_SEL		123
#define	MT2701_CLK_TOP_AUD_K2_SRC_SEL		124
#define	MT2701_CLK_TOP_AUD_K3_SRC_SEL		125
#define	MT2701_CLK_TOP_AUD_K4_SRC_SEL		126
#define	MT2701_CLK_TOP_AUD_K5_SRC_SEL		127
#define	MT2701_CLK_TOP_AUD_K6_SRC_SEL		128
#define	MT2701_CLK_TOP_PADMCLK_SEL		129
#define	MT2701_CLK_TOP_AUD_EXTCK1_DIV		130
#define	MT2701_CLK_TOP_AUD_EXTCK2_DIV		131
#define	MT2701_CLK_TOP_AUD_MUX1_DIV		132
#define	MT2701_CLK_TOP_AUD_MUX2_DIV		133
#define	MT2701_CLK_TOP_AUD_K1_SRC_DIV		134
#define	MT2701_CLK_TOP_AUD_K2_SRC_DIV		135
#define	MT2701_CLK_TOP_AUD_K3_SRC_DIV		136
#define	MT2701_CLK_TOP_AUD_K4_SRC_DIV		137
#define	MT2701_CLK_TOP_AUD_K5_SRC_DIV		138
#define	MT2701_CLK_TOP_AUD_K6_SRC_DIV		139
#define	MT2701_CLK_TOP_AUD_I2S1_MCLK		140
#define	MT2701_CLK_TOP_AUD_I2S2_MCLK		141
#define	MT2701_CLK_TOP_AUD_I2S3_MCLK		142
#define	MT2701_CLK_TOP_AUD_I2S4_MCLK		143
#define	MT2701_CLK_TOP_AUD_I2S5_MCLK		144
#define	MT2701_CLK_TOP_AUD_I2S6_MCLK		145
#define	MT2701_CLK_TOP_AUD_48K_TIMING		146
#define	MT2701_CLK_TOP_AUD_44K_TIMING		147

#define	MT2701_CLK_TOP_32K_INTERNAL		148
#define	MT2701_CLK_TOP_32K_EXTERNAL		149
#define	MT2701_CLK_TOP_CLK26M_D8		150
#define	MT2701_CLK_TOP_8BDAC			151
#define	MT2701_CLK_TOP_WBG_DIG_416M		152
#define	MT2701_CLK_TOP_DPI			153
#define	MT2701_CLK_TOP_DSI0_LNTC_DSI		154
#define	MT2701_CLK_TOP_AUD_EXT1			155
#define	MT2701_CLK_TOP_AUD_EXT2			156
#define	MT2701_CLK_TOP_NFI1X_PAD		157
#define	MT2701_CLK_TOP_AXISEL_D4		158

#endif /* _MEDIATEK_MT2701_TOPCKGEN_H_ */
