<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="q4_hw7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sev_seg_display.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sev_seg_display.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sev_seg_display.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sev_seg_display.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sev_seg_display.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sev_seg_display.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sev_seg_display.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sev_seg_display.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sev_seg_display.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sev_seg_display.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sev_seg_display.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sev_seg_display.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sev_seg_display.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sev_seg_display.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sev_seg_display.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sev_seg_display.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sev_seg_display.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sev_seg_display.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sev_seg_display.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sev_seg_display_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sev_seg_display_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sev_seg_display_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sev_seg_display_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sev_seg_display_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sev_seg_display_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sev_seg_display_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sev_seg_display_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sev_seg_display_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sev_seg_display_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sev_seg_display_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sev_seg_display_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sev_seg_display_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_7seg_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_7seg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_7seg_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1594206387" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1594206387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594225787" xil_pn:in_ck="-3804064671918186658" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1594225787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="sev_seg_display.v"/>
      <outfile xil_pn:name="test_7seg.v"/>
    </transform>
    <transform xil_pn:end_ts="1594206387" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1496986037016613044" xil_pn:start_ts="1594206387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594206387" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="928874170283908874" xil_pn:start_ts="1594206387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594206387" xil_pn:in_ck="-2674307348400010662" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2823636608448692417" xil_pn:start_ts="1594206387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/my_rom.ngc"/>
      <outfile xil_pn:name="ipcore_dir/my_rom.v"/>
    </transform>
    <transform xil_pn:end_ts="1594225787" xil_pn:in_ck="-3804064671918186658" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1594225787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="sev_seg_display.v"/>
      <outfile xil_pn:name="test_7seg.v"/>
    </transform>
    <transform xil_pn:end_ts="1594225792" xil_pn:in_ck="8620819164697241476" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6469329929255421609" xil_pn:start_ts="1594225787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_7seg_beh.prj"/>
      <outfile xil_pn:name="test_7seg_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1594225793" xil_pn:in_ck="-2167655871515942300" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1548927646437193126" xil_pn:start_ts="1594225792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_7seg_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1594206068" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1594206068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594206068" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4294563988846304470" xil_pn:start_ts="1594206068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594206068" xil_pn:in_ck="-2674307348400010662" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2823636608448692417" xil_pn:start_ts="1594206068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/my_rom.ngc"/>
      <outfile xil_pn:name="ipcore_dir/my_rom.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594206068" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1885675839094740840" xil_pn:start_ts="1594206068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594206068" xil_pn:in_ck="3981577871347413001" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1594206068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594206068" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5339076521337635895" xil_pn:start_ts="1594206068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594206075" xil_pn:in_ck="-8218666377814216565" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7724638482451937810" xil_pn:start_ts="1594206068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sev_seg_display.lso"/>
      <outfile xil_pn:name="sev_seg_display.ngc"/>
      <outfile xil_pn:name="sev_seg_display.ngr"/>
      <outfile xil_pn:name="sev_seg_display.prj"/>
      <outfile xil_pn:name="sev_seg_display.stx"/>
      <outfile xil_pn:name="sev_seg_display.syr"/>
      <outfile xil_pn:name="sev_seg_display.xst"/>
      <outfile xil_pn:name="sev_seg_display_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1594206075" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2668502561215630013" xil_pn:start_ts="1594206075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594206079" xil_pn:in_ck="-707268547544973105" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9080566341187912256" xil_pn:start_ts="1594206075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sev_seg_display.bld"/>
      <outfile xil_pn:name="sev_seg_display.ngd"/>
      <outfile xil_pn:name="sev_seg_display_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1594206085" xil_pn:in_ck="-6861929480890935928" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4756088955047530681" xil_pn:start_ts="1594206079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sev_seg_display.pcf"/>
      <outfile xil_pn:name="sev_seg_display_map.map"/>
      <outfile xil_pn:name="sev_seg_display_map.mrp"/>
      <outfile xil_pn:name="sev_seg_display_map.ncd"/>
      <outfile xil_pn:name="sev_seg_display_map.ngm"/>
      <outfile xil_pn:name="sev_seg_display_map.xrpt"/>
      <outfile xil_pn:name="sev_seg_display_summary.xml"/>
      <outfile xil_pn:name="sev_seg_display_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1594206094" xil_pn:in_ck="1089235101023955105" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1594206085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sev_seg_display.ncd"/>
      <outfile xil_pn:name="sev_seg_display.pad"/>
      <outfile xil_pn:name="sev_seg_display.par"/>
      <outfile xil_pn:name="sev_seg_display.ptwx"/>
      <outfile xil_pn:name="sev_seg_display.unroutes"/>
      <outfile xil_pn:name="sev_seg_display.xpi"/>
      <outfile xil_pn:name="sev_seg_display_pad.csv"/>
      <outfile xil_pn:name="sev_seg_display_pad.txt"/>
      <outfile xil_pn:name="sev_seg_display_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1594206094" xil_pn:in_ck="-6861929480890936060" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1594206090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sev_seg_display.twr"/>
      <outfile xil_pn:name="sev_seg_display.twx"/>
    </transform>
  </transforms>

</generated_project>
