set clock_constraint { \
    name clk \
    module loop_pipeline \
    port ap_clk \
    period 25 \
    uncertainty 3.125 \
}

set all_path {}

set false_path {}

