{"disclaimer": "TDP skus in Intel\u00ae PDS are provided for what-if analysis and may not represent the latest POR. Refer to the Platform Design Guide (PDG) & External Design Spec (EDS) for the POR skus", "measurementSystem": "Metric", "name": "NVL", "revisions": {"0.7": "invalidate", "0.7.1": "invalidate", "0.4": "invalidate"}, "subName": ["AX"], "type": "Platform Design Guideline", "datasetType": "Collateral", "id": {"guid": "D9D2F94B-B142-4170-B50A-1ED744AE2364", "revision": "0.2", "schema": {"family": "pdg", "revision": "1.6"}, "status": {"id": "published internal", "messageSeverity": "info", "message": "iPDG Rev0.2 released.", "validationStatus": "ERROR", "labelId": "1", "userDisplayName": "Ng, Kai Chong", "userId": "10682168", "date": "2025-08-25T02:45:49.336116Z"}, "origin": "PIER", "name": "PDG"}}