;redcode
;assert 1
	SPL 0, #-404
	CMP -207, <-131
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #252, 20
	SUB @128, 102
	SUB @121, 103
	JMP 210, 65
	JMN @12, #202
	SLT -1, <-20
	SUB -207, <-131
	JMZ -7, @-620
	SUB -207, <-131
	SUB @121, 103
	SPL 12, #10
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	ADD 270, 60
	SPL <121, 103
	SPL <121, 103
	SPL -207, @-131
	SPL -207, @-131
	CMP -207, <-131
	SPL -127, 100
	SPL <121, 103
	SPL -207, @-122
	CMP @0, @2
	CMP @127, 106
	ADD -4, <-20
	ADD 270, 60
	CMP @0, @2
	SUB 152, 20
	ADD -8, <-20
	SLT <-127, 100
	SLT -1, <-20
	SUB @524, 103
	SUB @0, @2
	MOV -7, <-620
	ADD -1, <-20
	SPL -207, @-131
	SUB @121, 103
	SPL <121, 103
	SPL 12, #10
	CMP -207, <-131
	SPL <802, #-0
	SUB @802, <-0
	CMP -207, <-131
	CMP -207, <-131
	SUB 0, 1
	SPL <805, #-30
	SUB @121, 103
	SLT -1, <-20
	ADD 270, 60
