
 PARAMETER VERSION = 2.1.0


 PORT reset = reset, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT clk_in_p = clk_in, DIR = I, SIGIS = CLK, DIFFERENTIAL_POLARITY = P
 PORT clk_in_n = clk_in, DIR = I, SIGIS = CLK, DIFFERENTIAL_POLARITY = N
 PORT uart_tx = uart_tx, DIR = O
 PORT uart_rx = uart_rx, DIR = I
 PORT dma_0_pcie_clk_p_pin = dma_0_pcie_clk_p, DIR = I
 PORT dma_0_pci_exp_2_rxn_pin = dma_0_pci_exp_2_rxn, DIR = I
 PORT dma_0_pci_exp_2_rxp_pin = dma_0_pci_exp_2_rxp, DIR = I
 PORT dma_0_pci_exp_2_txn_pin = dma_0_pci_exp_2_txn, DIR = O
 PORT dma_0_pci_exp_2_txp_pin = dma_0_pci_exp_2_txp, DIR = O
 PORT dma_0_pci_exp_0_txp_pin = dma_0_pci_exp_0_txp, DIR = O
 PORT dma_0_pci_exp_1_rxn_pin = dma_0_pci_exp_1_rxn, DIR = I
 PORT dma_0_pci_exp_0_rxp_pin = dma_0_pci_exp_0_rxp, DIR = I
 PORT dma_0_pci_exp_1_txp_pin = dma_0_pci_exp_1_txp, DIR = O
 PORT dma_0_pci_exp_3_txn_pin = dma_0_pci_exp_3_txn, DIR = O
 PORT dma_0_pci_exp_0_rxn_pin = dma_0_pci_exp_0_rxn, DIR = I
 PORT dma_0_pci_exp_3_rxp_pin = dma_0_pci_exp_3_rxp, DIR = I
 PORT dma_0_pci_exp_0_txn_pin = dma_0_pci_exp_0_txn, DIR = O
 PORT dma_0_pci_exp_1_rxp_pin = dma_0_pci_exp_1_rxp, DIR = I
 PORT dma_0_pci_exp_1_txn_pin = dma_0_pci_exp_1_txn, DIR = O
 PORT dma_0_pcie_clk_n_pin = dma_0_pcie_clk_n, DIR = I
 PORT dma_0_pci_exp_3_txp_pin = dma_0_pci_exp_3_txp, DIR = O
 PORT dma_0_pci_exp_3_rxn_pin = dma_0_pci_exp_3_rxn, DIR = I
 PORT mdc = mdc, DIR = O
 PORT mdio = mdio, DIR = IO
 PORT phy_rstn_1 = phy_rstn_1, DIR = O, RST_POLARITY = 0
 PORT phy_rstn_2 = phy_rstn_2, DIR = O, RST_POLARITY = 0
 PORT phy_rstn_3 = phy_rstn_3, DIR = O, RST_POLARITY = 0
 PORT phy_rstn_4 = phy_rstn_4, DIR = O, RST_POLARITY = 0
 PORT rgmii_txc_0 = nf1_cml_interface_0_rgmii_txc, DIR = O
 PORT rgmii_txd_0 = nf1_cml_interface_0_rgmii_txd, DIR = O, VEC = [3:0]
 PORT rgmii_rxd_0 = nf1_cml_interface_0_rgmii_rxd, DIR = I, VEC = [3:0]
 PORT rgmii_rxc_0 = nf1_cml_interface_0_rgmii_rxc, DIR = I
 PORT rgmii_rx_ctl_0 = nf1_cml_interface_0_rgmii_rx_ctl, DIR = I
 PORT rgmii_tx_ctl_0 = nf1_cml_interface_0_rgmii_tx_ctl, DIR = O
 PORT rgmii_tx_ctl_1 = nf1_cml_interface_1_rgmii_tx_ctl, DIR = O
 PORT rgmii_txd_1 = nf1_cml_interface_1_rgmii_txd, DIR = O, VEC = [3:0]
 PORT rgmii_rxd_1 = nf1_cml_interface_1_rgmii_rxd, DIR = I, VEC = [3:0]
 PORT rgmii_rxc_1 = nf1_cml_interface_1_rgmii_rxc, DIR = I
 PORT rgmii_rx_ctl_1 = nf1_cml_interface_1_rgmii_rx_ctl, DIR = I
 PORT rgmii_txc_1 = nf1_cml_interface_1_rgmii_txc, DIR = O
 PORT rgmii_tx_ctl_2 = nf1_cml_interface_2_rgmii_tx_ctl, DIR = O
 PORT rgmii_txd_2 = nf1_cml_interface_2_rgmii_txd, DIR = O, VEC = [3:0]
 PORT rgmii_rxd_2 = nf1_cml_interface_2_rgmii_rxd, DIR = I, VEC = [3:0]
 PORT rgmii_rxc_2 = nf1_cml_interface_2_rgmii_rxc, DIR = I
 PORT rgmii_rx_ctl_2 = nf1_cml_interface_2_rgmii_rx_ctl, DIR = I
 PORT rgmii_txc_2 = nf1_cml_interface_2_rgmii_txc, DIR = O
 PORT rgmii_tx_ctl_3 = nf1_cml_interface_3_rgmii_tx_ctl, DIR = O
 PORT rgmii_txd_3 = nf1_cml_interface_3_rgmii_txd, DIR = O, VEC = [3:0]
 PORT rgmii_rxd_3 = nf1_cml_interface_3_rgmii_rxd, DIR = I, VEC = [3:0]
 PORT rgmii_rxc_3 = nf1_cml_interface_3_rgmii_rxc, DIR = I
 PORT rgmii_rx_ctl_3 = nf1_cml_interface_3_rgmii_rx_ctl, DIR = I
 PORT rgmii_txc_3 = nf1_cml_interface_3_rgmii_txc, DIR = O


BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT interconnect_aclk = control_clk
 PORT INTERCONNECT_ARESETN = connectnetwork_0_reset_reset_0_Reset_2_adhoc
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 0
 PARAMETER C_ICACHE_BASEADDR = 0X00000000
 PARAMETER C_ICACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_ICACHE = 0
 PARAMETER C_ICACHE_ALWAYS_USED = 0
 PARAMETER C_DCACHE_BASEADDR = 0X00000000
 PARAMETER C_DCACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_DCACHE = 0
 PARAMETER C_DCACHE_ALWAYS_USED = 0
 PARAMETER C_INTERCONNECT_M_AXI_DC_AW_REGISTER = 0
 PARAMETER C_INTERCONNECT_M_AXI_DC_W_REGISTER = 0
 PARAMETER C_USE_HW_MUL = 0
 PARAMETER C_PVR = 1
 BUS_INTERFACE M_AXI_DP = axi_interconnect_0
# BUS_INTERFACE DEBUG = debug_module_0_MBDEBUG_0
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 PORT MB_RESET = microblaze_0_Reset_reset_0_Reset_0_adhoc
 PORT CLK = control_clk
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = sys_bus_reset
 PORT LMB_CLK = control_clk
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = sys_bus_reset
 PORT LMB_CLK = control_clk
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT Ext_Reset_In = reset
 PORT MB_Reset = microblaze_0_Reset_reset_0_Reset_0_adhoc
# PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Slowest_sync_clk = control_clk
 PORT Interconnect_aresetn = connectnetwork_0_reset_reset_0_Reset_2_adhoc
 PORT BUS_STRUCT_RESET = sys_bus_reset
 PORT Dcm_locked = dcm_locked
 PORT Peripheral_aresetn = Peripheral_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT TX = uart_tx
 PORT RX = uart_rx
 PORT S_AXI_ACLK = control_clk
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT1_FREQ = 100000000
 PARAMETER C_CLKOUT2_FREQ = 200000000
 PARAMETER C_CLKOUT3_FREQ = 125000000
 PARAMETER C_CLKOUT4_FREQ = 125000000
 PARAMETER C_CLKOUT4_PHASE = 90
 PORT RST = reset
 PORT CLKIN = clk_in
 PORT LOCKED = dcm_locked
 PORT CLKOUT0 = control_clk
 PORT CLKOUT1 = core_clk
 PORT CLKOUT2 = ref_clk
 PORT CLKOUT3 = gtx_clk
 PORT CLKOUT4 = gtx_clk90
END

BEGIN axi_timebase_wdt
 PARAMETER INSTANCE = axi_timebase_wdt_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x41a00000
 PARAMETER C_HIGHADDR = 0x41a0ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT S_AXI_ACLK = control_clk
END

BEGIN nf1_cml_interface
 PARAMETER INSTANCE = nf1_cml_interface_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_MAC_SEL = 2
 PARAMETER C_DEFAULT_VALUE_ENABLE = 1
 PARAMETER C_DEFAULT_SRC_PORT = 0x01
 PARAMETER C_TX_PAUSE_MAC_ADDR = 0
 PARAMETER C_RX_PAUSE_MAC_ADDR = 0
 PARAMETER C_BASEADDR = 0x77e00000
 PARAMETER C_HIGHADDR = 0x77e0ffff
 PARAMETER C_INCLUDE_IDELAYCTRL = 1
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_AXIS = nf1_cml_interface_0_M_AXIS
 BUS_INTERFACE S_AXIS = nf10_axis_converter_5_M_AXIS
 PORT s_axi_aclk = control_clk
 PORT axi_aclk = core_clk
 PORT refclk = ref_clk
 PORT glbl_rstn = Peripheral_aresetn
 PORT gtx_clk = gtx_clk
 PORT gtx_clk90 = gtx_clk90
 PORT rgmii_rx_ctl = nf1_cml_interface_0_rgmii_rx_ctl
 PORT rgmii_rxc = nf1_cml_interface_0_rgmii_rxc
 PORT rgmii_txc = nf1_cml_interface_0_rgmii_txc
 PORT rgmii_txd = nf1_cml_interface_0_rgmii_txd
 PORT rgmii_tx_ctl = nf1_cml_interface_0_rgmii_tx_ctl
 PORT rgmii_rxd = nf1_cml_interface_0_rgmii_rxd
END

BEGIN nf1_cml_interface
 PARAMETER INSTANCE = nf1_cml_interface_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_MAC_SEL = 2
 PARAMETER C_DEFAULT_VALUE_ENABLE = 1
 PARAMETER C_DEFAULT_SRC_PORT = 0x04
 PARAMETER C_TX_PAUSE_MAC_ADDR = 0
 PARAMETER C_RX_PAUSE_MAC_ADDR = 0
 PARAMETER C_BASEADDR = 0x77e20000
 PARAMETER C_HIGHADDR = 0x77e2ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_AXIS = nf1_cml_interface_1_M_AXIS
 BUS_INTERFACE S_AXIS = nf10_axis_converter_6_M_AXIS
 PORT glbl_rstn = Peripheral_aresetn
 PORT s_axi_aclk = control_clk
 PORT axi_aclk = core_clk
 PORT gtx_clk = gtx_clk
 PORT gtx_clk90 = gtx_clk90
 PORT refclk = ref_clk
 PORT rgmii_txc = nf1_cml_interface_1_rgmii_txc
 PORT rgmii_rxd = nf1_cml_interface_1_rgmii_rxd
 PORT rgmii_rx_ctl = nf1_cml_interface_1_rgmii_rx_ctl
 PORT rgmii_tx_ctl = nf1_cml_interface_1_rgmii_tx_ctl
 PORT rgmii_txd = nf1_cml_interface_1_rgmii_txd
 PORT rgmii_rxc = nf1_cml_interface_1_rgmii_rxc
END

BEGIN nf1_cml_interface
 PARAMETER INSTANCE = nf1_cml_interface_2
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_MAC_SEL = 2
 PARAMETER C_DEFAULT_VALUE_ENABLE = 1
 PARAMETER C_DEFAULT_SRC_PORT = 0x10
 PARAMETER C_TX_PAUSE_MAC_ADDR = 0
 PARAMETER C_RX_PAUSE_MAC_ADDR = 0
 PARAMETER C_BASEADDR = 0x77e40000
 PARAMETER C_HIGHADDR = 0x77e4ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_AXIS = nf1_cml_interface_2_M_AXIS
 BUS_INTERFACE S_AXIS = nf10_axis_converter_7_M_AXIS
 PORT glbl_rstn = Peripheral_aresetn
 PORT s_axi_aclk = control_clk
 PORT axi_aclk = core_clk
 PORT gtx_clk = gtx_clk
 PORT gtx_clk90 = gtx_clk90
 PORT refclk = ref_clk
 PORT rgmii_rx_ctl = nf1_cml_interface_2_rgmii_rx_ctl
 PORT rgmii_txc = nf1_cml_interface_2_rgmii_txc
 PORT rgmii_tx_ctl = nf1_cml_interface_2_rgmii_tx_ctl
 PORT rgmii_txd = nf1_cml_interface_2_rgmii_txd
 PORT rgmii_rxd = nf1_cml_interface_2_rgmii_rxd
 PORT rgmii_rxc = nf1_cml_interface_2_rgmii_rxc
END

BEGIN nf1_cml_interface
 PARAMETER INSTANCE = nf1_cml_interface_3
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_MAC_SEL = 2
 PARAMETER C_DEFAULT_VALUE_ENABLE = 1
 PARAMETER C_DEFAULT_SRC_PORT = 0x40
 PARAMETER C_TX_PAUSE_MAC_ADDR = 0
 PARAMETER C_RX_PAUSE_MAC_ADDR = 0
 PARAMETER C_BASEADDR = 0x77e60000
 PARAMETER C_HIGHADDR = 0x77e6ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_AXIS = nf1_cml_interface_3_M_AXIS
 BUS_INTERFACE S_AXIS = nf10_axis_converter_8_M_AXIS
 PORT glbl_rstn = Peripheral_aresetn
 PORT s_axi_aclk = control_clk
 PORT axi_aclk = core_clk
 PORT gtx_clk = gtx_clk
 PORT gtx_clk90 = gtx_clk90
 PORT refclk = ref_clk
 PORT rgmii_txd = nf1_cml_interface_3_rgmii_txd
 PORT rgmii_rxd = nf1_cml_interface_3_rgmii_rxd
 PORT rgmii_txc = nf1_cml_interface_3_rgmii_txc
 PORT rgmii_rxc = nf1_cml_interface_3_rgmii_rxc
 PORT rgmii_rx_ctl = nf1_cml_interface_3_rgmii_rx_ctl
 PORT rgmii_tx_ctl = nf1_cml_interface_3_rgmii_tx_ctl
END

BEGIN mdio_ctrl
 PARAMETER INSTANCE = mdio_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x7a040000
 PARAMETER C_HIGHADDR = 0x7a04ffff
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT S_AXI_ACLK = control_clk
 PORT mdc = mdc
 PORT mdio = mdio
 PORT phy_rstn = phy_rstn_1 & phy_rstn_2 & phy_rstn_3 & phy_rstn_4
END

# BEGIN mdm
# PARAMETER INSTANCE = debug_module_0
# PARAMETER HW_VER = 2.10.a
# PARAMETER C_INTERCONNECT = 2
# PARAMETER C_BASEADDR = 0x41400000
# PARAMETER C_HIGHADDR = 0x4140ffff
# PARAMETER C_USE_UART = 1
# BUS_INTERFACE S_AXI = axi_interconnect_0
# BUS_INTERFACE MBDEBUG_0 = debug_module_0_MBDEBUG_0
# PORT Debug_SYS_Rst = Debug_SYS_Rst
# PORT S_AXI_ACLK = control_clk
# END
BEGIN dma
 PARAMETER INSTANCE = dma_0
 PARAMETER HW_VER = 1.20.a
 PARAMETER C_M_AXIS_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_DATA_WIDTH = 64
 PARAMETER C_BASEADDR = 0x7d400000
 PARAMETER C_HIGHADDR = 0x7d40ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_AXI = axi_interconnect_0
 BUS_INTERFACE M_AXIS = dma_0_M_AXIS
 BUS_INTERFACE S_AXIS = nf10_axis_converter_9_M_AXIS
 PORT reset_n = Peripheral_aresetn
 PORT pci_exp_3_rxn = dma_0_pci_exp_3_rxn
 PORT pci_exp_3_txn = dma_0_pci_exp_3_txn
 PORT pci_exp_1_rxn = dma_0_pci_exp_1_rxn
 PORT pcie_clk_p = dma_0_pcie_clk_p
 PORT pci_exp_1_txp = dma_0_pci_exp_1_txp
 PORT pci_exp_0_txp = dma_0_pci_exp_0_txp
 PORT pci_exp_0_txn = dma_0_pci_exp_0_txn
 PORT pci_exp_2_rxp = dma_0_pci_exp_2_rxp
 PORT pci_exp_2_txp = dma_0_pci_exp_2_txp
 PORT pcie_clk_n = dma_0_pcie_clk_n
 PORT pci_exp_1_txn = dma_0_pci_exp_1_txn
 PORT pci_exp_1_rxp = dma_0_pci_exp_1_rxp
 PORT pci_exp_2_rxn = dma_0_pci_exp_2_rxn
 PORT pci_exp_0_rxp = dma_0_pci_exp_0_rxp
 PORT pci_exp_2_txn = dma_0_pci_exp_2_txn
 PORT pci_exp_0_rxn = dma_0_pci_exp_0_rxn
 PORT pci_exp_3_rxp = dma_0_pci_exp_3_rxp
 PORT pci_exp_3_txp = dma_0_pci_exp_3_txp
 PORT S_AXI_ACLK = control_clk
 PORT M_AXI_LITE_ACLK = control_clk
 PORT S_AXIS_ACLK = core_clk
 PORT M_AXIS_ACLK = core_clk
END

BEGIN nf10_axis_converter
 PARAMETER INSTANCE = nf10_axis_converter_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXIS_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_DATA_WIDTH = 256
 BUS_INTERFACE S_AXIS = openflow_datapath_0_M_AXIS_0
 BUS_INTERFACE M_AXIS = nf10_axis_converter_0_M_AXIS
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_axis_converter
 PARAMETER INSTANCE = nf10_axis_converter_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXIS_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_DATA_WIDTH = 256
 BUS_INTERFACE S_AXIS = openflow_datapath_0_M_AXIS_1
 BUS_INTERFACE M_AXIS = nf10_axis_converter_1_M_AXIS
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_axis_converter
 PARAMETER INSTANCE = nf10_axis_converter_2
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXIS_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_DATA_WIDTH = 256
 BUS_INTERFACE S_AXIS = openflow_datapath_0_M_AXIS_2
 BUS_INTERFACE M_AXIS = nf10_axis_converter_2_M_AXIS
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_axis_converter
 PARAMETER INSTANCE = nf10_axis_converter_3
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXIS_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_DATA_WIDTH = 256
 BUS_INTERFACE S_AXIS = openflow_datapath_0_M_AXIS_3
 BUS_INTERFACE M_AXIS = nf10_axis_converter_3_M_AXIS
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_axis_converter
 PARAMETER INSTANCE = nf10_axis_converter_4
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXIS_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_DATA_WIDTH = 256
 BUS_INTERFACE S_AXIS = openflow_datapath_0_M_AXIS_4
 BUS_INTERFACE M_AXIS = nf10_axis_converter_4_M_AXIS
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_axis_converter
 PARAMETER INSTANCE = nf10_axis_converter_5
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXIS_DATA_WIDTH = 256
 PARAMETER C_M_AXIS_DATA_WIDTH = 64
 BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_0
 BUS_INTERFACE M_AXIS = nf10_axis_converter_5_M_AXIS
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_axis_converter
 PARAMETER INSTANCE = nf10_axis_converter_6
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXIS_DATA_WIDTH = 256
 PARAMETER C_M_AXIS_DATA_WIDTH = 64
 BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_1
 BUS_INTERFACE M_AXIS = nf10_axis_converter_6_M_AXIS
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_axis_converter
 PARAMETER INSTANCE = nf10_axis_converter_7
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXIS_DATA_WIDTH = 256
 PARAMETER C_M_AXIS_DATA_WIDTH = 64
 BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_2
 BUS_INTERFACE M_AXIS = nf10_axis_converter_7_M_AXIS
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_axis_converter
 PARAMETER INSTANCE = nf10_axis_converter_8
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXIS_DATA_WIDTH = 256
 PARAMETER C_M_AXIS_DATA_WIDTH = 64
 BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_3
 BUS_INTERFACE M_AXIS = nf10_axis_converter_8_M_AXIS
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_axis_converter
 PARAMETER INSTANCE = nf10_axis_converter_9
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXIS_DATA_WIDTH = 256
 PARAMETER C_M_AXIS_DATA_WIDTH = 64
 BUS_INTERFACE S_AXIS = nf10_bram_output_queues_0_M_AXIS_4
 BUS_INTERFACE M_AXIS = nf10_axis_converter_9_M_AXIS
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN nf10_input_arbiter
 PARAMETER INSTANCE = nf10_input_arbiter_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_M_AXIS_DATA_WIDTH = 256
 PARAMETER C_S_AXIS_DATA_WIDTH = 256
 BUS_INTERFACE S_AXIS_0 = nf10_axis_converter_0_M_AXIS
 BUS_INTERFACE S_AXIS_1 = nf10_axis_converter_1_M_AXIS
 BUS_INTERFACE S_AXIS_2 = nf10_axis_converter_2_M_AXIS
 BUS_INTERFACE S_AXIS_3 = nf10_axis_converter_3_M_AXIS
 BUS_INTERFACE S_AXIS_4 = nf10_axis_converter_4_M_AXIS
 BUS_INTERFACE M_AXIS = nf10_input_arbiter_0_M_AXIS
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

# BEGIN nf10_bram_output_queues
# PARAMETER INSTANCE = nf10_bram_output_queues_0
# PARAMETER HW_VER = 1.00.a
# PARAMETER C_M_AXIS_DATA_WIDTH = 256
# PARAMETER C_S_AXIS_DATA_WIDTH = 256
# BUS_INTERFACE M_AXIS_0 = nf10_bram_output_queues_0_M_AXIS_0
# BUS_INTERFACE M_AXIS_1 = nf10_bram_output_queues_0_M_AXIS_1
# BUS_INTERFACE M_AXIS_2 = nf10_bram_output_queues_0_M_AXIS_2
# BUS_INTERFACE M_AXIS_3 = nf10_bram_output_queues_0_M_AXIS_3
# BUS_INTERFACE M_AXIS_4 = nf10_bram_output_queues_0_M_AXIS_4
# BUS_INTERFACE S_AXIS = nf10_input_arbiter_0_M_AXIS
# PORT axi_aclk = core_clk
# PORT axi_resetn = Peripheral_aresetn
# END
BEGIN nf10_bram_output_queues
 PARAMETER INSTANCE = nf10_bram_output_queues_0
 PARAMETER HW_VER = 1.10.a
 PARAMETER C_BASEADDR = 0x7a088000
 PARAMETER C_HIGHADDR = 0x7a088fff
 BUS_INTERFACE M_AXIS_0 = nf10_bram_output_queues_0_M_AXIS_0
 BUS_INTERFACE M_AXIS_1 = nf10_bram_output_queues_0_M_AXIS_1
 BUS_INTERFACE M_AXIS_2 = nf10_bram_output_queues_0_M_AXIS_2
 BUS_INTERFACE M_AXIS_3 = nf10_bram_output_queues_0_M_AXIS_3
 BUS_INTERFACE M_AXIS_4 = nf10_bram_output_queues_0_M_AXIS_4
 BUS_INTERFACE S_AXIS = nf10_input_arbiter_0_M_AXIS
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT axi_aclk = core_clk
 PORT axi_resetn = Peripheral_aresetn
END

BEGIN openflow_datapath
 PARAMETER INSTANCE = openflow_datapath_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_BASEADDR = 0x7a018000
 PARAMETER C_S_AXI_HIGHADDR = 0x7a018fff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE S_AXIS_0 = nf1_cml_interface_0_M_AXIS
 BUS_INTERFACE S_AXIS_1 = nf1_cml_interface_1_M_AXIS
 BUS_INTERFACE S_AXIS_2 = nf1_cml_interface_2_M_AXIS
 BUS_INTERFACE S_AXIS_3 = nf1_cml_interface_3_M_AXIS
 BUS_INTERFACE S_AXIS_4 = dma_0_M_AXIS
 BUS_INTERFACE M_AXIS_0 = openflow_datapath_0_M_AXIS_0
 BUS_INTERFACE M_AXIS_1 = openflow_datapath_0_M_AXIS_1
 BUS_INTERFACE M_AXIS_2 = openflow_datapath_0_M_AXIS_2
 BUS_INTERFACE M_AXIS_3 = openflow_datapath_0_M_AXIS_3
 BUS_INTERFACE M_AXIS_4 = openflow_datapath_0_M_AXIS_4
 PORT aresetn = Peripheral_aresetn
 PORT asclk = core_clk
 PORT aclk = control_clk
END

BEGIN nf10_identifier
 PARAMETER INSTANCE = nf10_identifier_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x7c008000
 PARAMETER C_HIGHADDR = 0x7c008fff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT S_AXI_ACLK = core_clk
 PORT S_AXI_ARESETN = Peripheral_aresetn
END

