#-----------------------------------------------------------
# xsim v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Apr  7 09:48:45 2017
# Process ID: 31841
# Current directory: /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/filterbank_core_hwa/xsim_script.tcl}
# Log file: /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/xsim.log
# Journal file: /home/andreas/github/bachelor_project_HLS/hls/tacle-bench/kernel/filterbank/hls_filterbank/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/filterbank_core_hwa/xsim_script.tcl
source filterbank_core_hwa.tcl
