==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'pe_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1685.875 ; gain = 1230.723 ; free physical = 1459 ; free virtual = 7173
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1685.875 ; gain = 1230.723 ; free physical = 1459 ; free virtual = 7173
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'std::array<ap_int<2>, 2ul>::operator[].1' into 'Weights_Tile<2u, ap_int<2>, 1u>::operator[]' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:166).
INFO: [XFORM 203-603] Inlining function 'Weights_Tile<2u, ap_int<2>, 1u>::operator[]' into 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_uint<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:368).
INFO: [XFORM 203-603] Inlining function 'Identity::operator()<std::array<ap_int<2>, 2ul> >' into 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_uint<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:368).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<2>, 2u>::operator()<ap_uint<4> >' into 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_uint<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:369).
INFO: [XFORM 203-603] Inlining function 'std::array<ap_int<2>, 2ul>::operator[]' into 'mac<2u, ap_uint<8>, std::array<ap_int<2>, 2ul>, Slice<ap_uint<2>, 2u>::Container<ap_uint<4> >, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<2>, 2u>::Container<ap_uint<4> >::operator()' into 'mac<2u, ap_uint<8>, std::array<ap_int<2>, 2ul>, Slice<ap_uint<2>, 2u>::Container<ap_uint<4> >, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169).
INFO: [XFORM 203-603] Inlining function 'mul<ap_int<2>, ap_uint<2> >' into 'mac<2u, ap_uint<8>, std::array<ap_int<2>, 2ul>, Slice<ap_uint<2>, 2u>::Container<ap_uint<4> >, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169).
INFO: [XFORM 203-603] Inlining function 'mac<2u, ap_uint<8>, std::array<ap_int<2>, 2ul>, Slice<ap_uint<2>, 2u>::Container<ap_uint<4> >, ap_resource_lut>' into 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_uint<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1685.875 ; gain = 1230.723 ; free physical = 1505 ; free virtual = 7202
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Caster<ap_uint<2> >::cast<2>' into 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_uint<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/interpret.hpp:216->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378) automatically.
WARNING: [SYNCHK 200-23] /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:164: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1685.875 ; gain = 1230.723 ; free physical = 1498 ; free virtual = 7197
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356) in function 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_uint<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:161) in function 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_uint<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:167) in function 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_uint<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'w.m_weights.V' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:355) automatically.
INFO: [XFORM 203-102] Partitioning array 'wgt_format._M_instance.V' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:368) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp._M_instance.V' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:160) automatically.
INFO: [XFORM 203-602] Inlining function 'Caster<ap_uint<2> >::cast<2>' into 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_uint<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/interpret.hpp:216->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378) automatically.
INFO: [XFORM 203-602] Inlining function 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_uint<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' into 'testbench_pe' (pe_top.cpp:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1685.875 ; gain = 1230.723 ; free physical = 1472 ; free virtual = 7171
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1685.875 ; gain = 1230.723 ; free physical = 1470 ; free virtual = 7170
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'testbench_pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testbench_pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.47 seconds; current allocated memory: 141.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 141.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testbench_pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'pe_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1602.902 ; gain = 1163.754 ; free physical = 1918 ; free virtual = 7582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1602.902 ; gain = 1163.754 ; free physical = 1918 ; free virtual = 7582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'std::array<ap_int<2>, 2ul>::operator[].1' into 'Weights_Tile<2u, ap_int<2>, 1u>::operator[]' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:166).
INFO: [XFORM 203-603] Inlining function 'Weights_Tile<2u, ap_int<2>, 1u>::operator[]' into 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:368).
INFO: [XFORM 203-603] Inlining function 'Identity::operator()<std::array<ap_int<2>, 2ul> >' into 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:368).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_int<2>, 2u>::operator()<ap_uint<4> >' into 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:369).
INFO: [XFORM 203-603] Inlining function 'std::array<ap_int<2>, 2ul>::operator[]' into 'mac<2u, ap_uint<8>, std::array<ap_int<2>, 2ul>, Slice<ap_int<2>, 2u>::Container<ap_uint<4> >, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_int<2>, 2u>::Container<ap_uint<4> >::operator()' into 'mac<2u, ap_uint<8>, std::array<ap_int<2>, 2ul>, Slice<ap_int<2>, 2u>::Container<ap_uint<4> >, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169).
INFO: [XFORM 203-603] Inlining function 'mul<ap_int<2>, ap_int<2> >' into 'mac<2u, ap_uint<8>, std::array<ap_int<2>, 2ul>, Slice<ap_int<2>, 2u>::Container<ap_uint<4> >, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169).
INFO: [XFORM 203-603] Inlining function 'mac<2u, ap_uint<8>, std::array<ap_int<2>, 2ul>, Slice<ap_int<2>, 2u>::Container<ap_uint<4> >, ap_resource_lut>' into 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1602.902 ; gain = 1163.754 ; free physical = 1913 ; free virtual = 7575
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Caster<ap_int<2> >::cast<2>' into 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/interpret.hpp:216->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378) automatically.
WARNING: [SYNCHK 200-23] /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:164: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1602.902 ; gain = 1163.754 ; free physical = 1907 ; free virtual = 7569
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356) in function 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:161) in function 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:167) in function 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'w.m_weights.V' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:355) automatically.
INFO: [XFORM 203-102] Partitioning array 'wgt_format._M_instance.V' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:368) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp._M_instance.V' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:160) automatically.
INFO: [XFORM 203-602] Inlining function 'Caster<ap_int<2> >::cast<2>' into 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/interpret.hpp:216->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378) automatically.
INFO: [XFORM 203-602] Inlining function 'Matrix_Vector_PE_Batch<4u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' into 'testbench_pe' (pe_top.cpp:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1602.902 ; gain = 1163.754 ; free physical = 1885 ; free virtual = 7547
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1602.902 ; gain = 1163.754 ; free physical = 1884 ; free virtual = 7546
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'testbench_pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testbench_pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.33 seconds; current allocated memory: 157.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 158.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testbench_pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testbench_pe/in_V_V' to 'ap_fifo'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'pe_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.906 ; gain = 1227.754 ; free physical = 879 ; free virtual = 7013
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.906 ; gain = 1227.754 ; free physical = 879 ; free virtual = 7013
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'std::array<ap_int<2>, 2ul>::operator[].1' into 'Weights_Tile<2u, ap_int<2>, 1u>::operator[]' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:166).
INFO: [XFORM 203-603] Inlining function 'Weights_Tile<2u, ap_int<2>, 1u>::operator[]' into 'Matrix_Vector_PE_Batch<16u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:368).
INFO: [XFORM 203-603] Inlining function 'Identity::operator()<std::array<ap_int<2>, 2ul> >' into 'Matrix_Vector_PE_Batch<16u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:368).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_int<2>, 2u>::operator()<ap_uint<4> >' into 'Matrix_Vector_PE_Batch<16u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:369).
INFO: [XFORM 203-603] Inlining function 'std::array<ap_int<2>, 2ul>::operator[]' into 'mac<2u, ap_uint<8>, std::array<ap_int<2>, 2ul>, Slice<ap_int<2>, 2u>::Container<ap_uint<4> >, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_int<2>, 2u>::Container<ap_uint<4> >::operator()' into 'mac<2u, ap_uint<8>, std::array<ap_int<2>, 2ul>, Slice<ap_int<2>, 2u>::Container<ap_uint<4> >, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169).
INFO: [XFORM 203-603] Inlining function 'mul<ap_int<2>, ap_int<2> >' into 'mac<2u, ap_uint<8>, std::array<ap_int<2>, 2ul>, Slice<ap_int<2>, 2u>::Container<ap_uint<4> >, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169).
INFO: [XFORM 203-603] Inlining function 'mac<2u, ap_uint<8>, std::array<ap_int<2>, 2ul>, Slice<ap_int<2>, 2u>::Container<ap_uint<4> >, ap_resource_lut>' into 'Matrix_Vector_PE_Batch<16u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1682.906 ; gain = 1227.754 ; free physical = 876 ; free virtual = 7007
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Caster<ap_int<2> >::cast<2>' into 'Matrix_Vector_PE_Batch<16u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/interpret.hpp:216->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378) automatically.
WARNING: [SYNCHK 200-23] /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:164: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1682.906 ; gain = 1227.754 ; free physical = 870 ; free virtual = 7000
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:356) in function 'Matrix_Vector_PE_Batch<16u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:161) in function 'Matrix_Vector_PE_Batch<16u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:167) in function 'Matrix_Vector_PE_Batch<16u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'w.m_weights.V' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:355) automatically.
INFO: [XFORM 203-102] Partitioning array 'wgt_format._M_instance.V' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:368) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp._M_instance.V' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/weights.hpp:160) automatically.
INFO: [XFORM 203-602] Inlining function 'Caster<ap_int<2> >::cast<2>' into 'Matrix_Vector_PE_Batch<16u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' (/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/interpret.hpp:216->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mac.hpp:169->/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/mvau.hpp:378) automatically.
INFO: [XFORM 203-602] Inlining function 'Matrix_Vector_PE_Batch<16u, 64u, 2u, 8u, Slice<ap_int<2>, 2u>, Slice<ap_int<8>, 8u>, Identity, ap_int<2>, ap_uint<4>, ap_uint<8>, ap_resource_lut>' into 'testbench_pe' (pe_top.cpp:29) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1682.906 ; gain = 1227.754 ; free physical = 845 ; free virtual = 6977
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1682.906 ; gain = 1227.754 ; free physical = 844 ; free virtual = 6976
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'testbench_pe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testbench_pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.47 seconds; current allocated memory: 141.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 142.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testbench_pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testbench_pe/in_V_V' to 'ap_fifo'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
