# vsim -c -do "run -all; quit -f" -t 1ps -L /opt/mentor/questa/questasim/uvm-1.1d -L ../../lib/uvmc_lib -l questa.log sc_main sv_main 
# Start time: 10:01:27 on Jun 18,2020
# Loading /tmp/student@ballast_dpi_67903/linux_gcc-5.3.0/export_tramp.so
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.7c linux Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading /home/student/git/hw/third_party_tools/uvmc-2.3.0/examplesa/commands/work/_sc/linux_gcc-5.3.0/systemc.so
# Loading /home/student/git/hw/third_party_tools/uvmc-2.3.0/examplesa/commands/work.sc_main
# Connecting an SC-side proxy port for 'sc_main/top/consumer/in' with lookup string 'foo' for later connection with SV
# Connecting an SC-side proxy chan for 'sc_main/top/consumer/analysis_out' with lookup string 'bar' for later connection with SV
# ** Warning: (vsim-6667) The declared name and constructor argument for instance 'sc_main.top' are different. To enable debug support of simulation objects created by sc_main() the declared name and the constructor argument have to be the same.
# Loading sv_std.std
# Loading /opt/mentor/questa/questasim/uvm-1.1d.uvm_pkg
# Loading ../../lib/uvmc_lib.uvmc_pkg
# Loading work.sv_main_sv_unit(fast)
# Loading work.sv_main(fast)
# Loading /opt/mentor/questa/questasim/uvm-1.1d.questa_uvm_pkg(fast)
# Compiling /tmp/student@ballast_dpi_67903/linux_gcc-5.3.0/exportwrapper.c
# Loading /tmp/student@ballast_dpi_67903/linux_gcc-5.3.0/vsim_auto_compile.so
# Loading /opt/mentor/questa/questasim/uvm-1.1d/linux/uvm_dpi.so
# ** Warning: (vsim-4025) The port '/sc_main/top/uvmc_registry/UVMC_PORT_FOR_sc_main_top_consumer_in' is of an undebuggable type.
# ** Warning: (vsim-4025) The export '/sc_main/top/consumer/in' is of an undebuggable type.
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ----------------------------------------------------------------
# UVMC-2.3
# (C) 2009-2014 Mentor Graphics Corporation
# ----------------------------------------------------------------
# Registering SV-side 'e.prod_out' and lookup string 'foo' for later connection with SC
# Registering SV-side 'e.sb_actual_in' and lookup string 'bar' for later connection with SC
# UVM_INFO @ 0 ns: reporter [RNTST] Running test ...
# UVM_INFO ../src/connect/sv/uvmc_commands.sv(210) @ 0 ns: reporter [UVMC_WAIT_FOR_PHASE] Waiting for phase 'run' to be 'UVM_EQ' to state 'UVM_PHASE_STARTED'. Currently its state is 'UVM_PHASE_DORMANT'
# Connected SC-side 'sc_main/top/consumer/in' to SV-side 'e.prod_out'
# Connected SC-side 'sc_main/top/consumer/analysis_out' to SV-side 'e.sb_actual_in'
# 
# Verbosity = FULL
# UVM_INFO ex_reporting.cpp(158) @ 0 ns: sc_main/top [MY_INFO-NONE] Some none message
# UVM_INFO ex_reporting.cpp(159) @ 0 ns: sc_main/top [MY_INFO-LOW ] Some low  message
# UVM_INFO ex_reporting.cpp(160) @ 0 ns: sc_main/top [MY_INFO-MED ] Some med  message
# UVM_INFO ex_reporting.cpp(161) @ 0 ns: sc_main/top [MY_INFO-HIGH] Some high message
# UVM_INFO ex_reporting.cpp(162) @ 0 ns: sc_main/top [MY_INFO-FULL] Some full message
# 
# Verbosity = HIGH
# UVM_INFO ex_reporting.cpp(158) @ 0 ns: sc_main/top [MY_INFO-NONE] Some none message
# UVM_INFO ex_reporting.cpp(159) @ 0 ns: sc_main/top [MY_INFO-LOW ] Some low  message
# UVM_INFO ex_reporting.cpp(160) @ 0 ns: sc_main/top [MY_INFO-MED ] Some med  message
# UVM_INFO ex_reporting.cpp(161) @ 0 ns: sc_main/top [MY_INFO-HIGH] Some high message
# 
# Verbosity = MEDIUM
# UVM_INFO ex_reporting.cpp(158) @ 0 ns: sc_main/top [MY_INFO-NONE] Some none message
# UVM_INFO ex_reporting.cpp(159) @ 0 ns: sc_main/top [MY_INFO-LOW ] Some low  message
# UVM_INFO ex_reporting.cpp(160) @ 0 ns: sc_main/top [MY_INFO-MED ] Some med  message
# 
# Verbosity = LOW
# UVM_INFO ex_reporting.cpp(158) @ 0 ns: sc_main/top [MY_INFO-NONE] Some none message
# UVM_INFO ex_reporting.cpp(159) @ 0 ns: sc_main/top [MY_INFO-LOW ] Some low  message
# 
# Verbosity = NONE
# UVM_INFO ex_reporting.cpp(158) @ 0 ns: sc_main/top [MY_INFO-NONE] Some none message
# UVM_INFO sv_main.sv(342) @ 1000 ns: e.prod [PRODUCER/STOP_TEST] Stopping the test
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1000 ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report catcher Summary ---
# 
# 
# Number of demoted UVM_FATAL reports  :    0
# Number of demoted UVM_ERROR reports  :    0
# Number of demoted UVM_WARNING reports:    0
# Number of caught UVM_FATAL reports   :    0
# Number of caught UVM_ERROR reports   :    0
# Number of caught UVM_WARNING reports :    0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [MY_INFO-FULL]     1
# [MY_INFO-HIGH]     2
# [MY_INFO-LOW ]     4
# [MY_INFO-MED ]     3
# [MY_INFO-NONE]     5
# [PRODUCER/STOP_TEST]     1
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMC_WAIT_FOR_PHASE]     1
# ** Note: $finish    : /opt/mentor/questa/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 us  Iteration: 55  Instance: /sv_main
# End time: 10:01:31 on Jun 18,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
