--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf constr.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ENET_MDC
------------------+------------+------------+------------+------------+---------------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                           | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)          | Phase  |
------------------+------------+------------+------------+------------+---------------------------+--------+
ENET_MDIO         |   -0.415(F)|      FAST  |    3.056(F)|      SLOW  |Ethernet_Lite_MDC_OBUF_BUFG|   0.000|
Ethernet_Lite_MDIO|   -0.136(F)|      FAST  |    1.802(F)|      SLOW  |Ethernet_Lite_MDC_OBUF_BUFG|   0.000|
LPCreq9           |   -0.734(F)|      FAST  |    3.724(F)|      SLOW  |Ethernet_Lite_MDC_OBUF_BUFG|   0.000|
LPCreq10          |   -0.529(F)|      FAST  |    3.521(F)|      SLOW  |Ethernet_Lite_MDC_OBUF_BUFG|   0.000|
------------------+------------+------------+------------+------------+---------------------------+--------+

Setup/Hold to clock clk
-----------------------------+------------+------------+------------+------------+----------------------+--------+
                             |Max Setup to|  Process   |Max Hold to |  Process   |                      | Clock  |
Source                       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)     | Phase  |
-----------------------------+------------+------------+------------+------------+----------------------+--------+
ENET_TXD<0>                  |    3.873(F)|      SLOW  |   -2.222(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
ENET_TXD<1>                  |    3.710(F)|      SLOW  |   -2.109(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
ENET_TX_EN                   |    4.314(F)|      SLOW  |   -2.289(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_RXD<0>         |    1.840(F)|      SLOW  |   -1.221(F)|      SLOW  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_RXD<1>         |    2.880(F)|      SLOW  |   -2.026(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_RXD<2>         |    2.953(F)|      SLOW  |   -2.092(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_RXD<3>         |    1.823(F)|      SLOW  |   -1.207(F)|      SLOW  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_RX_DV          |    3.847(F)|      SLOW  |   -2.167(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_IN<0>          |    3.436(R)|      SLOW  |   -2.324(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_IN<1>          |    3.708(R)|      SLOW  |   -2.490(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_IN<2>          |    3.501(R)|      SLOW  |   -2.369(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_IN<3>          |    3.561(R)|      SLOW  |   -2.326(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_to_LCD_Pico_D_V          |    2.737(R)|      SLOW  |   -1.795(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_to_LCD_Pico_Ready_Receive|    3.005(R)|      SLOW  |   -2.023(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
reset                        |    3.360(R)|      SLOW  |   -2.290(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
uart_rx                      |    5.494(R)|      SLOW  |   -3.579(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
-----------------------------+------------+------------+------------+------------+----------------------+--------+

Clock ENET_MDC to Pad
------------------+-----------------+------------+-----------------+------------+---------------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                           | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)          | Phase  |
------------------+-----------------+------------+-----------------+------------+---------------------------+--------+
Ethernet_Lite_MDIO|        16.482(F)|      SLOW  |         9.307(F)|      FAST  |Ethernet_Lite_MDC_OBUF_BUFG|   0.000|
------------------+-----------------+------------+-----------------+------------+---------------------------+--------+

Clock clk to Pad
-----------------------------+-----------------+------------+-----------------+------------+----------------------+--------+
                             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                      | Clock  |
Destination                  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)     | Phase  |
-----------------------------+-----------------+------------+-----------------+------------+----------------------+--------+
ENET_CRS                     |        11.740(F)|      SLOW  |         6.662(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
ENET_RXD<0>                  |        11.457(F)|      SLOW  |         6.407(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
ENET_RXD<1>                  |        11.225(F)|      SLOW  |         6.288(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_TXD<0>         |         9.734(F)|      SLOW  |         5.325(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_TXD<1>         |         9.717(F)|      SLOW  |         5.313(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_TXD<2>         |         8.209(F)|      SLOW  |         4.404(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_TXD<3>         |         8.100(F)|      SLOW  |         4.325(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_TX_EN          |        10.559(F)|      SLOW  |         5.814(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LCD_Pico_to_LPC_D_V          |        10.397(R)|      SLOW  |         5.751(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LCD_Pico_to_LPC_Ready_Receive|         9.801(R)|      SLOW  |         5.331(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<0>         |        10.121(R)|      SLOW  |         5.540(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<1>         |        10.277(R)|      SLOW  |         5.634(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<2>         |         9.744(R)|      SLOW  |         5.287(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<3>         |         9.819(R)|      SLOW  |         5.329(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<4>         |         9.704(R)|      SLOW  |         5.283(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<5>         |         9.847(R)|      SLOW  |         5.367(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<6>         |         9.928(R)|      SLOW  |         5.431(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<7>         |        10.670(R)|      SLOW  |         6.045(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
uart_tx                      |        12.646(R)|      SLOW  |         7.170(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
-----------------------------+-----------------+------------+-----------------+------------+----------------------+--------+

Clock to Setup on destination clock ENET_MDC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ENET_MDC       |         |         |         |    5.338|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.365|         |         |    2.244|
---------------+---------+---------+---------+---------+

Pad to Pad
-------------------+-----------------+---------+
Source Pad         |Destination Pad  |  Delay  |
-------------------+-----------------+---------+
ENET_MDC           |Ethernet_Lite_MDC|   12.485|
Ethernet_Lite_RX_ER|ENET_RX_ER       |   11.172|
clk                |ENET_REF_CLK     |    5.718|
-------------------+-----------------+---------+


Analysis completed Wed Nov 11 13:13:29 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 272 MB



