SEA HAL
=======

Hardware abstraction layer for the Spartan Edge Accelerator Board from Seeed.

FPGA
----

The Spartan 7 FPGA on the board is configured using the Slave Serial Mode
described on page 38 of the [7 Series FPGA Configuration Guide][guide].

The `fpga.h` contains four functions for fpga configuration. See the comments in the
header for details.

[guide]: https://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf

TODO: SPI, ARDUINO
