/* Copyright (c) 2025 Ambiq Micro Inc. <www.ambiq.com> */

/dts-v1/;
#include <ambiq/ambiq_apollo510L.dtsi>

#include "apollo510L_eb-pinctrl.dtsi"

/ {
	model = "Ambiq Apollo510L EB";
	compatible = "ambiq,apollo510L_eb";

	chosen {
		zephyr,dtcm = &dtcm;
		zephyr,sram = &sram0;
		zephyr,flash = &flash0;
		zephyr,flash-controller = &flash;
		zephyr,code-partition = &slot0_partition;
		zephyr,console = &uart0;
		zephyr,uart-mcumgr = &uart0;
		zephyr,shell-uart = &uart0;
		zephyr,uart-pipe = &uart0;
		zephyr,entropy = &trng;
		zephyr,bt-hci-ipc = &ipc0;
		zephyr,bt-hci = &bt_hci_ipc0;
		ambiq,xo48m = &xo48m_xtal;
		ambiq,xo32k = &xo32k_xtal;
		ambiq,extrefclk = &extrefclk;
	};

	aliases {
		watchdog0 = &wdt0;
		sdhc0 = &sdio0;
	};

	sram0: memory@SSRAM_BASE_NAME {
		compatible = "mmio-sram";
		reg = <SSRAM_BASE_ADDR 0x180000>;
	};

	sram_no_cache: memory@20200000 {
		compatible = "zephyr,memory-region", "mmio-sram";
		reg = <0x20200000 0x40000>;
		zephyr,memory-region = "SRAM_NO_CACHE";
		zephyr,memory-attr = <( DT_MEM_ARM(ATTR_MPU_RAM_NOCACHE) )>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		/* SRAM allocated for IPC shared memory region. */
		sram_ipc: memory@2023d000 {
			reg = <0x2023d000 0x3000>;
		};
	};
};

&trng {
	status = "okay";
};

&xo48m_xtal {
	clock-frequency = <DT_FREQ_M(48)>;
};

&xo48m_ext {
	clock-frequency = <0>;
};

&xo32k_xtal {
	clock-frequency = <32768>;
};

&xo32k_ext {
	clock-frequency = <0>;
};

&extrefclk {
	clock-frequency = <0>;
};

&itm {
	pinctrl-0 = <&swo_default>;
	pinctrl-names = "default";
};

&adc0 {
	pinctrl-0 = <&adc0_default>;
	pinctrl-names = "default";
	status = "disabled";
};

&timer0 {
	counter0: counter {
		status = "disabled";
	};
};

&timer2 {
	pwm2: pwm {
		pinctrl-0 = <&pwm2_default>;
		pinctrl-names = "default";
		status = "disabled";
	};
};

&rtc0 {
	status = "disabled";
	clock = "XTAL";
};

&uart0 {
	current-speed = <115200>;
	pinctrl-0 = <&uart0_default>;
	pinctrl-1 = <&uart0_sleep>;
	pinctrl-names = "default", "sleep";
	status = "okay";
};

&stimer0 {
	clk-source = <3>;
};

&wdt0 {
	status = "okay";
};

zephyr_udc0: &usb {
	vddusb33-gpios = <&gpio64_95 27 (GPIO_PULL_UP)>;
	status = "okay";
};

&gpio0_31 {
	status = "okay";
};

&gpio32_63 {
	status = "okay";
};

&gpio64_95 {
	status = "okay";
};

&gpio96_119 {
	status = "okay";
};

&ipc0 {
	memory-region = <&sram_ipc>;
	status = "okay";

	bt_hci_ipc0: bt_hci_ipc0 {
		compatible = "zephyr,bt-hci-ipc";
		bt-hci-ipc-name = "am_ipc";
		status = "okay";
	};
};

&mbox {
	status = "okay";
};

&flash0 {
	// By default, the flash write block size is 16 bytes, But if the cache is enabled,
	// the write block size needs to be 32 bytes to match the cache line size.
	write-block-size = <32>;

	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		boot_partition: partition@0 {
			label = "mcuboot";
			reg = <0x00000000 DT_SIZE_K(256)>;
		};

		slot0_partition: partition@40000 {
			label = "image-0";
			reg = <0x40000 DT_SIZE_K(512)>;
		};

		slot1_partition: partition@C0000 {
			label = "image-1";
			reg = <0xC0000 DT_SIZE_K(512)>;
		};

		scratch_partition: partition@140000 {
			label = "image-scratch";
			reg = <0x140000 DT_SIZE_K(32)>;
		};

		storage_partition: partition@148000 {
			label = "storage";
			reg = <0x148000 DT_SIZE_K(32)>;
		};
	};
};

&sdio0 {
	pinctrl-0 = <&sdio0_default>;
	pinctrl-names = "default";
	txdelay = <0>;
	rxdelay = <0>;
	status = "okay";
	mmc {
		compatible = "zephyr,mmc-disk";
		disk-name = "SD2";
		status = "okay";
	};
};

&sdio1 {
	pinctrl-0 = <&sdio1_default>;
	pinctrl-names = "default";
	txdelay = <9>;
	rxdelay = <11>;
	status = "okay";
};
