
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.046914                       # Number of seconds simulated
sim_ticks                                 46914279500                       # Number of ticks simulated
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  53929                       # Simulator instruction rate (inst/s)
host_tick_rate                               28639497                       # Simulator tick rate (ticks/s)
host_mem_usage                                 254456                       # Number of bytes of host memory used
host_seconds                                  1638.10                       # Real time elapsed on the host
sim_insts                                    88340673                       # Number of instructions simulated
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     20277222                       # DTB read hits
system.cpu.dtb.read_misses                      90148                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 20367370                       # DTB read accesses
system.cpu.dtb.write_hits                    14736811                       # DTB write hits
system.cpu.dtb.write_misses                      7252                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                14744063                       # DTB write accesses
system.cpu.dtb.data_hits                     35014033                       # DTB hits
system.cpu.dtb.data_misses                      97400                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 35111433                       # DTB accesses
system.cpu.itb.fetch_hits                    12380499                       # ITB hits
system.cpu.itb.fetch_misses                     10576                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                12391075                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                 4583                       # Number of system calls
system.cpu.numCycles                         93828560                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                      77431415                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                          305691                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        24228941                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                         69599619                       # Number of cycles cpu stages are processed.
system.cpu.activity                         74.177435                       # Percentage of cycles cpu is active
system.cpu.comLoads                          20276638                       # Number of Load instructions committed
system.cpu.comStores                         14613377                       # Number of Store instructions committed
system.cpu.comBranches                       13754477                       # Number of Branches instructions committed
system.cpu.comNops                            8748916                       # Number of Nop instructions committed
system.cpu.comNonSpec                            4583                       # Number of Non-Speculative instructions committed
system.cpu.comInts                           30791227                       # Number of Integer instructions committed
system.cpu.comFloats                           151453                       # Number of Floating Point instructions committed
system.cpu.committedInsts                    88340673                       # Number of Instructions Simulated (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions Simulated (Per-Thread)
system.cpu.committedInsts_total              88340673                       # Number of Instructions Simulated (Total)
system.cpu.cpi                               1.062122                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                           no_value                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         1.062122                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.941512                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                           no_value                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.941512                       # IPC: Total IPC of All Threads
system.cpu.branch_predictor.lookups          18761151                       # Number of BP lookups
system.cpu.branch_predictor.condPredicted     12342012                       # Number of conditional branches predicted
system.cpu.branch_predictor.condIncorrect      4785453                       # Number of conditional branches incorrect
system.cpu.branch_predictor.BTBLookups       15763185                       # Number of BTB lookups
system.cpu.branch_predictor.BTBHits           4708455                       # Number of BTB hits
system.cpu.branch_predictor.usedRAS           1660959                       # Number of times the RAS was used to get a target.
system.cpu.branch_predictor.RASInCorrect         1029                       # Number of incorrect RAS predictions.
system.cpu.branch_predictor.BTBHitPct       29.869947                       # BTB Hit Percentage
system.cpu.branch_predictor.predictedTaken      8112975                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken     10648176                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads     74148043                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites     52319250                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses    126467293                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads        65874                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites       227630                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses       293504                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards       14179622                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                   35053135                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect      4496417                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect       178536                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted        4674953                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted           9097544                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     33.944121                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions         44764178                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies             41107                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.stage0.idleCycles                 41142190                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                  52686370                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               56.151741                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles                 51376338                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                  42452222                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               45.244456                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles                 50789796                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                  43038764                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               45.869577                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles                 71702339                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                  22126221                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization               23.581542                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles                 47784207                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                  46044353                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               49.072855                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.replacements                  83610                       # number of replacements
system.cpu.icache.tagsinuse               1886.858130                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12263478                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  85656                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 143.171266                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0           1886.858130                       # Average occupied blocks per context
system.cpu.icache.occ_percent::0             0.921317                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits               12263478                       # number of ReadReq hits
system.cpu.icache.demand_hits                12263478                       # number of demand (read+write) hits
system.cpu.icache.overall_hits               12263478                       # number of overall hits
system.cpu.icache.ReadReq_misses               116984                       # number of ReadReq misses
system.cpu.icache.demand_misses                116984                       # number of demand (read+write) misses
system.cpu.icache.overall_misses               116984                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency     2068004000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency      2068004000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency     2068004000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses           12380462                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses            12380462                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses           12380462                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate          0.009449                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate           0.009449                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate          0.009449                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 17677.665322                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 17677.665322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 17677.665322                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets      1596000                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets             172                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets  9279.069767                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits             31328                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits              31328                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits             31328                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses           85656                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses            85656                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses           85656                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency   1345401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency   1345401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency   1345401500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006919                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate      0.006919                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate     0.006919                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency 15707.031615                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 15707.031615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 15707.031615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 200251                       # number of replacements
system.cpu.dcache.tagsinuse               4073.105766                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 34126014                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 204347                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 167.000318                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle              486265000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0           4073.105766                       # Average occupied blocks per context
system.cpu.dcache.occ_percent::0             0.994411                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits               20180445                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits              13945569                       # number of WriteReq hits
system.cpu.dcache.demand_hits                34126014                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits               34126014                       # number of overall hits
system.cpu.dcache.ReadReq_misses                96193                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses              667808                       # number of WriteReq misses
system.cpu.dcache.demand_misses                764001                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses               764001                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency     4158649000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency   35332073000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency     39490722000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency    39490722000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses           20276638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses          14613377                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses            34890015                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses           34890015                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate          0.004744                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate         0.045698                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate           0.021897                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate          0.021897                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 43232.345389                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 52907.531806                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency 51689.359045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 51689.359045                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   6330522500                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          124112                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 51006.530392                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks                   161216                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits             35426                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits           524228                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits             559654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits            559654                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses           60767                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses         143580                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses           204347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses          204347                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency   2088724500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency   7254420000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency   9343144500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency   9343144500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.002997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate      0.005857                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate     0.005857                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34372.677605                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 50525.282073                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 45721.955791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 45721.955791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.replacements                148060                       # number of replacements
system.cpu.l2cache.tagsinuse             18663.556927                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                  131331                       # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs                173405                       # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs                  0.757366                       # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0          3005.792321                       # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1         15657.764606                       # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0            0.091730                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1            0.477837                       # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits                103294                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits              161216                       # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits               12270                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits                 115564                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits                115564                       # number of overall hits
system.cpu.l2cache.ReadReq_misses               42939                       # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses            131500                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses               174439                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses              174439                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency    2242306500                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency   6854385000                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency     9096691500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency    9096691500                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses            146233                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses          161216                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses          143770                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses             290003                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses            290003                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate         0.293634                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate       0.914655                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate          0.601508                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate         0.601508                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 52220.743380                       # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 52124.600760                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 52148.266729                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 52148.266729                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks                  120515                       # number of writebacks
system.cpu.l2cache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits                0                       # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses          42939                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses       131500                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses          174439                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses         174439                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency   1718628500                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency   5262711000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency   6981339500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency   6981339500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate     0.293634                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.914655                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate     0.601508                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate     0.601508                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40024.884138                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 40020.615970                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 40021.666600                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 40021.666600                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
