// Seed: 3893024035
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  if (id_4) begin : LABEL_0
    always id_3 <= id_4;
  end else begin : LABEL_0
    assign id_4 = 1;
  end
  tri0 id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  always id_4 <= id_1;
  wire  id_7;
  uwire id_8;
  wire  id_9;
  tri   id_10 = 1;
  assign id_5 = id_8 | id_1;
endmodule
