{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609130287653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609130287654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 28 12:38:07 2020 " "Processing started: Mon Dec 28 12:38:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609130287654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1609130287654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Type -c Type --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Type -c Type --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1609130287654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1609130288387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1609130288387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 Random " "Found entity 1: Random" {  } { { "Random.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/Random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130303526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609130303526 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ascii_gen.v " "Can't analyze file -- file ascii_gen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1609130303531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/video_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/video_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_ram " "Found entity 1: video_ram" {  } { { "memory/video_ram.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory/video_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130303534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609130303534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/font_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/font_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "memory/font_rom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory/font_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130303536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609130303536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/begin_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/begin_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 begin_rom " "Found entity 1: begin_rom" {  } { { "memory/begin_rom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory/begin_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130303539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609130303539 ""}
{ "Warning" "WSGN_SEARCH_FILE" "type.v 1 1 " "Using design file type.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Type " "Found entity 1: Type" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130303732 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130303732 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_n type.v(190) " "Verilog HDL Implicit Net warning at type.v(190): created implicit net for \"reset_n\"" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1609130303733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Type " "Elaborating entity \"Type\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1609130303738 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] type.v(21) " "Output port \"LEDR\[9..1\]\" at type.v(21) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303751 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR type.v(32) " "Output port \"DRAM_ADDR\" at type.v(32) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303751 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA type.v(33) " "Output port \"DRAM_BA\" at type.v(33) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303751 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N type.v(34) " "Output port \"DRAM_CAS_N\" at type.v(34) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303751 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE type.v(35) " "Output port \"DRAM_CKE\" at type.v(35) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303751 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK type.v(36) " "Output port \"DRAM_CLK\" at type.v(36) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303751 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N type.v(37) " "Output port \"DRAM_CS_N\" at type.v(37) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303751 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM type.v(39) " "Output port \"DRAM_LDQM\" at type.v(39) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303751 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N type.v(40) " "Output port \"DRAM_RAS_N\" at type.v(40) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303752 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM type.v(41) " "Output port \"DRAM_UDQM\" at type.v(41) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303752 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N type.v(42) " "Output port \"DRAM_WE_N\" at type.v(42) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303752 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N type.v(48) " "Output port \"TD_RESET_N\" at type.v(48) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303752 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST type.v(76) " "Output port \"ADC_CONVST\" at type.v(76) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303752 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN type.v(77) " "Output port \"ADC_DIN\" at type.v(77) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303752 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK type.v(79) " "Output port \"ADC_SCLK\" at type.v(79) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303752 "|Type"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD type.v(88) " "Output port \"IRDA_TXD\" at type.v(88) has no driver" {  } { { "type.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609130303752 "|Type"}
{ "Warning" "WSGN_SEARCH_FILE" "clkgen.v 1 1 " "Using design file clkgen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/clkgen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130303771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130303771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:my_vgaclk " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:my_vgaclk\"" {  } { { "type.v" "my_vgaclk" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130303772 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_ctrl.v 1 1 " "Using design file vga_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130303792 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130303792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:my_ctrl " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:my_ctrl\"" {  } { { "type.v" "my_ctrl" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130303793 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboard.v 1 1 " "Using design file keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130303810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130303810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:k " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:k\"" {  } { { "type.v" "k" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130303811 ""}
{ "Warning" "WSGN_SEARCH_FILE" "toascii.v 1 1 " "Using design file toascii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 toASCII " "Found entity 1: toASCII" {  } { { "toascii.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/toascii.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130303830 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130303830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toASCII keyboard:k\|toASCII:t1 " "Elaborating entity \"toASCII\" for hierarchy \"keyboard:k\|toASCII:t1\"" {  } { { "keyboard.v" "t1" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/keyboard.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130303830 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "toascii toascii.v(6) " "Verilog HDL warning at toascii.v(6): object toascii used but never assigned" {  } { { "toascii.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/toascii.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1609130303833 "|Type|keyboard:k|toASCII:t1"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_keyboard.v(28) " "Verilog HDL information at ps2_keyboard.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_keyboard.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/ps2_keyboard.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1609130303846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.v 1 1 " "Using design file ps2_keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130303847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130303847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard keyboard:k\|ps2_keyboard:k1 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"keyboard:k\|ps2_keyboard:k1\"" {  } { { "keyboard.v" "k1" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/keyboard.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130303849 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode_hex.v 1 1 " "Using design file decode_hex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hex " "Found entity 1: decode_hex" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/decode_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130303868 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130303868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hex decode_hex:h0 " "Elaborating entity \"decode_hex\" for hierarchy \"decode_hex:h0\"" {  } { { "type.v" "h0" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130303869 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(62) " "Verilog HDL information at memory.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1609130303887 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memory.v 1 1 " "Using design file memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130303890 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130303890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:ctrl_memory " "Elaborating entity \"memory\" for hierarchy \"memory:ctrl_memory\"" {  } { { "type.v" "ctrl_memory" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130303894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt memory.v(126) " "Verilog HDL or VHDL warning at memory.v(126): object \"cnt\" assigned a value but never read" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609130303979 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clear_last memory.v(127) " "Verilog HDL or VHDL warning at memory.v(127): object \"clear_last\" assigned a value but never read" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609130303979 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clear_signal memory.v(128) " "Verilog HDL or VHDL warning at memory.v(128): object \"clear_signal\" assigned a value but never read" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609130303979 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clear_loc memory.v(129) " "Verilog HDL or VHDL warning at memory.v(129): object \"clear_loc\" assigned a value but never read" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609130303979 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "h_addr memory.v(80) " "Verilog HDL Always Construct warning at memory.v(80): variable \"h_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609130303979 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_addr memory.v(80) " "Verilog HDL Always Construct warning at memory.v(80): variable \"v_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609130303979 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 memory.v(80) " "Verilog HDL assignment warning at memory.v(80): truncated value with size 32 to match size of target (12)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303979 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "begin_en memory.v(81) " "Verilog HDL Always Construct warning at memory.v(81): variable \"begin_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609130303979 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_addr memory.v(82) " "Verilog HDL Always Construct warning at memory.v(82): variable \"v_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609130303979 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_q memory.v(82) " "Verilog HDL Always Construct warning at memory.v(82): variable \"v_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609130303979 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v_addr memory.v(84) " "Verilog HDL Always Construct warning at memory.v(84): variable \"v_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609130303979 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "begin_q memory.v(84) " "Verilog HDL Always Construct warning at memory.v(84): variable \"begin_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609130303979 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "font memory.v(89) " "Verilog HDL Always Construct warning at memory.v(89): variable \"font\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609130303980 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blank memory.v(101) " "Verilog HDL Always Construct warning at memory.v(101): variable \"blank\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609130303980 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color memory.v(103) " "Verilog HDL Always Construct warning at memory.v(103): variable \"color\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609130303980 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 memory.v(225) " "Verilog HDL assignment warning at memory.v(225): truncated value with size 32 to match size of target (12)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303980 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 memory.v(239) " "Verilog HDL assignment warning at memory.v(239): truncated value with size 32 to match size of target (12)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303980 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 memory.v(244) " "Verilog HDL assignment warning at memory.v(244): truncated value with size 32 to match size of target (11)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303980 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 memory.v(248) " "Verilog HDL assignment warning at memory.v(248): truncated value with size 32 to match size of target (12)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303980 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 memory.v(259) " "Verilog HDL assignment warning at memory.v(259): truncated value with size 32 to match size of target (11)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303980 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 memory.v(271) " "Verilog HDL assignment warning at memory.v(271): truncated value with size 32 to match size of target (12)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303980 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 memory.v(280) " "Verilog HDL assignment warning at memory.v(280): truncated value with size 32 to match size of target (11)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303980 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 memory.v(281) " "Verilog HDL assignment warning at memory.v(281): truncated value with size 32 to match size of target (11)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303980 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 memory.v(282) " "Verilog HDL assignment warning at memory.v(282): truncated value with size 32 to match size of target (11)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303981 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 memory.v(283) " "Verilog HDL assignment warning at memory.v(283): truncated value with size 32 to match size of target (11)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303981 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 memory.v(284) " "Verilog HDL assignment warning at memory.v(284): truncated value with size 32 to match size of target (11)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303981 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 memory.v(285) " "Verilog HDL assignment warning at memory.v(285): truncated value with size 32 to match size of target (11)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303981 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 memory.v(306) " "Verilog HDL assignment warning at memory.v(306): truncated value with size 32 to match size of target (12)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303981 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 memory.v(420) " "Verilog HDL assignment warning at memory.v(420): truncated value with size 32 to match size of target (29)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303981 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 memory.v(428) " "Verilog HDL assignment warning at memory.v(428): truncated value with size 32 to match size of target (7)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303981 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 memory.v(435) " "Verilog HDL assignment warning at memory.v(435): truncated value with size 32 to match size of target (3)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303981 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 memory.v(448) " "Verilog HDL assignment warning at memory.v(448): truncated value with size 32 to match size of target (9)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303981 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory.v(454) " "Verilog HDL assignment warning at memory.v(454): truncated value with size 32 to match size of target (14)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303981 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory.v(461) " "Verilog HDL assignment warning at memory.v(461): truncated value with size 32 to match size of target (10)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303981 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 memory.v(484) " "Verilog HDL assignment warning at memory.v(484): truncated value with size 32 to match size of target (9)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303981 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 memory.v(491) " "Verilog HDL assignment warning at memory.v(491): truncated value with size 32 to match size of target (14)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303982 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory.v(492) " "Verilog HDL assignment warning at memory.v(492): truncated value with size 32 to match size of target (10)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303982 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 memory.v(496) " "Verilog HDL assignment warning at memory.v(496): truncated value with size 32 to match size of target (12)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303982 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 memory.v(510) " "Verilog HDL assignment warning at memory.v(510): truncated value with size 32 to match size of target (29)" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130303982 "|Type|memory:ctrl_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rand_loc\[11..8\] 0 memory.v(325) " "Net \"rand_loc\[11..8\]\" at memory.v(325) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 325 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609130303982 "|Type|memory:ctrl_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_ram memory:ctrl_memory\|video_ram:vram " "Elaborating entity \"video_ram\" for hierarchy \"memory:ctrl_memory\|video_ram:vram\"" {  } { { "memory.v" "vram" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130303998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:ctrl_memory\|video_ram:vram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:ctrl_memory\|video_ram:vram\|altsyncram:altsyncram_component\"" {  } { { "memory/video_ram.v" "altsyncram_component" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory/video_ram.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:ctrl_memory\|video_ram:vram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:ctrl_memory\|video_ram:vram\|altsyncram:altsyncram_component\"" {  } { { "memory/video_ram.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory/video_ram.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1609130304091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:ctrl_memory\|video_ram:vram\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:ctrl_memory\|video_ram:vram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./memory/video_ram.mif " "Parameter \"init_file\" = \"./memory/video_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2100 " "Parameter \"numwords_a\" = \"2100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2100 " "Parameter \"numwords_b\" = \"2100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 11 " "Parameter \"width_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304092 ""}  } { { "memory/video_ram.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory/video_ram.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1609130304092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0fr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0fr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0fr2 " "Found entity 1: altsyncram_0fr2" {  } { { "db/altsyncram_0fr2.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/db/altsyncram_0fr2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130304170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609130304170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0fr2 memory:ctrl_memory\|video_ram:vram\|altsyncram:altsyncram_component\|altsyncram_0fr2:auto_generated " "Elaborating entity \"altsyncram_0fr2\" for hierarchy \"memory:ctrl_memory\|video_ram:vram\|altsyncram:altsyncram_component\|altsyncram_0fr2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom memory:ctrl_memory\|font_rom:from " "Elaborating entity \"font_rom\" for hierarchy \"memory:ctrl_memory\|font_rom:from\"" {  } { { "memory.v" "from" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:ctrl_memory\|font_rom:from\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:ctrl_memory\|font_rom:from\|altsyncram:altsyncram_component\"" {  } { { "memory/font_rom.v" "altsyncram_component" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory/font_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:ctrl_memory\|font_rom:from\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:ctrl_memory\|font_rom:from\|altsyncram:altsyncram_component\"" {  } { { "memory/font_rom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory/font_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:ctrl_memory\|font_rom:from\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:ctrl_memory\|font_rom:from\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./memory/vga_font.mif " "Parameter \"init_file\" = \"./memory/vga_font.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304223 ""}  } { { "memory/font_rom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory/font_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1609130304223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qfi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qfi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qfi1 " "Found entity 1: altsyncram_qfi1" {  } { { "db/altsyncram_qfi1.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/db/altsyncram_qfi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130304286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609130304286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qfi1 memory:ctrl_memory\|font_rom:from\|altsyncram:altsyncram_component\|altsyncram_qfi1:auto_generated " "Elaborating entity \"altsyncram_qfi1\" for hierarchy \"memory:ctrl_memory\|font_rom:from\|altsyncram:altsyncram_component\|altsyncram_qfi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "begin_rom memory:ctrl_memory\|begin_rom:brom " "Elaborating entity \"begin_rom\" for hierarchy \"memory:ctrl_memory\|begin_rom:brom\"" {  } { { "memory.v" "brom" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:ctrl_memory\|begin_rom:brom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:ctrl_memory\|begin_rom:brom\|altsyncram:altsyncram_component\"" {  } { { "memory/begin_rom.v" "altsyncram_component" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory/begin_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:ctrl_memory\|begin_rom:brom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:ctrl_memory\|begin_rom:brom\|altsyncram:altsyncram_component\"" {  } { { "memory/begin_rom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory/begin_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:ctrl_memory\|begin_rom:brom\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:ctrl_memory\|begin_rom:brom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./memory/begin.mif " "Parameter \"init_file\" = \"./memory/begin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2100 " "Parameter \"numwords_a\" = \"2100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304320 ""}  } { { "memory/begin_rom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory/begin_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1609130304320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g3i1 " "Found entity 1: altsyncram_g3i1" {  } { { "db/altsyncram_g3i1.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/db/altsyncram_g3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130304388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609130304388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g3i1 memory:ctrl_memory\|begin_rom:brom\|altsyncram:altsyncram_component\|altsyncram_g3i1:auto_generated " "Elaborating entity \"altsyncram_g3i1\" for hierarchy \"memory:ctrl_memory\|begin_rom:brom\|altsyncram:altsyncram_component\|altsyncram_g3i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen memory:ctrl_memory\|clkgen:gen_clk2 " "Elaborating entity \"clkgen\" for hierarchy \"memory:ctrl_memory\|clkgen:gen_clk2\"" {  } { { "memory.v" "gen_clk2" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen memory:ctrl_memory\|clkgen:gen_randomclk " "Elaborating entity \"clkgen\" for hierarchy \"memory:ctrl_memory\|clkgen:gen_randomclk\"" {  } { { "memory.v" "gen_randomclk" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random memory:ctrl_memory\|Random:gen_randchar " "Elaborating entity \"Random\" for hierarchy \"memory:ctrl_memory\|Random:gen_randchar\"" {  } { { "memory.v" "gen_randchar" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Random.v(15) " "Verilog HDL assignment warning at Random.v(15): truncated value with size 32 to match size of target (8)" {  } { { "Random.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/Random.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304404 "|Type|memory:ctrl_memory|Random:gen_randchar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Random.v(23) " "Verilog HDL assignment warning at Random.v(23): truncated value with size 32 to match size of target (8)" {  } { { "Random.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/Random.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304404 "|Type|memory:ctrl_memory|Random:gen_randchar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Random.v(28) " "Verilog HDL assignment warning at Random.v(28): truncated value with size 32 to match size of target (8)" {  } { { "Random.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/Random.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304404 "|Type|memory:ctrl_memory|Random:gen_randchar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random memory:ctrl_memory\|Random:gen_randloc " "Elaborating entity \"Random\" for hierarchy \"memory:ctrl_memory\|Random:gen_randloc\"" {  } { { "memory.v" "gen_randloc" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304405 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Random.v(15) " "Verilog HDL assignment warning at Random.v(15): truncated value with size 32 to match size of target (8)" {  } { { "Random.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/Random.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304407 "|Type|memory:ctrl_memory|Random:gen_randloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Random.v(23) " "Verilog HDL assignment warning at Random.v(23): truncated value with size 32 to match size of target (8)" {  } { { "Random.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/Random.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304407 "|Type|memory:ctrl_memory|Random:gen_randloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Random.v(28) " "Verilog HDL assignment warning at Random.v(28): truncated value with size 32 to match size of target (8)" {  } { { "Random.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/Random.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304407 "|Type|memory:ctrl_memory|Random:gen_randloc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random memory:ctrl_memory\|Random:gen_randcolor " "Elaborating entity \"Random\" for hierarchy \"memory:ctrl_memory\|Random:gen_randcolor\"" {  } { { "memory.v" "gen_randcolor" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/memory.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Random.v(15) " "Verilog HDL assignment warning at Random.v(15): truncated value with size 32 to match size of target (8)" {  } { { "Random.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/Random.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304409 "|Type|memory:ctrl_memory|Random:gen_randcolor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Random.v(23) " "Verilog HDL assignment warning at Random.v(23): truncated value with size 32 to match size of target (8)" {  } { { "Random.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/Random.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304409 "|Type|memory:ctrl_memory|Random:gen_randcolor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Random.v(28) " "Verilog HDL assignment warning at Random.v(28): truncated value with size 32 to match size of target (8)" {  } { { "Random.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/Random.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304409 "|Type|memory:ctrl_memory|Random:gen_randcolor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:my_i2c_clk " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:my_i2c_clk\"" {  } { { "type.v" "my_i2c_clk" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304413 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_clk.v 1 1 " "Using design file audio_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk " "Found entity 1: audio_clk" {  } { { "audio_clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/audio_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130304433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130304433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk audio_clk:u1 " "Elaborating entity \"audio_clk\" for hierarchy \"audio_clk:u1\"" {  } { { "type.v" "u1" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304434 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_clk_0002.v 1 1 " "Using design file audio_clk_0002.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk_0002 " "Found entity 1: audio_clk_0002" {  } { { "audio_clk_0002.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/audio_clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130304450 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130304450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk_0002 audio_clk:u1\|audio_clk_0002:audio_clk_inst " "Elaborating entity \"audio_clk_0002\" for hierarchy \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\"" {  } { { "audio_clk.v" "audio_clk_inst" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/audio_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "audio_clk_0002.v" "altera_pll_i" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/audio_clk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304503 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1609130304509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "audio_clk_0002.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/audio_clk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432000 MHz " "Parameter \"output_clock_frequency0\" = \"18.432000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304510 ""}  } { { "audio_clk_0002.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/audio_clk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1609130304510 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_audio_config.v(60) " "Verilog HDL information at i2c_audio_config.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "i2c_audio_config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/i2c_audio_config.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1609130304531 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_audio_config.v 1 1 " "Using design file i2c_audio_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Audio_Config " "Found entity 1: I2C_Audio_Config" {  } { { "i2c_audio_config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/i2c_audio_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130304532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130304532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Audio_Config I2C_Audio_Config:myconfig " "Elaborating entity \"I2C_Audio_Config\" for hierarchy \"I2C_Audio_Config:myconfig\"" {  } { { "type.v" "myconfig" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304534 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "audio_reg i2c_audio_config.v(33) " "Verilog HDL warning at i2c_audio_config.v(33): initial value for variable audio_reg should be constant" {  } { { "i2c_audio_config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/i2c_audio_config.v" 33 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1609130304537 "|Type|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "audio_cmd i2c_audio_config.v(33) " "Verilog HDL warning at i2c_audio_config.v(33): initial value for variable audio_cmd should be constant" {  } { { "i2c_audio_config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/i2c_audio_config.v" 33 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1609130304537 "|Type|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg\[15..9\] 0 i2c_audio_config.v(28) " "Net \"audio_reg\[15..9\]\" at i2c_audio_config.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_audio_config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/i2c_audio_config.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609130304537 "|Type|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd\[15..9\] 0 i2c_audio_config.v(29) " "Net \"audio_cmd\[15..9\]\" at i2c_audio_config.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_audio_config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/i2c_audio_config.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609130304537 "|Type|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "I2C_Controller i2c_controller.v(55) " "Verilog Module Declaration warning at i2c_controller.v(55): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"I2C_Controller\"" {  } { { "i2c_controller.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/i2c_controller.v" 55 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1609130304552 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_controller.v 1 1 " "Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2c_controller.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/i2c_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130304554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130304554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_Audio_Config:myconfig\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_Audio_Config:myconfig\|I2C_Controller:u0\"" {  } { { "i2c_audio_config.v" "u0" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/i2c_audio_config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(78) " "Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/i2c_controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304558 "|Type|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(77) " "Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/i2c_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304558 "|Type|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_controller.v(89) " "Verilog HDL assignment warning at i2c_controller.v(89): truncated value with size 32 to match size of target (6)" {  } { { "i2c_controller.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/i2c_controller.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304558 "|Type|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WSGN_SEARCH_FILE" "i2s_audio.v 1 1 " "Using design file i2s_audio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Audio " "Found entity 1: I2S_Audio" {  } { { "i2s_audio.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/i2s_audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130304572 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130304572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Audio I2S_Audio:myaudio " "Elaborating entity \"I2S_Audio\" for hierarchy \"I2S_Audio:myaudio\"" {  } { { "type.v" "myaudio" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304573 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sin_generator.v 1 1 " "Using design file sin_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sin_Generator " "Found entity 1: Sin_Generator" {  } { { "sin_generator.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/sin_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130304591 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130304591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sin_Generator Sin_Generator:sin_wave " "Elaborating entity \"Sin_Generator\" for hierarchy \"Sin_Generator:sin_wave\"" {  } { { "type.v" "sin_wave" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304591 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sintable sin_generator.v(10) " "Verilog HDL warning at sin_generator.v(10): object sintable used but never assigned" {  } { { "sin_generator.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/sin_generator.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1609130304593 "|Type|Sin_Generator:sin_wave"}
{ "Warning" "WSGN_SEARCH_FILE" "bgm.v 1 1 " "Using design file bgm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bgm " "Found entity 1: bgm" {  } { { "bgm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/bgm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609130304608 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1609130304608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bgm bgm:bm " "Elaborating entity \"bgm\" for hierarchy \"bgm:bm\"" {  } { { "type.v" "bm" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/type.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609130304612 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 23 bgm.v(22) " "Verilog HDL warning at bgm.v(22): number of words (25) in memory file does not match the number of elements in the address range \[0:23\]" {  } { { "bgm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/bgm.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1609130304616 "|Type|bgm:bm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bgm.v(40) " "Verilog HDL assignment warning at bgm.v(40): truncated value with size 32 to match size of target (7)" {  } { { "bgm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/bgm.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304616 "|Type|bgm:bm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bgm.v(45) " "Verilog HDL assignment warning at bgm.v(45): truncated value with size 32 to match size of target (7)" {  } { { "bgm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/bgm.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304616 "|Type|bgm:bm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bgm.v(168) " "Verilog HDL assignment warning at bgm.v(168): truncated value with size 32 to match size of target (8)" {  } { { "bgm.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/bgm.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609130304616 "|Type|bgm:bm"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1609130305386 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/data/Homework/FPGA/Exp/Exp12/Type4.0/Type.map.smsg " "Generated suppressed messages file D:/data/Homework/FPGA/Exp/Exp12/Type4.0/Type.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1609130305481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609130305509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 28 12:38:25 2020 " "Processing ended: Mon Dec 28 12:38:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609130305509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609130305509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609130305509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1609130305509 ""}
