// Seed: 133339996
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5
);
  logic id_6;
  assign id_1 = 1;
  assign #1 id_0 = 1 ? {1, id_3} : id_5;
  assign id_6 = 1;
  logic id_7;
endmodule
