-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Mon Oct 17 11:40:34 2022
-- Host        : LAPTOP-F74GHAFM running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/FPGA/upCoounter2/upCoounter2.srcs/sources_1/bd/upCounter_design/ip/upCounter_design_FNDController_0_0/upCounter_design_FNDController_0_0_sim_netlist.vhdl
-- Design      : upCounter_design_FNDController_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity upCounter_design_FNDController_0_0_DigitDivider is
  port (
    i_value_12_sp_1 : out STD_LOGIC;
    \i_value[12]_0\ : out STD_LOGIC;
    \i_value[12]_1\ : out STD_LOGIC;
    i_value_13_sp_1 : out STD_LOGIC;
    i_value_10_sp_1 : out STD_LOGIC;
    \i_value[13]_0\ : out STD_LOGIC;
    \i_value[13]_1\ : out STD_LOGIC;
    \i_value[13]_2\ : out STD_LOGIC;
    \i_value[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_value[13]_4\ : out STD_LOGIC;
    \i_value[13]_5\ : out STD_LOGIC;
    \i_value[13]_6\ : out STD_LOGIC;
    \i_value[13]_7\ : out STD_LOGIC;
    \i_value[13]_8\ : out STD_LOGIC;
    \i_value[13]_9\ : out STD_LOGIC;
    i_value : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of upCounter_design_FNDController_0_0_DigitDivider : entity is "DigitDivider";
end upCounter_design_FNDController_0_0_DigitDivider;

architecture STRUCTURE of upCounter_design_FNDController_0_0_DigitDivider is
  signal \^i_value[13]_1\ : STD_LOGIC;
  signal \^i_value[13]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_value_10_sn_1 : STD_LOGIC;
  signal i_value_12_sn_1 : STD_LOGIC;
  signal i_value_13_sn_1 : STD_LOGIC;
  signal o_1000 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \o_10000__17_carry__0_i_1_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry__0_i_2_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry__0_i_3_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry__0_i_4_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry__0_i_5_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry__0_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry__0_n_1002\ : STD_LOGIC;
  signal \o_10000__17_carry__0_n_1003\ : STD_LOGIC;
  signal \o_10000__17_carry__0_n_1004\ : STD_LOGIC;
  signal \o_10000__17_carry__0_n_1005\ : STD_LOGIC;
  signal \o_10000__17_carry__0_n_1006\ : STD_LOGIC;
  signal \o_10000__17_carry__0_n_1007\ : STD_LOGIC;
  signal \o_10000__17_carry__0_n_1008\ : STD_LOGIC;
  signal \o_10000__17_carry__1_i_1_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry__1_i_2_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry__1_i_3_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry__1_i_4_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry__1_i_5_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry__1_i_6_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry__1_i_7_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry__1_n_1002\ : STD_LOGIC;
  signal \o_10000__17_carry__1_n_1003\ : STD_LOGIC;
  signal \o_10000__17_carry__1_n_1004\ : STD_LOGIC;
  signal \o_10000__17_carry__1_n_1005\ : STD_LOGIC;
  signal \o_10000__17_carry__1_n_1006\ : STD_LOGIC;
  signal \o_10000__17_carry__1_n_1007\ : STD_LOGIC;
  signal \o_10000__17_carry__1_n_1008\ : STD_LOGIC;
  signal \o_10000__17_carry_i_1_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry_i_2_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry_n_1001\ : STD_LOGIC;
  signal \o_10000__17_carry_n_1002\ : STD_LOGIC;
  signal \o_10000__17_carry_n_1003\ : STD_LOGIC;
  signal \o_10000__17_carry_n_1004\ : STD_LOGIC;
  signal \o_10000__17_carry_n_1005\ : STD_LOGIC;
  signal \o_10000__17_carry_n_1006\ : STD_LOGIC;
  signal \o_10000__17_carry_n_1007\ : STD_LOGIC;
  signal \o_10000__45_carry__0_i_1_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__0_i_2_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__0_i_3_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__0_i_4_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__0_i_5_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__0_i_6_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__0_i_7_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__0_i_8_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__0_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__0_n_1002\ : STD_LOGIC;
  signal \o_10000__45_carry__0_n_1003\ : STD_LOGIC;
  signal \o_10000__45_carry__0_n_1004\ : STD_LOGIC;
  signal \o_10000__45_carry__1_i_1_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__1_i_2_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__1_i_3_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__1_i_4_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__1_i_5_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__1_i_6_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry__1_n_1002\ : STD_LOGIC;
  signal \o_10000__45_carry__1_n_1003\ : STD_LOGIC;
  signal \o_10000__45_carry__1_n_1004\ : STD_LOGIC;
  signal \o_10000__45_carry_i_1_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry_i_2_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry_i_3_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry_i_4_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry_i_5_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry_i_6_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry_i_7_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry_n_1001\ : STD_LOGIC;
  signal \o_10000__45_carry_n_1002\ : STD_LOGIC;
  signal \o_10000__45_carry_n_1003\ : STD_LOGIC;
  signal \o_10000__45_carry_n_1004\ : STD_LOGIC;
  signal \o_10000_carry__0_i_1_n_1001\ : STD_LOGIC;
  signal \o_10000_carry__0_i_2_n_1001\ : STD_LOGIC;
  signal \o_10000_carry__0_i_3_n_1001\ : STD_LOGIC;
  signal \o_10000_carry__0_i_4_n_1001\ : STD_LOGIC;
  signal \o_10000_carry__0_n_1002\ : STD_LOGIC;
  signal \o_10000_carry__0_n_1004\ : STD_LOGIC;
  signal \o_10000_carry__0_n_1007\ : STD_LOGIC;
  signal \o_10000_carry__0_n_1008\ : STD_LOGIC;
  signal o_10000_carry_i_1_n_1001 : STD_LOGIC;
  signal o_10000_carry_i_2_n_1001 : STD_LOGIC;
  signal o_10000_carry_i_3_n_1001 : STD_LOGIC;
  signal o_10000_carry_i_4_n_1001 : STD_LOGIC;
  signal o_10000_carry_i_5_n_1001 : STD_LOGIC;
  signal o_10000_carry_i_6_n_1001 : STD_LOGIC;
  signal o_10000_carry_i_7_n_1001 : STD_LOGIC;
  signal o_10000_carry_i_8_n_1001 : STD_LOGIC;
  signal o_10000_carry_n_1001 : STD_LOGIC;
  signal o_10000_carry_n_1002 : STD_LOGIC;
  signal o_10000_carry_n_1003 : STD_LOGIC;
  signal o_10000_carry_n_1004 : STD_LOGIC;
  signal o_10000_carry_n_1005 : STD_LOGIC;
  signal o_10000_carry_n_1006 : STD_LOGIC;
  signal o_10000_carry_n_1007 : STD_LOGIC;
  signal \o_1000__1_carry__0_i_1_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__0_i_2_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__0_i_3_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__0_i_4_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__0_i_5_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__0_i_6_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__0_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__0_n_1002\ : STD_LOGIC;
  signal \o_1000__1_carry__0_n_1003\ : STD_LOGIC;
  signal \o_1000__1_carry__0_n_1004\ : STD_LOGIC;
  signal \o_1000__1_carry__1_i_10_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_i_11_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_i_12_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_i_13_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_i_14_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_i_1_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_i_2_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_i_3_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_i_4_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_i_5_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_i_6_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_i_7_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_i_8_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_i_9_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__1_n_1002\ : STD_LOGIC;
  signal \o_1000__1_carry__1_n_1003\ : STD_LOGIC;
  signal \o_1000__1_carry__1_n_1004\ : STD_LOGIC;
  signal \o_1000__1_carry__2_i_10_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_i_11_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_i_12_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_i_13_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_i_14_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_i_1_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_i_2_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_i_3_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_i_4_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_i_5_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_i_6_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_i_7_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_i_8_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_i_9_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__2_n_1002\ : STD_LOGIC;
  signal \o_1000__1_carry__2_n_1003\ : STD_LOGIC;
  signal \o_1000__1_carry__2_n_1004\ : STD_LOGIC;
  signal \o_1000__1_carry__2_n_1005\ : STD_LOGIC;
  signal \o_1000__1_carry__2_n_1006\ : STD_LOGIC;
  signal \o_1000__1_carry__3_i_1_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__3_i_2_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__3_i_3_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__3_i_4_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__3_i_5_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__3_i_6_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__3_i_7_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__3_i_8_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__3_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__3_n_1002\ : STD_LOGIC;
  signal \o_1000__1_carry__3_n_1003\ : STD_LOGIC;
  signal \o_1000__1_carry__3_n_1004\ : STD_LOGIC;
  signal \o_1000__1_carry__3_n_1005\ : STD_LOGIC;
  signal \o_1000__1_carry__3_n_1006\ : STD_LOGIC;
  signal \o_1000__1_carry__3_n_1007\ : STD_LOGIC;
  signal \o_1000__1_carry__3_n_1008\ : STD_LOGIC;
  signal \o_1000__1_carry__4_i_1_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__4_i_2_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__4_i_3_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry__4_n_1004\ : STD_LOGIC;
  signal \o_1000__1_carry__4_n_1007\ : STD_LOGIC;
  signal \o_1000__1_carry__4_n_1008\ : STD_LOGIC;
  signal \o_1000__1_carry_i_1_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry_i_2_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry_i_3_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry_n_1001\ : STD_LOGIC;
  signal \o_1000__1_carry_n_1002\ : STD_LOGIC;
  signal \o_1000__1_carry_n_1003\ : STD_LOGIC;
  signal \o_1000__1_carry_n_1004\ : STD_LOGIC;
  signal \o_1000__50_carry__0_i_1_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry__0_i_2_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry__0_i_3_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry__0_i_4_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry__0_i_5_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry__0_i_6_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry__0_i_7_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry__0_i_8_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry__0_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry__0_n_1002\ : STD_LOGIC;
  signal \o_1000__50_carry__0_n_1003\ : STD_LOGIC;
  signal \o_1000__50_carry__0_n_1004\ : STD_LOGIC;
  signal \o_1000__50_carry__0_n_1005\ : STD_LOGIC;
  signal \o_1000__50_carry__0_n_1006\ : STD_LOGIC;
  signal \o_1000__50_carry__0_n_1007\ : STD_LOGIC;
  signal \o_1000__50_carry__0_n_1008\ : STD_LOGIC;
  signal \o_1000__50_carry__1_i_1_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry__1_n_1008\ : STD_LOGIC;
  signal \o_1000__50_carry_i_1_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry_i_2_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry_i_3_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry_i_4_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry_i_5_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry_i_6_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry_i_7_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry_n_1001\ : STD_LOGIC;
  signal \o_1000__50_carry_n_1002\ : STD_LOGIC;
  signal \o_1000__50_carry_n_1003\ : STD_LOGIC;
  signal \o_1000__50_carry_n_1004\ : STD_LOGIC;
  signal \o_1000__50_carry_n_1005\ : STD_LOGIC;
  signal \o_1000__50_carry_n_1006\ : STD_LOGIC;
  signal \o_1000__50_carry_n_1007\ : STD_LOGIC;
  signal \o_1000__50_carry_n_1008\ : STD_LOGIC;
  signal \o_1000__75_carry__0_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry__0_n_1002\ : STD_LOGIC;
  signal \o_1000__75_carry__0_n_1003\ : STD_LOGIC;
  signal \o_1000__75_carry__0_n_1004\ : STD_LOGIC;
  signal \o_1000__75_carry__1_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry__1_n_1002\ : STD_LOGIC;
  signal \o_1000__75_carry__1_n_1003\ : STD_LOGIC;
  signal \o_1000__75_carry__1_n_1004\ : STD_LOGIC;
  signal \o_1000__75_carry_i_1__0_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_1__1_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_1_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_2__0_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_2__1_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_2_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_3__0_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_3__1_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_3_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_4__0_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_4__1_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_4_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_5__0_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_5__1_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_5_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_6__0_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_6__1_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_6_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_7__0_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_7__1_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_7_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_8__0_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_i_8_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_n_1001\ : STD_LOGIC;
  signal \o_1000__75_carry_n_1002\ : STD_LOGIC;
  signal \o_1000__75_carry_n_1003\ : STD_LOGIC;
  signal \o_1000__75_carry_n_1004\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_37_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_38_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_43_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_48_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_55_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_56_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_60_n_1001\ : STD_LOGIC;
  signal \NLW_o_10000__17_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_o_10000__17_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o_10000__45_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_10000__45_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_10000__45_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o_10000__45_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_10000_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_o_10000_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_10000_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_1000__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_1000__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_1000__1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_1000__1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_o_1000__1_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_1000__1_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_1000__50_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_1000__50_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_1000__75_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_1000__75_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_1000__75_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \o_10000__17_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \o_10000__17_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \o_10000__17_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \o_10000__45_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \o_10000__45_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \o_10000__45_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \o_1000__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \o_1000__1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \o_1000__1_carry__1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \o_1000__1_carry__1_i_10\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \o_1000__1_carry__1_i_11\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \o_1000__1_carry__1_i_12\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \o_1000__1_carry__1_i_13\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \o_1000__1_carry__1_i_14\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \o_1000__1_carry__1_i_9\ : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD of \o_1000__1_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \o_1000__1_carry__2_i_10\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \o_1000__1_carry__2_i_11\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \o_1000__1_carry__2_i_12\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \o_1000__1_carry__2_i_13\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \o_1000__1_carry__2_i_14\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \o_1000__1_carry__2_i_9\ : label is "soft_lutpair7";
  attribute ADDER_THRESHOLD of \o_1000__1_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \o_1000__1_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \o_1000__50_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \o_1000__50_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \o_1000__50_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \o_1000__75_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \o_1000__75_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \o_1000__75_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_11\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_24\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_35\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_43\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_48\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_55\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_56\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_8\ : label is "soft_lutpair1";
begin
  \i_value[13]_1\ <= \^i_value[13]_1\;
  \i_value[13]_3\(0) <= \^i_value[13]_3\(0);
  i_value_10_sp_1 <= i_value_10_sn_1;
  i_value_12_sp_1 <= i_value_12_sn_1;
  i_value_13_sp_1 <= i_value_13_sn_1;
\o_10000__17_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_10000__17_carry_n_1001\,
      CO(2) => \o_10000__17_carry_n_1002\,
      CO(1) => \o_10000__17_carry_n_1003\,
      CO(0) => \o_10000__17_carry_n_1004\,
      CYINIT => '0',
      DI(3) => \o_10000__17_carry_i_1_n_1001\,
      DI(2 downto 1) => i_value(11 downto 10),
      DI(0) => '0',
      O(3) => \o_10000__17_carry_n_1005\,
      O(2) => \o_10000__17_carry_n_1006\,
      O(1) => \o_10000__17_carry_n_1007\,
      O(0) => \NLW_o_10000__17_carry_O_UNCONNECTED\(0),
      S(3) => \o_10000__17_carry_i_2_n_1001\,
      S(2 downto 1) => i_value(11 downto 10),
      S(0) => '0'
    );
\o_10000__17_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_10000__17_carry_n_1001\,
      CO(3) => \o_10000__17_carry__0_n_1001\,
      CO(2) => \o_10000__17_carry__0_n_1002\,
      CO(1) => \o_10000__17_carry__0_n_1003\,
      CO(0) => \o_10000__17_carry__0_n_1004\,
      CYINIT => '0',
      DI(3) => \o_10000__17_carry__0_i_1_n_1001\,
      DI(2) => '0',
      DI(1) => o_10000_carry_n_1007,
      DI(0) => '0',
      O(3) => \o_10000__17_carry__0_n_1005\,
      O(2) => \o_10000__17_carry__0_n_1006\,
      O(1) => \o_10000__17_carry__0_n_1007\,
      O(0) => \o_10000__17_carry__0_n_1008\,
      S(3) => \o_10000__17_carry__0_i_2_n_1001\,
      S(2) => \o_10000__17_carry__0_i_3_n_1001\,
      S(1) => \o_10000__17_carry__0_i_4_n_1001\,
      S(0) => \o_10000__17_carry__0_i_5_n_1001\
    );
\o_10000__17_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_value(13),
      I1 => o_10000_carry_n_1006,
      O => \o_10000__17_carry__0_i_1_n_1001\
    );
\o_10000__17_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => o_10000_carry_n_1006,
      I1 => i_value(13),
      I2 => o_10000_carry_n_1005,
      O => \o_10000__17_carry__0_i_2_n_1001\
    );
\o_10000__17_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_value(13),
      I1 => o_10000_carry_n_1006,
      O => \o_10000__17_carry__0_i_3_n_1001\
    );
\o_10000__17_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BFFB400"
    )
        port map (
      I0 => i_value(12),
      I1 => i_value(10),
      I2 => i_value(11),
      I3 => i_value(13),
      I4 => o_10000_carry_n_1007,
      O => \o_10000__17_carry__0_i_4_n_1001\
    );
\o_10000__17_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => i_value(13),
      I1 => i_value(11),
      I2 => i_value(10),
      I3 => i_value(12),
      O => \o_10000__17_carry__0_i_5_n_1001\
    );
\o_10000__17_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_10000__17_carry__0_n_1001\,
      CO(3) => \NLW_o_10000__17_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \o_10000__17_carry__1_n_1002\,
      CO(1) => \o_10000__17_carry__1_n_1003\,
      CO(0) => \o_10000__17_carry__1_n_1004\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \o_10000__17_carry__1_i_1_n_1001\,
      DI(1) => \o_10000__17_carry__1_i_2_n_1001\,
      DI(0) => \o_10000__17_carry__1_i_3_n_1001\,
      O(3) => \o_10000__17_carry__1_n_1005\,
      O(2) => \o_10000__17_carry__1_n_1006\,
      O(1) => \o_10000__17_carry__1_n_1007\,
      O(0) => \o_10000__17_carry__1_n_1008\,
      S(3) => \o_10000__17_carry__1_i_4_n_1001\,
      S(2) => \o_10000__17_carry__1_i_5_n_1001\,
      S(1) => \o_10000__17_carry__1_i_6_n_1001\,
      S(0) => \o_10000__17_carry__1_i_7_n_1001\
    );
\o_10000__17_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_value(13),
      I1 => \o_10000_carry__0_n_1007\,
      O => \o_10000__17_carry__1_i_1_n_1001\
    );
\o_10000__17_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_value(13),
      I1 => \o_10000_carry__0_n_1008\,
      O => \o_10000__17_carry__1_i_2_n_1001\
    );
\o_10000__17_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_value(13),
      I1 => o_10000_carry_n_1005,
      O => \o_10000__17_carry__1_i_3_n_1001\
    );
\o_10000__17_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_value(13),
      I1 => \o_10000_carry__0_n_1002\,
      O => \o_10000__17_carry__1_i_4_n_1001\
    );
\o_10000__17_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \o_10000_carry__0_n_1007\,
      I1 => \o_10000_carry__0_n_1002\,
      I2 => i_value(13),
      O => \o_10000__17_carry__1_i_5_n_1001\
    );
\o_10000__17_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \o_10000_carry__0_n_1008\,
      I1 => \o_10000_carry__0_n_1007\,
      I2 => i_value(13),
      O => \o_10000__17_carry__1_i_6_n_1001\
    );
\o_10000__17_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => o_10000_carry_n_1005,
      I1 => \o_10000_carry__0_n_1008\,
      I2 => i_value(13),
      O => \o_10000__17_carry__1_i_7_n_1001\
    );
\o_10000__17_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_value(12),
      I1 => i_value(10),
      O => \o_10000__17_carry_i_1_n_1001\
    );
\o_10000__17_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_value(12),
      I1 => i_value(10),
      O => \o_10000__17_carry_i_2_n_1001\
    );
\o_10000__45_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_10000__45_carry_n_1001\,
      CO(2) => \o_10000__45_carry_n_1002\,
      CO(1) => \o_10000__45_carry_n_1003\,
      CO(0) => \o_10000__45_carry_n_1004\,
      CYINIT => '0',
      DI(3) => \o_10000__45_carry_i_1_n_1001\,
      DI(2) => \o_10000__45_carry_i_2_n_1001\,
      DI(1) => \o_10000__45_carry_i_3_n_1001\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_o_10000__45_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_10000__45_carry_i_4_n_1001\,
      S(2) => \o_10000__45_carry_i_5_n_1001\,
      S(1) => \o_10000__45_carry_i_6_n_1001\,
      S(0) => \o_10000__45_carry_i_7_n_1001\
    );
\o_10000__45_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_10000__45_carry_n_1001\,
      CO(3) => \o_10000__45_carry__0_n_1001\,
      CO(2) => \o_10000__45_carry__0_n_1002\,
      CO(1) => \o_10000__45_carry__0_n_1003\,
      CO(0) => \o_10000__45_carry__0_n_1004\,
      CYINIT => '0',
      DI(3) => \o_10000__45_carry__0_i_1_n_1001\,
      DI(2) => \o_10000__45_carry__0_i_2_n_1001\,
      DI(1) => \o_10000__45_carry__0_i_3_n_1001\,
      DI(0) => \o_10000__45_carry__0_i_4_n_1001\,
      O(3 downto 0) => \NLW_o_10000__45_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_10000__45_carry__0_i_5_n_1001\,
      S(2) => \o_10000__45_carry__0_i_6_n_1001\,
      S(1) => \o_10000__45_carry__0_i_7_n_1001\,
      S(0) => \o_10000__45_carry__0_i_8_n_1001\
    );
\o_10000__45_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \o_10000__17_carry__0_n_1005\,
      I1 => i_value(9),
      O => \o_10000__45_carry__0_i_1_n_1001\
    );
\o_10000__45_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \o_10000__17_carry__0_n_1006\,
      I1 => i_value(8),
      O => \o_10000__45_carry__0_i_2_n_1001\
    );
\o_10000__45_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \o_10000__17_carry__0_n_1007\,
      I1 => i_value(7),
      O => \o_10000__45_carry__0_i_3_n_1001\
    );
\o_10000__45_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \o_10000__17_carry__0_n_1008\,
      I1 => i_value(6),
      O => \o_10000__45_carry__0_i_4_n_1001\
    );
\o_10000__45_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => i_value(9),
      I1 => \o_10000__17_carry__0_n_1005\,
      I2 => \o_10000__17_carry__1_n_1008\,
      I3 => i_value(10),
      O => \o_10000__45_carry__0_i_5_n_1001\
    );
\o_10000__45_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => i_value(8),
      I1 => \o_10000__17_carry__0_n_1006\,
      I2 => \o_10000__17_carry__0_n_1005\,
      I3 => i_value(9),
      O => \o_10000__45_carry__0_i_6_n_1001\
    );
\o_10000__45_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => i_value(7),
      I1 => \o_10000__17_carry__0_n_1007\,
      I2 => \o_10000__17_carry__0_n_1006\,
      I3 => i_value(8),
      O => \o_10000__45_carry__0_i_7_n_1001\
    );
\o_10000__45_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => i_value(6),
      I1 => \o_10000__17_carry__0_n_1008\,
      I2 => \o_10000__17_carry__0_n_1007\,
      I3 => i_value(7),
      O => \o_10000__45_carry__0_i_8_n_1001\
    );
\o_10000__45_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_10000__45_carry__0_n_1001\,
      CO(3) => \NLW_o_10000__45_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \o_10000__45_carry__1_n_1002\,
      CO(1) => \o_10000__45_carry__1_n_1003\,
      CO(0) => \o_10000__45_carry__1_n_1004\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \o_10000__45_carry__1_i_1_n_1001\,
      DI(1) => \o_10000__45_carry__1_i_2_n_1001\,
      DI(0) => \o_10000__45_carry__1_i_3_n_1001\,
      O(3 downto 0) => \NLW_o_10000__45_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \o_10000__45_carry__1_i_4_n_1001\,
      S(1) => \o_10000__45_carry__1_i_5_n_1001\,
      S(0) => \o_10000__45_carry__1_i_6_n_1001\
    );
\o_10000__45_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_10000__17_carry__1_n_1006\,
      I1 => i_value(12),
      O => \o_10000__45_carry__1_i_1_n_1001\
    );
\o_10000__45_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_10000__17_carry__1_n_1007\,
      I1 => i_value(11),
      O => \o_10000__45_carry__1_i_2_n_1001\
    );
\o_10000__45_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_10000__17_carry__1_n_1008\,
      I1 => i_value(10),
      O => \o_10000__45_carry__1_i_3_n_1001\
    );
\o_10000__45_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => i_value(12),
      I1 => \o_10000__17_carry__1_n_1006\,
      I2 => \o_10000__17_carry__1_n_1005\,
      I3 => i_value(13),
      O => \o_10000__45_carry__1_i_4_n_1001\
    );
\o_10000__45_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => i_value(11),
      I1 => \o_10000__17_carry__1_n_1007\,
      I2 => \o_10000__17_carry__1_n_1006\,
      I3 => i_value(12),
      O => \o_10000__45_carry__1_i_5_n_1001\
    );
\o_10000__45_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => i_value(10),
      I1 => \o_10000__17_carry__1_n_1008\,
      I2 => \o_10000__17_carry__1_n_1007\,
      I3 => i_value(11),
      O => \o_10000__45_carry__1_i_6_n_1001\
    );
\o_10000__45_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \o_10000__17_carry_n_1005\,
      I1 => i_value(5),
      O => \o_10000__45_carry_i_1_n_1001\
    );
\o_10000__45_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_10000__17_carry_n_1006\,
      I1 => i_value(4),
      O => \o_10000__45_carry_i_2_n_1001\
    );
\o_10000__45_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \o_10000__17_carry_n_1007\,
      I1 => i_value(3),
      O => \o_10000__45_carry_i_3_n_1001\
    );
\o_10000__45_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => i_value(5),
      I1 => \o_10000__17_carry_n_1005\,
      I2 => \o_10000__17_carry__0_n_1008\,
      I3 => i_value(6),
      O => \o_10000__45_carry_i_4_n_1001\
    );
\o_10000__45_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => i_value(4),
      I1 => \o_10000__17_carry_n_1006\,
      I2 => \o_10000__17_carry_n_1005\,
      I3 => i_value(5),
      O => \o_10000__45_carry_i_5_n_1001\
    );
\o_10000__45_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => i_value(3),
      I1 => \o_10000__17_carry_n_1007\,
      I2 => \o_10000__17_carry_n_1006\,
      I3 => i_value(4),
      O => \o_10000__45_carry_i_6_n_1001\
    );
\o_10000__45_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_value(3),
      I1 => \o_10000__17_carry_n_1007\,
      O => \o_10000__45_carry_i_7_n_1001\
    );
o_10000_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_10000_carry_n_1001,
      CO(2) => o_10000_carry_n_1002,
      CO(1) => o_10000_carry_n_1003,
      CO(0) => o_10000_carry_n_1004,
      CYINIT => '0',
      DI(3) => o_10000_carry_i_1_n_1001,
      DI(2) => o_10000_carry_i_2_n_1001,
      DI(1) => o_10000_carry_i_3_n_1001,
      DI(0) => o_10000_carry_i_4_n_1001,
      O(3) => o_10000_carry_n_1005,
      O(2) => o_10000_carry_n_1006,
      O(1) => o_10000_carry_n_1007,
      O(0) => NLW_o_10000_carry_O_UNCONNECTED(0),
      S(3) => o_10000_carry_i_5_n_1001,
      S(2) => o_10000_carry_i_6_n_1001,
      S(1) => o_10000_carry_i_7_n_1001,
      S(0) => o_10000_carry_i_8_n_1001
    );
\o_10000_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => o_10000_carry_n_1001,
      CO(3) => \NLW_o_10000_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \o_10000_carry__0_n_1002\,
      CO(1) => \NLW_o_10000_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \o_10000_carry__0_n_1004\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \o_10000_carry__0_i_1_n_1001\,
      DI(0) => \o_10000_carry__0_i_2_n_1001\,
      O(3 downto 2) => \NLW_o_10000_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_10000_carry__0_n_1007\,
      O(0) => \o_10000_carry__0_n_1008\,
      S(3 downto 2) => B"01",
      S(1) => \o_10000_carry__0_i_3_n_1001\,
      S(0) => \o_10000_carry__0_i_4_n_1001\
    );
\o_10000_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_value(11),
      I1 => i_value(12),
      O => \o_10000_carry__0_i_1_n_1001\
    );
\o_10000_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => i_value(10),
      I1 => i_value(12),
      I2 => i_value(11),
      O => \o_10000_carry__0_i_2_n_1001\
    );
\o_10000_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => i_value(11),
      I1 => i_value(12),
      O => \o_10000_carry__0_i_3_n_1001\
    );
\o_10000_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => i_value(10),
      I1 => i_value(11),
      I2 => i_value(12),
      O => \o_10000_carry__0_i_4_n_1001\
    );
o_10000_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => i_value(10),
      I1 => i_value(12),
      I2 => i_value(11),
      O => o_10000_carry_i_1_n_1001
    );
o_10000_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => i_value(10),
      I1 => i_value(12),
      I2 => i_value(11),
      O => o_10000_carry_i_2_n_1001
    );
o_10000_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_value(10),
      I1 => i_value(11),
      O => o_10000_carry_i_3_n_1001
    );
o_10000_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_value(11),
      I1 => i_value(10),
      O => o_10000_carry_i_4_n_1001
    );
o_10000_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => i_value(11),
      I1 => i_value(10),
      I2 => i_value(12),
      O => o_10000_carry_i_5_n_1001
    );
o_10000_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => i_value(11),
      I1 => i_value(10),
      I2 => i_value(12),
      O => o_10000_carry_i_6_n_1001
    );
o_10000_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => i_value(11),
      I1 => i_value(10),
      I2 => i_value(12),
      O => o_10000_carry_i_7_n_1001
    );
o_10000_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => i_value(12),
      I1 => i_value(10),
      I2 => i_value(11),
      O => o_10000_carry_i_8_n_1001
    );
\o_1000__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_1000__1_carry_n_1001\,
      CO(2) => \o_1000__1_carry_n_1002\,
      CO(1) => \o_1000__1_carry_n_1003\,
      CO(0) => \o_1000__1_carry_n_1004\,
      CYINIT => '0',
      DI(3 downto 2) => i_value(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \NLW_o_1000__1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_1000__1_carry_i_1_n_1001\,
      S(2) => \o_1000__1_carry_i_2_n_1001\,
      S(1) => \o_1000__1_carry_i_3_n_1001\,
      S(0) => i_value(0)
    );
\o_1000__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_1000__1_carry_n_1001\,
      CO(3) => \o_1000__1_carry__0_n_1001\,
      CO(2) => \o_1000__1_carry__0_n_1002\,
      CO(1) => \o_1000__1_carry__0_n_1003\,
      CO(0) => \o_1000__1_carry__0_n_1004\,
      CYINIT => '0',
      DI(3) => \o_1000__1_carry__0_i_1_n_1001\,
      DI(2) => \o_1000__1_carry__0_i_2_n_1001\,
      DI(1 downto 0) => i_value(3 downto 2),
      O(3 downto 0) => \NLW_o_1000__1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_1000__1_carry__0_i_3_n_1001\,
      S(2) => \o_1000__1_carry__0_i_4_n_1001\,
      S(1) => \o_1000__1_carry__0_i_5_n_1001\,
      S(0) => \o_1000__1_carry__0_i_6_n_1001\
    );
\o_1000__1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => i_value(7),
      I1 => i_value(0),
      I2 => i_value(2),
      I3 => i_value(5),
      O => \o_1000__1_carry__0_i_1_n_1001\
    );
\o_1000__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_value(1),
      I1 => i_value(4),
      I2 => i_value(6),
      O => \o_1000__1_carry__0_i_2_n_1001\
    );
\o_1000__1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"65A6"
    )
        port map (
      I0 => \o_1000__1_carry__0_i_1_n_1001\,
      I1 => i_value(1),
      I2 => i_value(6),
      I3 => i_value(4),
      O => \o_1000__1_carry__0_i_3_n_1001\
    );
\o_1000__1_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => i_value(6),
      I1 => i_value(4),
      I2 => i_value(1),
      I3 => i_value(5),
      I4 => i_value(0),
      O => \o_1000__1_carry__0_i_4_n_1001\
    );
\o_1000__1_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_value(0),
      I1 => i_value(5),
      I2 => i_value(3),
      O => \o_1000__1_carry__0_i_5_n_1001\
    );
\o_1000__1_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_value(2),
      I1 => i_value(4),
      O => \o_1000__1_carry__0_i_6_n_1001\
    );
\o_1000__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_1000__1_carry__0_n_1001\,
      CO(3) => \o_1000__1_carry__1_n_1001\,
      CO(2) => \o_1000__1_carry__1_n_1002\,
      CO(1) => \o_1000__1_carry__1_n_1003\,
      CO(0) => \o_1000__1_carry__1_n_1004\,
      CYINIT => '0',
      DI(3) => \o_1000__1_carry__1_i_1_n_1001\,
      DI(2) => \o_1000__1_carry__1_i_2_n_1001\,
      DI(1) => \o_1000__1_carry__1_i_3_n_1001\,
      DI(0) => \o_1000__1_carry__1_i_4_n_1001\,
      O(3 downto 0) => \NLW_o_1000__1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_1000__1_carry__1_i_5_n_1001\,
      S(2) => \o_1000__1_carry__1_i_6_n_1001\,
      S(1) => \o_1000__1_carry__1_i_7_n_1001\,
      S(0) => \o_1000__1_carry__1_i_8_n_1001\
    );
\o_1000__1_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8E8E00"
    )
        port map (
      I0 => i_value(2),
      I1 => i_value(4),
      I2 => i_value(9),
      I3 => \o_1000__1_carry__1_i_9_n_1001\,
      I4 => i_value(8),
      O => \o_1000__1_carry__1_i_1_n_1001\
    );
\o_1000__1_carry__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_value(9),
      I1 => i_value(4),
      I2 => i_value(2),
      O => \o_1000__1_carry__1_i_10_n_1001\
    );
\o_1000__1_carry__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_value(8),
      I1 => i_value(3),
      I2 => i_value(1),
      O => \o_1000__1_carry__1_i_11_n_1001\
    );
\o_1000__1_carry__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => i_value(5),
      I1 => i_value(10),
      I2 => i_value(3),
      O => \o_1000__1_carry__1_i_12_n_1001\
    );
\o_1000__1_carry__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => i_value(1),
      I1 => i_value(3),
      I2 => i_value(8),
      O => \o_1000__1_carry__1_i_13_n_1001\
    );
\o_1000__1_carry__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => i_value(2),
      I1 => i_value(4),
      I2 => i_value(9),
      O => \o_1000__1_carry__1_i_14_n_1001\
    );
\o_1000__1_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8E8E00"
    )
        port map (
      I0 => i_value(1),
      I1 => i_value(3),
      I2 => i_value(8),
      I3 => \o_1000__1_carry__1_i_10_n_1001\,
      I4 => i_value(7),
      O => \o_1000__1_carry__1_i_2_n_1001\
    );
\o_1000__1_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EE88E8"
    )
        port map (
      I0 => i_value(6),
      I1 => \o_1000__1_carry__1_i_11_n_1001\,
      I2 => i_value(2),
      I3 => i_value(7),
      I4 => i_value(0),
      O => \o_1000__1_carry__1_i_3_n_1001\
    );
\o_1000__1_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => i_value(0),
      I1 => i_value(7),
      I2 => i_value(2),
      I3 => i_value(6),
      I4 => \o_1000__1_carry__1_i_11_n_1001\,
      O => \o_1000__1_carry__1_i_4_n_1001\
    );
\o_1000__1_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \o_1000__1_carry__1_i_1_n_1001\,
      I1 => i_value(6),
      I2 => i_value(4),
      I3 => i_value(11),
      I4 => i_value(9),
      I5 => \o_1000__1_carry__1_i_12_n_1001\,
      O => \o_1000__1_carry__1_i_5_n_1001\
    );
\o_1000__1_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => i_value(7),
      I1 => \o_1000__1_carry__1_i_10_n_1001\,
      I2 => \o_1000__1_carry__1_i_13_n_1001\,
      I3 => \o_1000__1_carry__1_i_9_n_1001\,
      I4 => i_value(8),
      I5 => \o_1000__1_carry__1_i_14_n_1001\,
      O => \o_1000__1_carry__1_i_6_n_1001\
    );
\o_1000__1_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \o_1000__1_carry__1_i_3_n_1001\,
      I1 => \o_1000__1_carry__1_i_10_n_1001\,
      I2 => i_value(7),
      I3 => i_value(1),
      I4 => i_value(3),
      I5 => i_value(8),
      O => \o_1000__1_carry__1_i_7_n_1001\
    );
\o_1000__1_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996966669999996"
    )
        port map (
      I0 => \o_1000__1_carry__1_i_11_n_1001\,
      I1 => i_value(6),
      I2 => i_value(5),
      I3 => i_value(2),
      I4 => i_value(0),
      I5 => i_value(7),
      O => \o_1000__1_carry__1_i_8_n_1001\
    );
\o_1000__1_carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_value(10),
      I1 => i_value(3),
      I2 => i_value(5),
      O => \o_1000__1_carry__1_i_9_n_1001\
    );
\o_1000__1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_1000__1_carry__1_n_1001\,
      CO(3) => \o_1000__1_carry__2_n_1001\,
      CO(2) => \o_1000__1_carry__2_n_1002\,
      CO(1) => \o_1000__1_carry__2_n_1003\,
      CO(0) => \o_1000__1_carry__2_n_1004\,
      CYINIT => '0',
      DI(3) => \o_1000__1_carry__2_i_1_n_1001\,
      DI(2) => \o_1000__1_carry__2_i_2_n_1001\,
      DI(1) => \o_1000__1_carry__2_i_3_n_1001\,
      DI(0) => \o_1000__1_carry__2_i_4_n_1001\,
      O(3) => \o_1000__1_carry__2_n_1005\,
      O(2) => \o_1000__1_carry__2_n_1006\,
      O(1 downto 0) => \NLW_o_1000__1_carry__2_O_UNCONNECTED\(1 downto 0),
      S(3) => \o_1000__1_carry__2_i_5_n_1001\,
      S(2) => \o_1000__1_carry__2_i_6_n_1001\,
      S(1) => \o_1000__1_carry__2_i_7_n_1001\,
      S(0) => \o_1000__1_carry__2_i_8_n_1001\
    );
\o_1000__1_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB2B2FFB20000B2"
    )
        port map (
      I0 => i_value(8),
      I1 => i_value(13),
      I2 => i_value(6),
      I3 => i_value(9),
      I4 => i_value(7),
      I5 => i_value(12),
      O => \o_1000__1_carry__2_i_1_n_1001\
    );
\o_1000__1_carry__2_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_value(12),
      I1 => i_value(5),
      I2 => i_value(7),
      O => \o_1000__1_carry__2_i_10_n_1001\
    );
\o_1000__1_carry__2_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => i_value(8),
      I1 => i_value(13),
      I2 => i_value(6),
      O => \o_1000__1_carry__2_i_11_n_1001\
    );
\o_1000__1_carry__2_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_value(10),
      I1 => i_value(8),
      O => \o_1000__1_carry__2_i_12_n_1001\
    );
\o_1000__1_carry__2_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => i_value(11),
      I1 => i_value(4),
      I2 => i_value(6),
      O => \o_1000__1_carry__2_i_13_n_1001\
    );
\o_1000__1_carry__2_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => i_value(7),
      I1 => i_value(12),
      I2 => i_value(5),
      O => \o_1000__1_carry__2_i_14_n_1001\
    );
\o_1000__1_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB2B200"
    )
        port map (
      I0 => i_value(7),
      I1 => i_value(12),
      I2 => i_value(5),
      I3 => \o_1000__1_carry__2_i_9_n_1001\,
      I4 => i_value(11),
      O => \o_1000__1_carry__2_i_2_n_1001\
    );
\o_1000__1_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD4D400"
    )
        port map (
      I0 => i_value(11),
      I1 => i_value(4),
      I2 => i_value(6),
      I3 => \o_1000__1_carry__2_i_10_n_1001\,
      I4 => i_value(10),
      O => \o_1000__1_carry__2_i_3_n_1001\
    );
\o_1000__1_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEB2882"
    )
        port map (
      I0 => \o_1000__1_carry__1_i_12_n_1001\,
      I1 => i_value(6),
      I2 => i_value(4),
      I3 => i_value(11),
      I4 => i_value(9),
      O => \o_1000__1_carry__2_i_4_n_1001\
    );
\o_1000__1_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE178877887E11E"
    )
        port map (
      I0 => i_value(12),
      I1 => \o_1000__1_carry__2_i_11_n_1001\,
      I2 => \o_1000__1_carry__2_i_12_n_1001\,
      I3 => i_value(13),
      I4 => i_value(9),
      I5 => i_value(7),
      O => \o_1000__1_carry__2_i_5_n_1001\
    );
\o_1000__1_carry__2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \o_1000__1_carry__2_i_2_n_1001\,
      I1 => i_value(9),
      I2 => i_value(7),
      I3 => i_value(12),
      I4 => \o_1000__1_carry__2_i_11_n_1001\,
      O => \o_1000__1_carry__2_i_6_n_1001\
    );
\o_1000__1_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => i_value(10),
      I1 => \o_1000__1_carry__2_i_10_n_1001\,
      I2 => \o_1000__1_carry__2_i_13_n_1001\,
      I3 => \o_1000__1_carry__2_i_9_n_1001\,
      I4 => i_value(11),
      I5 => \o_1000__1_carry__2_i_14_n_1001\,
      O => \o_1000__1_carry__2_i_7_n_1001\
    );
\o_1000__1_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \o_1000__1_carry__2_i_4_n_1001\,
      I1 => \o_1000__1_carry__2_i_10_n_1001\,
      I2 => i_value(10),
      I3 => i_value(11),
      I4 => i_value(4),
      I5 => i_value(6),
      O => \o_1000__1_carry__2_i_8_n_1001\
    );
\o_1000__1_carry__2_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_value(13),
      I1 => i_value(6),
      I2 => i_value(8),
      O => \o_1000__1_carry__2_i_9_n_1001\
    );
\o_1000__1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_1000__1_carry__2_n_1001\,
      CO(3) => \o_1000__1_carry__3_n_1001\,
      CO(2) => \o_1000__1_carry__3_n_1002\,
      CO(1) => \o_1000__1_carry__3_n_1003\,
      CO(0) => \o_1000__1_carry__3_n_1004\,
      CYINIT => '0',
      DI(3) => \o_1000__1_carry__3_i_1_n_1001\,
      DI(2) => \o_1000__1_carry__3_i_2_n_1001\,
      DI(1) => \o_1000__1_carry__3_i_3_n_1001\,
      DI(0) => \o_1000__1_carry__3_i_4_n_1001\,
      O(3) => \o_1000__1_carry__3_n_1005\,
      O(2) => \o_1000__1_carry__3_n_1006\,
      O(1) => \o_1000__1_carry__3_n_1007\,
      O(0) => \o_1000__1_carry__3_n_1008\,
      S(3) => \o_1000__1_carry__3_i_5_n_1001\,
      S(2) => \o_1000__1_carry__3_i_6_n_1001\,
      S(1) => \o_1000__1_carry__3_i_7_n_1001\,
      S(0) => \o_1000__1_carry__3_i_8_n_1001\
    );
\o_1000__1_carry__3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => i_value(12),
      I1 => i_value(10),
      I2 => i_value(13),
      I3 => i_value(11),
      O => \o_1000__1_carry__3_i_1_n_1001\
    );
\o_1000__1_carry__3_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => i_value(12),
      I1 => i_value(10),
      I2 => i_value(9),
      I3 => i_value(11),
      O => \o_1000__1_carry__3_i_2_n_1001\
    );
\o_1000__1_carry__3_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => i_value(9),
      I1 => i_value(11),
      I2 => i_value(8),
      I3 => i_value(10),
      O => \o_1000__1_carry__3_i_3_n_1001\
    );
\o_1000__1_carry__3_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEFE00E"
    )
        port map (
      I0 => i_value(9),
      I1 => i_value(7),
      I2 => i_value(8),
      I3 => i_value(10),
      I4 => i_value(13),
      O => \o_1000__1_carry__3_i_4_n_1001\
    );
\o_1000__1_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38F1"
    )
        port map (
      I0 => i_value(10),
      I1 => i_value(13),
      I2 => i_value(12),
      I3 => i_value(11),
      O => \o_1000__1_carry__3_i_5_n_1001\
    );
\o_1000__1_carry__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C07E3F81"
    )
        port map (
      I0 => i_value(9),
      I1 => i_value(10),
      I2 => i_value(12),
      I3 => i_value(11),
      I4 => i_value(13),
      O => \o_1000__1_carry__3_i_6_n_1001\
    );
\o_1000__1_carry__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3780FE1"
    )
        port map (
      I0 => i_value(8),
      I1 => i_value(11),
      I2 => i_value(12),
      I3 => i_value(10),
      I4 => i_value(9),
      O => \o_1000__1_carry__3_i_7_n_1001\
    );
\o_1000__1_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA0177E055FE881"
    )
        port map (
      I0 => i_value(13),
      I1 => i_value(7),
      I2 => i_value(8),
      I3 => i_value(10),
      I4 => i_value(9),
      I5 => i_value(11),
      O => \o_1000__1_carry__3_i_8_n_1001\
    );
\o_1000__1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_1000__1_carry__3_n_1001\,
      CO(3 downto 1) => \NLW_o_1000__1_carry__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_1000__1_carry__4_n_1004\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \o_1000__1_carry__4_i_1_n_1001\,
      O(3 downto 2) => \NLW_o_1000__1_carry__4_O_UNCONNECTED\(3 downto 2),
      O(1) => \o_1000__1_carry__4_n_1007\,
      O(0) => \o_1000__1_carry__4_n_1008\,
      S(3 downto 2) => B"00",
      S(1) => \o_1000__1_carry__4_i_2_n_1001\,
      S(0) => \o_1000__1_carry__4_i_3_n_1001\
    );
\o_1000__1_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => i_value(12),
      I1 => i_value(11),
      I2 => i_value(13),
      O => \o_1000__1_carry__4_i_1_n_1001\
    );
\o_1000__1_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_value(13),
      O => \o_1000__1_carry__4_i_2_n_1001\
    );
\o_1000__1_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => i_value(11),
      I1 => i_value(12),
      I2 => i_value(13),
      O => \o_1000__1_carry__4_i_3_n_1001\
    );
\o_1000__1_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_value(1),
      I1 => i_value(3),
      O => \o_1000__1_carry_i_1_n_1001\
    );
\o_1000__1_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_value(0),
      I1 => i_value(2),
      O => \o_1000__1_carry_i_2_n_1001\
    );
\o_1000__1_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_value(1),
      O => \o_1000__1_carry_i_3_n_1001\
    );
\o_1000__50_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_1000__50_carry_n_1001\,
      CO(2) => \o_1000__50_carry_n_1002\,
      CO(1) => \o_1000__50_carry_n_1003\,
      CO(0) => \o_1000__50_carry_n_1004\,
      CYINIT => '0',
      DI(3) => \o_1000__50_carry_i_1_n_1001\,
      DI(2) => \o_1000__50_carry_i_2_n_1001\,
      DI(1) => \o_1000__50_carry_i_3_n_1001\,
      DI(0) => '0',
      O(3) => \o_1000__50_carry_n_1005\,
      O(2) => \o_1000__50_carry_n_1006\,
      O(1) => \o_1000__50_carry_n_1007\,
      O(0) => \o_1000__50_carry_n_1008\,
      S(3) => \o_1000__50_carry_i_4_n_1001\,
      S(2) => \o_1000__50_carry_i_5_n_1001\,
      S(1) => \o_1000__50_carry_i_6_n_1001\,
      S(0) => \o_1000__50_carry_i_7_n_1001\
    );
\o_1000__50_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_1000__50_carry_n_1001\,
      CO(3) => \o_1000__50_carry__0_n_1001\,
      CO(2) => \o_1000__50_carry__0_n_1002\,
      CO(1) => \o_1000__50_carry__0_n_1003\,
      CO(0) => \o_1000__50_carry__0_n_1004\,
      CYINIT => '0',
      DI(3) => \o_1000__50_carry__0_i_1_n_1001\,
      DI(2) => \o_1000__50_carry__0_i_2_n_1001\,
      DI(1) => \o_1000__50_carry__0_i_3_n_1001\,
      DI(0) => \o_1000__50_carry__0_i_4_n_1001\,
      O(3) => \o_1000__50_carry__0_n_1005\,
      O(2) => \o_1000__50_carry__0_n_1006\,
      O(1) => \o_1000__50_carry__0_n_1007\,
      O(0) => \o_1000__50_carry__0_n_1008\,
      S(3) => \o_1000__50_carry__0_i_5_n_1001\,
      S(2) => \o_1000__50_carry__0_i_6_n_1001\,
      S(1) => \o_1000__50_carry__0_i_7_n_1001\,
      S(0) => \o_1000__50_carry__0_i_8_n_1001\
    );
\o_1000__50_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1006\,
      I1 => \o_1000__1_carry__4_n_1008\,
      O => \o_1000__50_carry__0_i_1_n_1001\
    );
\o_1000__50_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1007\,
      I1 => \o_1000__1_carry__3_n_1005\,
      O => \o_1000__50_carry__0_i_2_n_1001\
    );
\o_1000__50_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \o_1000__1_carry__4_n_1007\,
      I1 => \o_1000__1_carry__3_n_1008\,
      I2 => \o_1000__1_carry__3_n_1006\,
      O => \o_1000__50_carry__0_i_3_n_1001\
    );
\o_1000__50_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \o_1000__1_carry__4_n_1008\,
      I1 => \o_1000__1_carry__2_n_1005\,
      I2 => \o_1000__1_carry__3_n_1007\,
      O => \o_1000__50_carry__0_i_4_n_1001\
    );
\o_1000__50_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \o_1000__1_carry__4_n_1008\,
      I1 => \o_1000__1_carry__3_n_1006\,
      I2 => \o_1000__1_carry__4_n_1007\,
      I3 => \o_1000__1_carry__3_n_1005\,
      O => \o_1000__50_carry__0_i_5_n_1001\
    );
\o_1000__50_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1005\,
      I1 => \o_1000__1_carry__3_n_1007\,
      I2 => \o_1000__1_carry__4_n_1008\,
      I3 => \o_1000__1_carry__3_n_1006\,
      O => \o_1000__50_carry__0_i_6_n_1001\
    );
\o_1000__50_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1006\,
      I1 => \o_1000__1_carry__3_n_1008\,
      I2 => \o_1000__1_carry__4_n_1007\,
      I3 => \o_1000__1_carry__3_n_1005\,
      I4 => \o_1000__1_carry__3_n_1007\,
      O => \o_1000__50_carry__0_i_7_n_1001\
    );
\o_1000__50_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1007\,
      I1 => \o_1000__1_carry__2_n_1005\,
      I2 => \o_1000__1_carry__4_n_1008\,
      I3 => \o_1000__1_carry__4_n_1007\,
      I4 => \o_1000__1_carry__3_n_1008\,
      I5 => \o_1000__1_carry__3_n_1006\,
      O => \o_1000__50_carry__0_i_8_n_1001\
    );
\o_1000__50_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_1000__50_carry__0_n_1001\,
      CO(3 downto 0) => \NLW_o_1000__50_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_o_1000__50_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \o_1000__50_carry__1_n_1008\,
      S(3 downto 1) => B"000",
      S(0) => \o_1000__50_carry__1_i_1_n_1001\
    );
\o_1000__50_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1005\,
      I1 => \o_1000__1_carry__4_n_1007\,
      I2 => \o_1000__1_carry__4_n_1008\,
      O => \o_1000__50_carry__1_i_1_n_1001\
    );
\o_1000__50_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1005\,
      I1 => \o_1000__1_carry__2_n_1006\,
      I2 => \o_1000__1_carry__3_n_1008\,
      O => \o_1000__50_carry_i_1_n_1001\
    );
\o_1000__50_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \o_1000__1_carry__2_n_1006\,
      I1 => \o_1000__1_carry__3_n_1008\,
      I2 => \o_1000__1_carry__3_n_1005\,
      O => \o_1000__50_carry_i_2_n_1001\
    );
\o_1000__50_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1007\,
      I1 => \o_1000__1_carry__2_n_1006\,
      O => \o_1000__50_carry_i_3_n_1001\
    );
\o_1000__50_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1008\,
      I1 => \o_1000__1_carry__2_n_1006\,
      I2 => \o_1000__1_carry__3_n_1005\,
      I3 => \o_1000__1_carry__4_n_1008\,
      I4 => \o_1000__1_carry__3_n_1007\,
      I5 => \o_1000__1_carry__2_n_1005\,
      O => \o_1000__50_carry_i_4_n_1001\
    );
\o_1000__50_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1005\,
      I1 => \o_1000__1_carry__3_n_1008\,
      I2 => \o_1000__1_carry__2_n_1006\,
      I3 => \o_1000__1_carry__2_n_1005\,
      I4 => \o_1000__1_carry__3_n_1006\,
      O => \o_1000__50_carry_i_5_n_1001\
    );
\o_1000__50_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \o_1000__1_carry__2_n_1006\,
      I1 => \o_1000__1_carry__3_n_1007\,
      I2 => \o_1000__1_carry__2_n_1005\,
      I3 => \o_1000__1_carry__3_n_1006\,
      O => \o_1000__50_carry_i_6_n_1001\
    );
\o_1000__50_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1007\,
      I1 => \o_1000__1_carry__2_n_1006\,
      O => \o_1000__50_carry_i_7_n_1001\
    );
\o_1000__75_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_1000__75_carry_n_1001\,
      CO(2) => \o_1000__75_carry_n_1002\,
      CO(1) => \o_1000__75_carry_n_1003\,
      CO(0) => \o_1000__75_carry_n_1004\,
      CYINIT => '0',
      DI(3) => \o_1000__75_carry_i_1_n_1001\,
      DI(2) => \o_1000__75_carry_i_2_n_1001\,
      DI(1) => \o_1000__75_carry_i_3_n_1001\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_o_1000__75_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_1000__75_carry_i_4__1_n_1001\,
      S(2) => \o_1000__75_carry_i_5_n_1001\,
      S(1) => \o_1000__75_carry_i_6_n_1001\,
      S(0) => \o_1000__75_carry_i_7_n_1001\
    );
\o_1000__75_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_1000__75_carry_n_1001\,
      CO(3) => \o_1000__75_carry__0_n_1001\,
      CO(2) => \o_1000__75_carry__0_n_1002\,
      CO(1) => \o_1000__75_carry__0_n_1003\,
      CO(0) => \o_1000__75_carry__0_n_1004\,
      CYINIT => '0',
      DI(3) => \o_1000__75_carry_i_1__0_n_1001\,
      DI(2) => \o_1000__75_carry_i_2__0_n_1001\,
      DI(1) => \o_1000__75_carry_i_3__0_n_1001\,
      DI(0) => \o_1000__75_carry_i_4_n_1001\,
      O(3 downto 0) => \NLW_o_1000__75_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_1000__75_carry_i_5__0_n_1001\,
      S(2) => \o_1000__75_carry_i_6__0_n_1001\,
      S(1) => \o_1000__75_carry_i_7__0_n_1001\,
      S(0) => \o_1000__75_carry_i_8_n_1001\
    );
\o_1000__75_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_1000__75_carry__0_n_1001\,
      CO(3) => \o_1000__75_carry__1_n_1001\,
      CO(2) => \o_1000__75_carry__1_n_1002\,
      CO(1) => \o_1000__75_carry__1_n_1003\,
      CO(0) => \o_1000__75_carry__1_n_1004\,
      CYINIT => '0',
      DI(3) => \o_1000__75_carry_i_1__1_n_1001\,
      DI(2) => \o_1000__75_carry_i_2__1_n_1001\,
      DI(1) => \o_1000__75_carry_i_3__1_n_1001\,
      DI(0) => \o_1000__75_carry_i_4__0_n_1001\,
      O(3 downto 0) => \NLW_o_1000__75_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_1000__75_carry_i_5__1_n_1001\,
      S(2) => \o_1000__75_carry_i_6__1_n_1001\,
      S(1) => \o_1000__75_carry_i_7__1_n_1001\,
      S(0) => \o_1000__75_carry_i_8__0_n_1001\
    );
\o_1000__75_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1008\,
      I1 => i_value(4),
      O => \o_1000__75_carry_i_1_n_1001\
    );
\o_1000__75_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_1000__50_carry_n_1005\,
      I1 => i_value(8),
      O => \o_1000__75_carry_i_1__0_n_1001\
    );
\o_1000__75_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_1000__50_carry__0_n_1005\,
      I1 => i_value(12),
      O => \o_1000__75_carry_i_1__1_n_1001\
    );
\o_1000__75_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_1000__1_carry__2_n_1005\,
      I1 => i_value(3),
      O => \o_1000__75_carry_i_2_n_1001\
    );
\o_1000__75_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_1000__50_carry_n_1006\,
      I1 => i_value(7),
      O => \o_1000__75_carry_i_2__0_n_1001\
    );
\o_1000__75_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_1000__50_carry__0_n_1006\,
      I1 => i_value(11),
      O => \o_1000__75_carry_i_2__1_n_1001\
    );
\o_1000__75_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \o_1000__1_carry__2_n_1006\,
      I1 => i_value(2),
      O => \o_1000__75_carry_i_3_n_1001\
    );
\o_1000__75_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \o_1000__50_carry_n_1007\,
      I1 => i_value(6),
      O => \o_1000__75_carry_i_3__0_n_1001\
    );
\o_1000__75_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_1000__50_carry__0_n_1007\,
      I1 => i_value(10),
      O => \o_1000__75_carry_i_3__1_n_1001\
    );
\o_1000__75_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \o_1000__50_carry_n_1008\,
      I1 => i_value(5),
      O => \o_1000__75_carry_i_4_n_1001\
    );
\o_1000__75_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_1000__50_carry__0_n_1008\,
      I1 => i_value(9),
      O => \o_1000__75_carry_i_4__0_n_1001\
    );
\o_1000__75_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => i_value(4),
      I1 => \o_1000__1_carry__3_n_1008\,
      I2 => \o_1000__50_carry_n_1008\,
      I3 => i_value(5),
      O => \o_1000__75_carry_i_4__1_n_1001\
    );
\o_1000__75_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => i_value(3),
      I1 => \o_1000__1_carry__2_n_1005\,
      I2 => \o_1000__1_carry__3_n_1008\,
      I3 => i_value(4),
      O => \o_1000__75_carry_i_5_n_1001\
    );
\o_1000__75_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => i_value(8),
      I1 => \o_1000__50_carry_n_1005\,
      I2 => \o_1000__50_carry__0_n_1008\,
      I3 => i_value(9),
      O => \o_1000__75_carry_i_5__0_n_1001\
    );
\o_1000__75_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => i_value(12),
      I1 => \o_1000__50_carry__0_n_1005\,
      I2 => \o_1000__50_carry__1_n_1008\,
      I3 => i_value(13),
      O => \o_1000__75_carry_i_5__1_n_1001\
    );
\o_1000__75_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => i_value(2),
      I1 => \o_1000__1_carry__2_n_1006\,
      I2 => \o_1000__1_carry__2_n_1005\,
      I3 => i_value(3),
      O => \o_1000__75_carry_i_6_n_1001\
    );
\o_1000__75_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => i_value(7),
      I1 => \o_1000__50_carry_n_1006\,
      I2 => \o_1000__50_carry_n_1005\,
      I3 => i_value(8),
      O => \o_1000__75_carry_i_6__0_n_1001\
    );
\o_1000__75_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => i_value(11),
      I1 => \o_1000__50_carry__0_n_1006\,
      I2 => \o_1000__50_carry__0_n_1005\,
      I3 => i_value(12),
      O => \o_1000__75_carry_i_6__1_n_1001\
    );
\o_1000__75_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_value(2),
      I1 => \o_1000__1_carry__2_n_1006\,
      O => \o_1000__75_carry_i_7_n_1001\
    );
\o_1000__75_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => i_value(6),
      I1 => \o_1000__50_carry_n_1007\,
      I2 => \o_1000__50_carry_n_1006\,
      I3 => i_value(7),
      O => \o_1000__75_carry_i_7__0_n_1001\
    );
\o_1000__75_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => i_value(10),
      I1 => \o_1000__50_carry__0_n_1007\,
      I2 => \o_1000__50_carry__0_n_1006\,
      I3 => i_value(11),
      O => \o_1000__75_carry_i_7__1_n_1001\
    );
\o_1000__75_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => i_value(5),
      I1 => \o_1000__50_carry_n_1008\,
      I2 => \o_1000__50_carry_n_1007\,
      I3 => i_value(6),
      O => \o_1000__75_carry_i_8_n_1001\
    );
\o_1000__75_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => i_value(9),
      I1 => \o_1000__50_carry__0_n_1008\,
      I2 => \o_1000__50_carry__0_n_1007\,
      I3 => i_value(10),
      O => \o_1000__75_carry_i_8__0_n_1001\
    );
\o_fndData[7]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF086719EF0861"
    )
        port map (
      I0 => \o_fndData[7]_INST_0_i_37_n_1001\,
      I1 => o_1000(3),
      I2 => o_1000(2),
      I3 => \o_fndData[7]_INST_0_i_38_n_1001\,
      I4 => \^i_value[13]_1\,
      I5 => \^i_value[13]_3\(0),
      O => \i_value[13]_6\
    );
\o_fndData[7]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF75008A"
    )
        port map (
      I0 => \o_1000__1_carry__2_n_1006\,
      I1 => i_value(13),
      I2 => \o_1000__50_carry__1_n_1008\,
      I3 => \o_1000__75_carry__1_n_1001\,
      I4 => \o_1000__1_carry__2_n_1005\,
      O => \^i_value[13]_3\(0)
    );
\o_fndData[7]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E32328B"
    )
        port map (
      I0 => \^i_value[13]_1\,
      I1 => \o_fndData[7]_INST_0_i_38_n_1001\,
      I2 => o_1000(2),
      I3 => o_1000(3),
      I4 => \o_fndData[7]_INST_0_i_37_n_1001\,
      I5 => \^i_value[13]_3\(0),
      O => \i_value[13]_2\
    );
\o_fndData[7]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DF2F20D"
    )
        port map (
      I0 => \o_1000__1_carry__2_n_1006\,
      I1 => \o_fndData[7]_INST_0_i_43_n_1001\,
      I2 => \o_1000__1_carry__2_n_1005\,
      I3 => \o_1000__1_carry__3_n_1008\,
      I4 => \^i_value[13]_1\,
      O => \i_value[13]_5\
    );
\o_fndData[7]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C369C369693CC369"
    )
        port map (
      I0 => \^i_value[13]_1\,
      I1 => \o_fndData[7]_INST_0_i_37_n_1001\,
      I2 => \o_1000__1_carry__3_n_1007\,
      I3 => \o_1000__1_carry__3_n_1008\,
      I4 => \o_fndData[7]_INST_0_i_48_n_1001\,
      I5 => \o_1000__1_carry__2_n_1005\,
      O => \i_value[13]_7\
    );
\o_fndData[7]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFD7D7141495FF"
    )
        port map (
      I0 => \o_fndData[7]_INST_0_i_38_n_1001\,
      I1 => o_1000(3),
      I2 => \o_fndData[7]_INST_0_i_37_n_1001\,
      I3 => \^i_value[13]_3\(0),
      I4 => o_1000(2),
      I5 => \^i_value[13]_1\,
      O => \i_value[13]_4\
    );
\o_fndData[7]_INST_0_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => i_value(13),
      I1 => \o_10000__17_carry__1_n_1005\,
      I2 => \o_10000__45_carry__1_n_1002\,
      O => \i_value[13]_8\
    );
\o_fndData[7]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1008\,
      I1 => \o_1000__1_carry__2_n_1006\,
      I2 => \o_fndData[7]_INST_0_i_43_n_1001\,
      I3 => \o_1000__1_carry__2_n_1005\,
      I4 => \o_1000__1_carry__3_n_1007\,
      O => o_1000(3)
    );
\o_fndData[7]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDFFFF22020000"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1005\,
      I1 => \o_1000__75_carry__1_n_1001\,
      I2 => \o_1000__50_carry__1_n_1008\,
      I3 => i_value(13),
      I4 => \o_fndData[7]_INST_0_i_55_n_1001\,
      I5 => \o_1000__1_carry__4_n_1008\,
      O => o_1000(6)
    );
\o_fndData[7]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1007\,
      I1 => \o_fndData[7]_INST_0_i_56_n_1001\,
      I2 => \o_1000__1_carry__2_n_1006\,
      I3 => \o_1000__1_carry__2_n_1005\,
      I4 => \o_fndData[7]_INST_0_i_43_n_1001\,
      I5 => \o_1000__1_carry__3_n_1005\,
      O => o_1000(5)
    );
\o_fndData[7]_INST_0_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \o_1000__1_carry__4_n_1008\,
      I1 => \o_fndData[7]_INST_0_i_55_n_1001\,
      I2 => \o_fndData[7]_INST_0_i_43_n_1001\,
      I3 => \o_1000__1_carry__3_n_1005\,
      I4 => \o_1000__1_carry__4_n_1007\,
      O => o_1000(7)
    );
\o_fndData[7]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1007\,
      I1 => \o_1000__1_carry__2_n_1005\,
      I2 => \o_fndData[7]_INST_0_i_43_n_1001\,
      I3 => \o_1000__1_carry__2_n_1006\,
      I4 => \o_1000__1_carry__3_n_1008\,
      I5 => \o_1000__1_carry__3_n_1006\,
      O => o_1000(4)
    );
\o_fndData[7]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDFFFF22020000"
    )
        port map (
      I0 => \o_1000__1_carry__2_n_1005\,
      I1 => \o_1000__75_carry__1_n_1001\,
      I2 => \o_1000__50_carry__1_n_1008\,
      I3 => i_value(13),
      I4 => \o_1000__1_carry__2_n_1006\,
      I5 => \o_1000__1_carry__3_n_1008\,
      O => o_1000(2)
    );
\o_fndData[7]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC6C66"
    )
        port map (
      I0 => i_value(10),
      I1 => i_value(11),
      I2 => i_value(13),
      I3 => \o_10000__17_carry__1_n_1005\,
      I4 => \o_10000__45_carry__1_n_1002\,
      O => i_value_10_sn_1
    );
\o_fndData[7]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2A0"
    )
        port map (
      I0 => i_value(13),
      I1 => \o_10000__45_carry__1_n_1002\,
      I2 => i_value(11),
      I3 => i_value(10),
      I4 => i_value(12),
      O => \i_value[13]_9\
    );
\o_fndData[7]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655BBA6524599A24"
    )
        port map (
      I0 => \o_1000__1_carry__4_n_1007\,
      I1 => o_1000(4),
      I2 => \o_1000__1_carry__4_n_1008\,
      I3 => \o_fndData[7]_INST_0_i_60_n_1001\,
      I4 => \o_1000__1_carry__3_n_1005\,
      I5 => o_1000(3),
      O => \o_fndData[7]_INST_0_i_37_n_1001\
    );
\o_fndData[7]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5999965969655969"
    )
        port map (
      I0 => o_1000(3),
      I1 => o_1000(4),
      I2 => \o_1000__1_carry__4_n_1008\,
      I3 => \o_fndData[7]_INST_0_i_60_n_1001\,
      I4 => \o_1000__1_carry__3_n_1005\,
      I5 => \o_1000__1_carry__4_n_1007\,
      O => \o_fndData[7]_INST_0_i_38_n_1001\
    );
\o_fndData[7]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A9A5A9A5A5A5A9"
    )
        port map (
      I0 => i_value(12),
      I1 => i_value(10),
      I2 => i_value(11),
      I3 => \o_10000__45_carry__1_n_1002\,
      I4 => \o_10000__17_carry__1_n_1005\,
      I5 => i_value(13),
      O => \i_value[12]_1\
    );
\o_fndData[7]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBB03FFFFAA00"
    )
        port map (
      I0 => i_value(12),
      I1 => \o_10000__45_carry__1_n_1002\,
      I2 => \o_10000__17_carry__1_n_1005\,
      I3 => i_value(13),
      I4 => i_value(11),
      I5 => i_value(10),
      O => i_value_12_sn_1
    );
\o_fndData[7]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => i_value(13),
      I1 => \o_1000__50_carry__1_n_1008\,
      I2 => \o_1000__75_carry__1_n_1001\,
      O => \o_fndData[7]_INST_0_i_43_n_1001\
    );
\o_fndData[7]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555A155AA"
    )
        port map (
      I0 => i_value(13),
      I1 => \o_10000__17_carry__1_n_1005\,
      I2 => \o_10000__45_carry__1_n_1002\,
      I3 => i_value(11),
      I4 => i_value(10),
      I5 => i_value(12),
      O => i_value_13_sn_1
    );
\o_fndData[7]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF05050581"
    )
        port map (
      I0 => i_value(12),
      I1 => i_value(10),
      I2 => i_value(11),
      I3 => \o_10000__45_carry__1_n_1002\,
      I4 => \o_10000__17_carry__1_n_1005\,
      I5 => i_value(13),
      O => \i_value[12]_0\
    );
\o_fndData[7]_INST_0_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => \o_1000__75_carry__1_n_1001\,
      I1 => \o_1000__50_carry__1_n_1008\,
      I2 => i_value(13),
      I3 => \o_1000__1_carry__2_n_1006\,
      O => \o_fndData[7]_INST_0_i_48_n_1001\
    );
\o_fndData[7]_INST_0_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1007\,
      I1 => \o_1000__1_carry__3_n_1008\,
      I2 => \o_1000__1_carry__3_n_1006\,
      I3 => \o_1000__1_carry__2_n_1006\,
      I4 => \o_1000__1_carry__2_n_1005\,
      O => \o_fndData[7]_INST_0_i_55_n_1001\
    );
\o_fndData[7]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \o_1000__1_carry__3_n_1008\,
      I1 => \o_1000__1_carry__3_n_1006\,
      O => \o_fndData[7]_INST_0_i_56_n_1001\
    );
\o_fndData[7]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \o_fndData[7]_INST_0_i_43_n_1001\,
      I1 => \o_1000__1_carry__2_n_1005\,
      I2 => \o_1000__1_carry__2_n_1006\,
      I3 => \o_1000__1_carry__3_n_1006\,
      I4 => \o_1000__1_carry__3_n_1008\,
      I5 => \o_1000__1_carry__3_n_1007\,
      O => \o_fndData[7]_INST_0_i_60_n_1001\
    );
\o_fndData[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B63C6DC2342C49C"
    )
        port map (
      I0 => o_1000(3),
      I1 => o_1000(6),
      I2 => o_1000(5),
      I3 => o_1000(7),
      I4 => o_1000(4),
      I5 => o_1000(2),
      O => \^i_value[13]_1\
    );
\o_fndData[7]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559AAA65"
    )
        port map (
      I0 => \o_1000__1_carry__2_n_1006\,
      I1 => i_value(13),
      I2 => \o_1000__50_carry__1_n_1008\,
      I3 => \o_1000__75_carry__1_n_1001\,
      I4 => \^i_value[13]_1\,
      O => \i_value[13]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity upCounter_design_FNDController_0_0_clockDivider is
  port (
    CLK : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of upCounter_design_FNDController_0_0_clockDivider : entity is "clockDivider";
end upCounter_design_FNDController_0_0_clockDivider;

architecture STRUCTURE of upCounter_design_FNDController_0_0_clockDivider is
  signal \^clk\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal r_clk_i_1_n_1001 : STD_LOGIC;
  signal r_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \r_counter[31]_i_10_n_1001\ : STD_LOGIC;
  signal \r_counter[31]_i_2_n_1001\ : STD_LOGIC;
  signal \r_counter[31]_i_3_n_1001\ : STD_LOGIC;
  signal \r_counter[31]_i_4_n_1001\ : STD_LOGIC;
  signal \r_counter[31]_i_5_n_1001\ : STD_LOGIC;
  signal \r_counter[31]_i_7_n_1001\ : STD_LOGIC;
  signal \r_counter[31]_i_8_n_1001\ : STD_LOGIC;
  signal \r_counter[31]_i_9_n_1001\ : STD_LOGIC;
  signal r_counter_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \r_counter_reg[12]_i_2_n_1001\ : STD_LOGIC;
  signal \r_counter_reg[12]_i_2_n_1002\ : STD_LOGIC;
  signal \r_counter_reg[12]_i_2_n_1003\ : STD_LOGIC;
  signal \r_counter_reg[12]_i_2_n_1004\ : STD_LOGIC;
  signal \r_counter_reg[16]_i_2_n_1001\ : STD_LOGIC;
  signal \r_counter_reg[16]_i_2_n_1002\ : STD_LOGIC;
  signal \r_counter_reg[16]_i_2_n_1003\ : STD_LOGIC;
  signal \r_counter_reg[16]_i_2_n_1004\ : STD_LOGIC;
  signal \r_counter_reg[20]_i_2_n_1001\ : STD_LOGIC;
  signal \r_counter_reg[20]_i_2_n_1002\ : STD_LOGIC;
  signal \r_counter_reg[20]_i_2_n_1003\ : STD_LOGIC;
  signal \r_counter_reg[20]_i_2_n_1004\ : STD_LOGIC;
  signal \r_counter_reg[24]_i_2_n_1001\ : STD_LOGIC;
  signal \r_counter_reg[24]_i_2_n_1002\ : STD_LOGIC;
  signal \r_counter_reg[24]_i_2_n_1003\ : STD_LOGIC;
  signal \r_counter_reg[24]_i_2_n_1004\ : STD_LOGIC;
  signal \r_counter_reg[28]_i_2_n_1001\ : STD_LOGIC;
  signal \r_counter_reg[28]_i_2_n_1002\ : STD_LOGIC;
  signal \r_counter_reg[28]_i_2_n_1003\ : STD_LOGIC;
  signal \r_counter_reg[28]_i_2_n_1004\ : STD_LOGIC;
  signal \r_counter_reg[31]_i_6_n_1003\ : STD_LOGIC;
  signal \r_counter_reg[31]_i_6_n_1004\ : STD_LOGIC;
  signal \r_counter_reg[4]_i_2_n_1001\ : STD_LOGIC;
  signal \r_counter_reg[4]_i_2_n_1002\ : STD_LOGIC;
  signal \r_counter_reg[4]_i_2_n_1003\ : STD_LOGIC;
  signal \r_counter_reg[4]_i_2_n_1004\ : STD_LOGIC;
  signal \r_counter_reg[8]_i_2_n_1001\ : STD_LOGIC;
  signal \r_counter_reg[8]_i_2_n_1002\ : STD_LOGIC;
  signal \r_counter_reg[8]_i_2_n_1003\ : STD_LOGIC;
  signal \r_counter_reg[8]_i_2_n_1004\ : STD_LOGIC;
  signal \NLW_r_counter_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_counter_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \r_counter_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \r_counter_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \r_counter_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \r_counter_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \r_counter_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \r_counter_reg[31]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \r_counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \r_counter_reg[8]_i_2\ : label is 35;
begin
  CLK <= \^clk\;
r_clk_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => \^clk\,
      O => r_clk_i_1_n_1001
    );
r_clk_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_clk_i_1_n_1001,
      Q => \^clk\
    );
\r_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_counter(0),
      O => r_counter_0(0)
    );
\r_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(10),
      O => r_counter_0(10)
    );
\r_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(11),
      O => r_counter_0(11)
    );
\r_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(12),
      O => r_counter_0(12)
    );
\r_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(13),
      O => r_counter_0(13)
    );
\r_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(14),
      O => r_counter_0(14)
    );
\r_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(15),
      O => r_counter_0(15)
    );
\r_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(16),
      O => r_counter_0(16)
    );
\r_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(17),
      O => r_counter_0(17)
    );
\r_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(18),
      O => r_counter_0(18)
    );
\r_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(19),
      O => r_counter_0(19)
    );
\r_counter[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(1),
      O => r_counter_0(1)
    );
\r_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(20),
      O => r_counter_0(20)
    );
\r_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(21),
      O => r_counter_0(21)
    );
\r_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(22),
      O => r_counter_0(22)
    );
\r_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(23),
      O => r_counter_0(23)
    );
\r_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(24),
      O => r_counter_0(24)
    );
\r_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(25),
      O => r_counter_0(25)
    );
\r_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(26),
      O => r_counter_0(26)
    );
\r_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(27),
      O => r_counter_0(27)
    );
\r_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(28),
      O => r_counter_0(28)
    );
\r_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(29),
      O => r_counter_0(29)
    );
\r_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(2),
      O => r_counter_0(2)
    );
\r_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(30),
      O => r_counter_0(30)
    );
\r_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(31),
      O => r_counter_0(31)
    );
\r_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_counter(21),
      I1 => r_counter(20),
      I2 => r_counter(23),
      I3 => r_counter(22),
      O => \r_counter[31]_i_10_n_1001\
    );
\r_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => r_counter(10),
      I1 => r_counter(11),
      I2 => r_counter(8),
      I3 => r_counter(9),
      I4 => \r_counter[31]_i_7_n_1001\,
      O => \r_counter[31]_i_2_n_1001\
    );
\r_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => r_counter(2),
      I1 => r_counter(3),
      I2 => r_counter(0),
      I3 => r_counter(1),
      I4 => \r_counter[31]_i_8_n_1001\,
      O => \r_counter[31]_i_3_n_1001\
    );
\r_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_counter(26),
      I1 => r_counter(27),
      I2 => r_counter(24),
      I3 => r_counter(25),
      I4 => \r_counter[31]_i_9_n_1001\,
      O => \r_counter[31]_i_4_n_1001\
    );
\r_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_counter(18),
      I1 => r_counter(19),
      I2 => r_counter(16),
      I3 => r_counter(17),
      I4 => \r_counter[31]_i_10_n_1001\,
      O => \r_counter[31]_i_5_n_1001\
    );
\r_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => r_counter(13),
      I1 => r_counter(12),
      I2 => r_counter(15),
      I3 => r_counter(14),
      O => \r_counter[31]_i_7_n_1001\
    );
\r_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => r_counter(5),
      I1 => r_counter(4),
      I2 => r_counter(6),
      I3 => r_counter(7),
      O => \r_counter[31]_i_8_n_1001\
    );
\r_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_counter(29),
      I1 => r_counter(28),
      I2 => r_counter(31),
      I3 => r_counter(30),
      O => \r_counter[31]_i_9_n_1001\
    );
\r_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(3),
      O => r_counter_0(3)
    );
\r_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(4),
      O => r_counter_0(4)
    );
\r_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(5),
      O => r_counter_0(5)
    );
\r_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(6),
      O => r_counter_0(6)
    );
\r_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(7),
      O => r_counter_0(7)
    );
\r_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(8),
      O => r_counter_0(8)
    );
\r_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \r_counter[31]_i_2_n_1001\,
      I1 => \r_counter[31]_i_3_n_1001\,
      I2 => \r_counter[31]_i_4_n_1001\,
      I3 => \r_counter[31]_i_5_n_1001\,
      I4 => data0(9),
      O => r_counter_0(9)
    );
\r_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(0),
      Q => r_counter(0)
    );
\r_counter_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(10),
      Q => r_counter(10)
    );
\r_counter_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(11),
      Q => r_counter(11)
    );
\r_counter_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(12),
      Q => r_counter(12)
    );
\r_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_counter_reg[8]_i_2_n_1001\,
      CO(3) => \r_counter_reg[12]_i_2_n_1001\,
      CO(2) => \r_counter_reg[12]_i_2_n_1002\,
      CO(1) => \r_counter_reg[12]_i_2_n_1003\,
      CO(0) => \r_counter_reg[12]_i_2_n_1004\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => r_counter(12 downto 9)
    );
\r_counter_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(13),
      Q => r_counter(13)
    );
\r_counter_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(14),
      Q => r_counter(14)
    );
\r_counter_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(15),
      Q => r_counter(15)
    );
\r_counter_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(16),
      Q => r_counter(16)
    );
\r_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_counter_reg[12]_i_2_n_1001\,
      CO(3) => \r_counter_reg[16]_i_2_n_1001\,
      CO(2) => \r_counter_reg[16]_i_2_n_1002\,
      CO(1) => \r_counter_reg[16]_i_2_n_1003\,
      CO(0) => \r_counter_reg[16]_i_2_n_1004\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => r_counter(16 downto 13)
    );
\r_counter_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(17),
      Q => r_counter(17)
    );
\r_counter_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(18),
      Q => r_counter(18)
    );
\r_counter_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(19),
      Q => r_counter(19)
    );
\r_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(1),
      Q => r_counter(1)
    );
\r_counter_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(20),
      Q => r_counter(20)
    );
\r_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_counter_reg[16]_i_2_n_1001\,
      CO(3) => \r_counter_reg[20]_i_2_n_1001\,
      CO(2) => \r_counter_reg[20]_i_2_n_1002\,
      CO(1) => \r_counter_reg[20]_i_2_n_1003\,
      CO(0) => \r_counter_reg[20]_i_2_n_1004\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3 downto 0) => r_counter(20 downto 17)
    );
\r_counter_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(21),
      Q => r_counter(21)
    );
\r_counter_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(22),
      Q => r_counter(22)
    );
\r_counter_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(23),
      Q => r_counter(23)
    );
\r_counter_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(24),
      Q => r_counter(24)
    );
\r_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_counter_reg[20]_i_2_n_1001\,
      CO(3) => \r_counter_reg[24]_i_2_n_1001\,
      CO(2) => \r_counter_reg[24]_i_2_n_1002\,
      CO(1) => \r_counter_reg[24]_i_2_n_1003\,
      CO(0) => \r_counter_reg[24]_i_2_n_1004\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3 downto 0) => r_counter(24 downto 21)
    );
\r_counter_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(25),
      Q => r_counter(25)
    );
\r_counter_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(26),
      Q => r_counter(26)
    );
\r_counter_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(27),
      Q => r_counter(27)
    );
\r_counter_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(28),
      Q => r_counter(28)
    );
\r_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_counter_reg[24]_i_2_n_1001\,
      CO(3) => \r_counter_reg[28]_i_2_n_1001\,
      CO(2) => \r_counter_reg[28]_i_2_n_1002\,
      CO(1) => \r_counter_reg[28]_i_2_n_1003\,
      CO(0) => \r_counter_reg[28]_i_2_n_1004\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3 downto 0) => r_counter(28 downto 25)
    );
\r_counter_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(29),
      Q => r_counter(29)
    );
\r_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(2),
      Q => r_counter(2)
    );
\r_counter_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(30),
      Q => r_counter(30)
    );
\r_counter_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(31),
      Q => r_counter(31)
    );
\r_counter_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_counter_reg[28]_i_2_n_1001\,
      CO(3 downto 2) => \NLW_r_counter_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_counter_reg[31]_i_6_n_1003\,
      CO(0) => \r_counter_reg[31]_i_6_n_1004\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_counter_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => r_counter(31 downto 29)
    );
\r_counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(3),
      Q => r_counter(3)
    );
\r_counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(4),
      Q => r_counter(4)
    );
\r_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_counter_reg[4]_i_2_n_1001\,
      CO(2) => \r_counter_reg[4]_i_2_n_1002\,
      CO(1) => \r_counter_reg[4]_i_2_n_1003\,
      CO(0) => \r_counter_reg[4]_i_2_n_1004\,
      CYINIT => r_counter(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => r_counter(4 downto 1)
    );
\r_counter_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(5),
      Q => r_counter(5)
    );
\r_counter_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(6),
      Q => r_counter(6)
    );
\r_counter_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(7),
      Q => r_counter(7)
    );
\r_counter_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(8),
      Q => r_counter(8)
    );
\r_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_counter_reg[4]_i_2_n_1001\,
      CO(3) => \r_counter_reg[8]_i_2_n_1001\,
      CO(2) => \r_counter_reg[8]_i_2_n_1002\,
      CO(1) => \r_counter_reg[8]_i_2_n_1003\,
      CO(0) => \r_counter_reg[8]_i_2_n_1004\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => r_counter(8 downto 5)
    );
\r_counter_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      CLR => i_reset,
      D => r_counter_0(9),
      Q => r_counter(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity upCounter_design_FNDController_0_0_counterFND is
  port (
    o_fndData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_counter_reg[0]_0\ : out STD_LOGIC;
    o_fndDigit : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_fndData_7_sp_1 : in STD_LOGIC;
    \o_fndData[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_100 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_fndData[7]_INST_0_i_2_0\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_2_1\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_2_2\ : in STD_LOGIC;
    \o_fndData[7]_1\ : in STD_LOGIC;
    \o_fndData[7]_2\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_3_0\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_3_1\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_3_2\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_3_3\ : in STD_LOGIC;
    \o_fndData[7]_3\ : in STD_LOGIC;
    \o_fndData[7]_4\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_4_0\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_4_1\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_4_2\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_4_3\ : in STD_LOGIC;
    \o_fndData[7]_5\ : in STD_LOGIC;
    \o_fndData[7]_6\ : in STD_LOGIC;
    i_value : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_fndData[7]_INST_0_i_4_4\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_1_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    i_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of upCounter_design_FNDController_0_0_counterFND : entity is "counterFND";
end upCounter_design_FNDController_0_0_counterFND;

architecture STRUCTURE of upCounter_design_FNDController_0_0_counterFND is
  signal \o_fndData[7]_INST_0_i_12_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_13_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_14_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_17_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_18_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_19_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_22_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_23_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_5_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_9_n_1001\ : STD_LOGIC;
  signal o_fndData_7_sn_1 : STD_LOGIC;
  signal \^o_fnddigit\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_counter[0]_i_1__0_n_1001\ : STD_LOGIC;
  signal \r_counter[1]_i_1_n_1001\ : STD_LOGIC;
  signal \^r_counter_reg[0]_0\ : STD_LOGIC;
  signal \r_counter_reg_n_1001_[0]\ : STD_LOGIC;
  signal \r_counter_reg_n_1001_[1]\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \o_fndData[0]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \o_fndData[1]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \o_fndData[2]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \o_fndData[3]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \o_fndData[4]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \o_fndData[5]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \o_fndData[6]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_12\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_13\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_5\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \o_fndDigit[0]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \o_fndDigit[1]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \o_fndDigit[2]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \o_fndDigit[3]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \r_counter[1]_i_1\ : label is "soft_lutpair16";
begin
  o_fndData_7_sn_1 <= o_fndData_7_sp_1;
  o_fndDigit(2 downto 0) <= \^o_fnddigit\(2 downto 0);
  \r_counter_reg[0]_0\ <= \^r_counter_reg[0]_0\;
\o_fndData[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCD2"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(3),
      I2 => sel0(2),
      I3 => sel0(1),
      O => o_fndData(0)
    );
\o_fndData[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEC8"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => o_fndData(1)
    );
\o_fndData[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAB0"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      O => o_fndData(2)
    );
\o_fndData[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC86"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(3),
      O => o_fndData(3)
    );
\o_fndData[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEA"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(2),
      O => o_fndData(4)
    );
\o_fndData[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC8E"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => o_fndData(5)
    );
\o_fndData[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E9E1"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(2),
      I2 => sel0(3),
      I3 => sel0(0),
      O => o_fndData(6)
    );
\o_fndData[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => o_fndData(7)
    );
\o_fndData[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAFEAAFEAAAEA"
    )
        port map (
      I0 => \o_fndData[7]_INST_0_i_5_n_1001\,
      I1 => o_100(0),
      I2 => \r_counter_reg_n_1001_[0]\,
      I3 => \r_counter_reg_n_1001_[1]\,
      I4 => \o_fndData[7]_5\,
      I5 => \o_fndData[7]_6\,
      O => sel0(0)
    );
\o_fndData[7]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => i_value(1),
      I1 => \r_counter_reg_n_1001_[1]\,
      I2 => \r_counter_reg_n_1001_[0]\,
      I3 => o_100(0),
      O => \o_fndData[7]_INST_0_i_12_n_1001\
    );
\o_fndData[7]_INST_0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \r_counter_reg_n_1001_[1]\,
      I1 => \r_counter_reg_n_1001_[0]\,
      I2 => i_value(1),
      I3 => o_100(0),
      O => \o_fndData[7]_INST_0_i_13_n_1001\
    );
\o_fndData[7]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C88C40044004C88C"
    )
        port map (
      I0 => \r_counter_reg_n_1001_[1]\,
      I1 => \r_counter_reg_n_1001_[0]\,
      I2 => \o_fndData[7]_INST_0_i_3_0\,
      I3 => \o_fndData[7]_INST_0_i_3_1\,
      I4 => \o_fndData[7]_INST_0_i_3_2\,
      I5 => \o_fndData[7]_INST_0_i_3_3\,
      O => \o_fndData[7]_INST_0_i_14_n_1001\
    );
\o_fndData[7]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => \r_counter_reg_n_1001_[1]\,
      I1 => \r_counter_reg_n_1001_[0]\,
      I2 => i_value(2),
      I3 => o_100(1),
      I4 => i_value(1),
      I5 => o_100(0),
      O => \o_fndData[7]_INST_0_i_17_n_1001\
    );
\o_fndData[7]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110100101100000"
    )
        port map (
      I0 => \r_counter_reg_n_1001_[1]\,
      I1 => \r_counter_reg_n_1001_[0]\,
      I2 => i_value(2),
      I3 => o_100(1),
      I4 => i_value(1),
      I5 => o_100(0),
      O => \o_fndData[7]_INST_0_i_18_n_1001\
    );
\o_fndData[7]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C88C40044004C88C"
    )
        port map (
      I0 => \r_counter_reg_n_1001_[1]\,
      I1 => \r_counter_reg_n_1001_[0]\,
      I2 => \o_fndData[7]_INST_0_i_4_0\,
      I3 => \o_fndData[7]_INST_0_i_4_1\,
      I4 => \o_fndData[7]_INST_0_i_4_2\,
      I5 => \o_fndData[7]_INST_0_i_4_3\,
      O => \o_fndData[7]_INST_0_i_19_n_1001\
    );
\o_fndData[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAABE"
    )
        port map (
      I0 => \o_fndData[7]_INST_0_i_9_n_1001\,
      I1 => o_fndData_7_sn_1,
      I2 => \o_fndData[7]_0\(0),
      I3 => \^r_counter_reg[0]_0\,
      I4 => \o_fndData[7]_INST_0_i_12_n_1001\,
      I5 => \o_fndData[7]_INST_0_i_13_n_1001\,
      O => sel0(1)
    );
\o_fndData[7]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101010100100"
    )
        port map (
      I0 => \^o_fnddigit\(0),
      I1 => o_100(0),
      I2 => \o_fndData[7]_INST_0_i_4_4\,
      I3 => i_value(1),
      I4 => i_value(2),
      I5 => o_100(1),
      O => \o_fndData[7]_INST_0_i_22_n_1001\
    );
\o_fndData[7]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0450040404044005"
    )
        port map (
      I0 => \^o_fnddigit\(0),
      I1 => o_100(0),
      I2 => \o_fndData[7]_INST_0_i_4_4\,
      I3 => i_value(1),
      I4 => i_value(2),
      I5 => o_100(1),
      O => \o_fndData[7]_INST_0_i_23_n_1001\
    );
\o_fndData[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEB"
    )
        port map (
      I0 => \o_fndData[7]_INST_0_i_14_n_1001\,
      I1 => \o_fndData[7]_1\,
      I2 => \o_fndData[7]_2\,
      I3 => \^r_counter_reg[0]_0\,
      I4 => \o_fndData[7]_INST_0_i_17_n_1001\,
      I5 => \o_fndData[7]_INST_0_i_18_n_1001\,
      O => sel0(2)
    );
\o_fndData[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEB"
    )
        port map (
      I0 => \o_fndData[7]_INST_0_i_19_n_1001\,
      I1 => \o_fndData[7]_3\,
      I2 => \o_fndData[7]_4\,
      I3 => \^r_counter_reg[0]_0\,
      I4 => \o_fndData[7]_INST_0_i_22_n_1001\,
      I5 => \o_fndData[7]_INST_0_i_23_n_1001\,
      O => sel0(3)
    );
\o_fndData[7]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C30000AA"
    )
        port map (
      I0 => i_value(0),
      I1 => i_value(3),
      I2 => \o_fndData[7]_INST_0_i_1_0\,
      I3 => \r_counter_reg_n_1001_[0]\,
      I4 => \r_counter_reg_n_1001_[1]\,
      O => \o_fndData[7]_INST_0_i_5_n_1001\
    );
\o_fndData[7]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04408CC88CC80440"
    )
        port map (
      I0 => \r_counter_reg_n_1001_[1]\,
      I1 => \r_counter_reg_n_1001_[0]\,
      I2 => o_100(1),
      I3 => \o_fndData[7]_INST_0_i_2_0\,
      I4 => \o_fndData[7]_INST_0_i_2_1\,
      I5 => \o_fndData[7]_INST_0_i_2_2\,
      O => \o_fndData[7]_INST_0_i_9_n_1001\
    );
\o_fndDigit[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_counter_reg_n_1001_[1]\,
      I1 => \r_counter_reg_n_1001_[0]\,
      O => \^o_fnddigit\(0)
    );
\o_fndDigit[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_counter_reg_n_1001_[1]\,
      I1 => \r_counter_reg_n_1001_[0]\,
      O => \^o_fnddigit\(1)
    );
\o_fndDigit[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_counter_reg_n_1001_[0]\,
      I1 => \r_counter_reg_n_1001_[1]\,
      O => \^r_counter_reg[0]_0\
    );
\o_fndDigit[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \r_counter_reg_n_1001_[1]\,
      I1 => \r_counter_reg_n_1001_[0]\,
      O => \^o_fnddigit\(2)
    );
\r_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_counter_reg_n_1001_[0]\,
      O => \r_counter[0]_i_1__0_n_1001\
    );
\r_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_counter_reg_n_1001_[0]\,
      I1 => \r_counter_reg_n_1001_[1]\,
      O => \r_counter[1]_i_1_n_1001\
    );
\r_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => i_reset,
      D => \r_counter[0]_i_1__0_n_1001\,
      Q => \r_counter_reg_n_1001_[0]\
    );
\r_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => i_reset,
      D => \r_counter[1]_i_1_n_1001\,
      Q => \r_counter_reg_n_1001_[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity upCounter_design_FNDController_0_0_FNDController is
  port (
    o_fndData : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_counter_reg[0]\ : out STD_LOGIC;
    o_fndDigit : out STD_LOGIC_VECTOR ( 2 downto 0 );
    i_value : in STD_LOGIC_VECTOR ( 13 downto 0 );
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    o_100 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_fndData[7]_INST_0_i_2\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_3\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_3_0\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_4\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_4_0\ : in STD_LOGIC;
    \o_fndData[7]_INST_0_i_4_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of upCounter_design_FNDController_0_0_FNDController : entity is "FNDController";
end upCounter_design_FNDController_0_0_FNDController;

architecture STRUCTURE of upCounter_design_FNDController_0_0_FNDController is
  signal U1_n_1001 : STD_LOGIC;
  signal U1_n_1002 : STD_LOGIC;
  signal U1_n_1003 : STD_LOGIC;
  signal U1_n_1004 : STD_LOGIC;
  signal U1_n_1005 : STD_LOGIC;
  signal U1_n_1006 : STD_LOGIC;
  signal U1_n_1007 : STD_LOGIC;
  signal U1_n_1008 : STD_LOGIC;
  signal U1_n_1010 : STD_LOGIC;
  signal U1_n_1011 : STD_LOGIC;
  signal U1_n_1012 : STD_LOGIC;
  signal U1_n_1013 : STD_LOGIC;
  signal U1_n_1014 : STD_LOGIC;
  signal U1_n_1015 : STD_LOGIC;
  signal o_1000 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal r_clk : STD_LOGIC;
begin
U0: entity work.upCounter_design_FNDController_0_0_clockDivider
     port map (
      CLK => r_clk,
      i_clk => i_clk,
      i_reset => i_reset
    );
U1: entity work.upCounter_design_FNDController_0_0_DigitDivider
     port map (
      i_value(13 downto 0) => i_value(13 downto 0),
      \i_value[12]_0\ => U1_n_1002,
      \i_value[12]_1\ => U1_n_1003,
      \i_value[13]_0\ => U1_n_1006,
      \i_value[13]_1\ => U1_n_1007,
      \i_value[13]_2\ => U1_n_1008,
      \i_value[13]_3\(0) => o_1000(1),
      \i_value[13]_4\ => U1_n_1010,
      \i_value[13]_5\ => U1_n_1011,
      \i_value[13]_6\ => U1_n_1012,
      \i_value[13]_7\ => U1_n_1013,
      \i_value[13]_8\ => U1_n_1014,
      \i_value[13]_9\ => U1_n_1015,
      i_value_10_sp_1 => U1_n_1005,
      i_value_12_sp_1 => U1_n_1001,
      i_value_13_sp_1 => U1_n_1004
    );
U2: entity work.upCounter_design_FNDController_0_0_counterFND
     port map (
      CLK => r_clk,
      i_reset => i_reset,
      i_value(3) => i_value(10),
      i_value(2 downto 0) => i_value(2 downto 0),
      o_100(1 downto 0) => o_100(1 downto 0),
      o_fndData(7 downto 0) => o_fndData(7 downto 0),
      \o_fndData[7]_0\(0) => o_1000(1),
      \o_fndData[7]_1\ => U1_n_1008,
      \o_fndData[7]_2\ => U1_n_1011,
      \o_fndData[7]_3\ => U1_n_1013,
      \o_fndData[7]_4\ => U1_n_1010,
      \o_fndData[7]_5\ => U1_n_1007,
      \o_fndData[7]_6\ => U1_n_1006,
      \o_fndData[7]_INST_0_i_1_0\ => U1_n_1014,
      \o_fndData[7]_INST_0_i_2_0\ => \o_fndData[7]_INST_0_i_2\,
      \o_fndData[7]_INST_0_i_2_1\ => U1_n_1005,
      \o_fndData[7]_INST_0_i_2_2\ => U1_n_1015,
      \o_fndData[7]_INST_0_i_3_0\ => \o_fndData[7]_INST_0_i_3\,
      \o_fndData[7]_INST_0_i_3_1\ => \o_fndData[7]_INST_0_i_3_0\,
      \o_fndData[7]_INST_0_i_3_2\ => U1_n_1003,
      \o_fndData[7]_INST_0_i_3_3\ => U1_n_1001,
      \o_fndData[7]_INST_0_i_4_0\ => \o_fndData[7]_INST_0_i_4\,
      \o_fndData[7]_INST_0_i_4_1\ => \o_fndData[7]_INST_0_i_4_0\,
      \o_fndData[7]_INST_0_i_4_2\ => U1_n_1004,
      \o_fndData[7]_INST_0_i_4_3\ => U1_n_1002,
      \o_fndData[7]_INST_0_i_4_4\ => \o_fndData[7]_INST_0_i_4_1\,
      o_fndData_7_sp_1 => U1_n_1012,
      o_fndDigit(2 downto 0) => o_fndDigit(2 downto 0),
      \r_counter_reg[0]_0\ => \r_counter_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity upCounter_design_FNDController_0_0 is
  port (
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    i_value : in STD_LOGIC_VECTOR ( 13 downto 0 );
    o_fndDigit : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_fndData : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of upCounter_design_FNDController_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of upCounter_design_FNDController_0_0 : entity is "upCounter_design_FNDController_0_0,FNDController,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of upCounter_design_FNDController_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of upCounter_design_FNDController_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of upCounter_design_FNDController_0_0 : entity is "FNDController,Vivado 2020.1";
end upCounter_design_FNDController_0_0;

architecture STRUCTURE of upCounter_design_FNDController_0_0 is
  signal o_100 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \o_fndData[7]_INST_0_i_26_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_34_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_39_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_40_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_44_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_45_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_49_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_51_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_53_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_54_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_57_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_58_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_59_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_62_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_64_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_65_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_66_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_67_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_68_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_70_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_72_n_1001\ : STD_LOGIC;
  signal \o_fndData[7]_INST_0_i_73_n_1001\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_26\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_49\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_69\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_70\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_74\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \o_fndData[7]_INST_0_i_75\ : label is "soft_lutpair19";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of i_clk : signal is "xilinx.com:signal:clock:1.0 i_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of i_clk : signal is "XIL_INTERFACENAME i_clk, ASSOCIATED_RESET i_reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN upCounter_design_i_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of i_reset : signal is "xilinx.com:signal:reset:1.0 i_reset RST";
  attribute X_INTERFACE_PARAMETER of i_reset : signal is "XIL_INTERFACENAME i_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.upCounter_design_FNDController_0_0_FNDController
     port map (
      i_clk => i_clk,
      i_reset => i_reset,
      i_value(13 downto 0) => i_value(13 downto 0),
      o_100(1 downto 0) => o_100(1 downto 0),
      o_fndData(7 downto 0) => o_fndData(7 downto 0),
      \o_fndData[7]_INST_0_i_2\ => \o_fndData[7]_INST_0_i_34_n_1001\,
      \o_fndData[7]_INST_0_i_3\ => \o_fndData[7]_INST_0_i_39_n_1001\,
      \o_fndData[7]_INST_0_i_3_0\ => \o_fndData[7]_INST_0_i_40_n_1001\,
      \o_fndData[7]_INST_0_i_4\ => \o_fndData[7]_INST_0_i_44_n_1001\,
      \o_fndData[7]_INST_0_i_4_0\ => \o_fndData[7]_INST_0_i_45_n_1001\,
      \o_fndData[7]_INST_0_i_4_1\ => \o_fndData[7]_INST_0_i_49_n_1001\,
      o_fndDigit(2) => o_fndDigit(3),
      o_fndDigit(1 downto 0) => o_fndDigit(1 downto 0),
      \r_counter_reg[0]\ => o_fndDigit(2)
    );
\o_fndData[7]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF086719EF0861"
    )
        port map (
      I0 => o_100(4),
      I1 => i_value(5),
      I2 => i_value(4),
      I3 => \o_fndData[7]_INST_0_i_51_n_1001\,
      I4 => o_100(3),
      I5 => i_value(3),
      O => o_100(2)
    );
\o_fndData[7]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_value(4),
      I1 => i_value(3),
      I2 => o_100(3),
      O => \o_fndData[7]_INST_0_i_26_n_1001\
    );
\o_fndData[7]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF286719EB0861"
    )
        port map (
      I0 => o_100(3),
      I1 => i_value(4),
      I2 => i_value(3),
      I3 => \o_fndData[7]_INST_0_i_53_n_1001\,
      I4 => \o_fndData[7]_INST_0_i_54_n_1001\,
      I5 => i_value(2),
      O => o_100(1)
    );
\o_fndData[7]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF286719EB0861"
    )
        port map (
      I0 => \o_fndData[7]_INST_0_i_57_n_1001\,
      I1 => o_100(3),
      I2 => o_100(2),
      I3 => \o_fndData[7]_INST_0_i_58_n_1001\,
      I4 => \o_fndData[7]_INST_0_i_59_n_1001\,
      I5 => o_100(1),
      O => \o_fndData[7]_INST_0_i_34_n_1001\
    );
\o_fndData[7]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A69596569A5A5"
    )
        port map (
      I0 => o_100(1),
      I1 => \o_fndData[7]_INST_0_i_58_n_1001\,
      I2 => o_100(2),
      I3 => o_100(3),
      I4 => \o_fndData[7]_INST_0_i_57_n_1001\,
      I5 => \o_fndData[7]_INST_0_i_59_n_1001\,
      O => \o_fndData[7]_INST_0_i_39_n_1001\
    );
\o_fndData[7]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E32308B"
    )
        port map (
      I0 => \o_fndData[7]_INST_0_i_59_n_1001\,
      I1 => \o_fndData[7]_INST_0_i_58_n_1001\,
      I2 => o_100(2),
      I3 => o_100(3),
      I4 => \o_fndData[7]_INST_0_i_57_n_1001\,
      I5 => o_100(1),
      O => \o_fndData[7]_INST_0_i_40_n_1001\
    );
\o_fndData[7]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF3F3DF4DF33707"
    )
        port map (
      I0 => o_100(1),
      I1 => \o_fndData[7]_INST_0_i_58_n_1001\,
      I2 => o_100(2),
      I3 => o_100(3),
      I4 => \o_fndData[7]_INST_0_i_57_n_1001\,
      I5 => \o_fndData[7]_INST_0_i_59_n_1001\,
      O => \o_fndData[7]_INST_0_i_44_n_1001\
    );
\o_fndData[7]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F108508F0EF5EF70"
    )
        port map (
      I0 => \o_fndData[7]_INST_0_i_59_n_1001\,
      I1 => \o_fndData[7]_INST_0_i_58_n_1001\,
      I2 => o_100(1),
      I3 => \o_fndData[7]_INST_0_i_57_n_1001\,
      I4 => o_100(2),
      I5 => o_100(3),
      O => \o_fndData[7]_INST_0_i_45_n_1001\
    );
\o_fndData[7]_INST_0_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_value(3),
      I1 => i_value(2),
      I2 => o_100(2),
      O => \o_fndData[7]_INST_0_i_49_n_1001\
    );
\o_fndData[7]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF086719EF0861"
    )
        port map (
      I0 => o_100(6),
      I1 => i_value(7),
      I2 => i_value(6),
      I3 => \o_fndData[7]_INST_0_i_62_n_1001\,
      I4 => o_100(5),
      I5 => i_value(5),
      O => o_100(4)
    );
\o_fndData[7]_INST_0_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_value(6),
      I1 => i_value(5),
      I2 => o_100(5),
      O => \o_fndData[7]_INST_0_i_51_n_1001\
    );
\o_fndData[7]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF286719EB0861"
    )
        port map (
      I0 => o_100(5),
      I1 => i_value(6),
      I2 => i_value(5),
      I3 => \o_fndData[7]_INST_0_i_64_n_1001\,
      I4 => \o_fndData[7]_INST_0_i_65_n_1001\,
      I5 => i_value(4),
      O => o_100(3)
    );
\o_fndData[7]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A69596569A5A5"
    )
        port map (
      I0 => i_value(4),
      I1 => \o_fndData[7]_INST_0_i_64_n_1001\,
      I2 => i_value(5),
      I3 => i_value(6),
      I4 => o_100(5),
      I5 => \o_fndData[7]_INST_0_i_65_n_1001\,
      O => \o_fndData[7]_INST_0_i_53_n_1001\
    );
\o_fndData[7]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F108508F0EF5EF70"
    )
        port map (
      I0 => \o_fndData[7]_INST_0_i_65_n_1001\,
      I1 => \o_fndData[7]_INST_0_i_64_n_1001\,
      I2 => i_value(4),
      I3 => o_100(5),
      I4 => i_value(5),
      I5 => i_value(6),
      O => \o_fndData[7]_INST_0_i_54_n_1001\
    );
\o_fndData[7]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF286719EB0861"
    )
        port map (
      I0 => \o_fndData[7]_INST_0_i_66_n_1001\,
      I1 => o_100(5),
      I2 => o_100(4),
      I3 => \o_fndData[7]_INST_0_i_67_n_1001\,
      I4 => \o_fndData[7]_INST_0_i_68_n_1001\,
      I5 => o_100(3),
      O => \o_fndData[7]_INST_0_i_57_n_1001\
    );
\o_fndData[7]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A69596569A5A5"
    )
        port map (
      I0 => o_100(3),
      I1 => \o_fndData[7]_INST_0_i_67_n_1001\,
      I2 => o_100(4),
      I3 => o_100(5),
      I4 => \o_fndData[7]_INST_0_i_66_n_1001\,
      I5 => \o_fndData[7]_INST_0_i_68_n_1001\,
      O => \o_fndData[7]_INST_0_i_58_n_1001\
    );
\o_fndData[7]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F108508F0EF5EF70"
    )
        port map (
      I0 => \o_fndData[7]_INST_0_i_68_n_1001\,
      I1 => \o_fndData[7]_INST_0_i_67_n_1001\,
      I2 => o_100(3),
      I3 => \o_fndData[7]_INST_0_i_66_n_1001\,
      I4 => o_100(4),
      I5 => o_100(5),
      O => \o_fndData[7]_INST_0_i_59_n_1001\
    );
\o_fndData[7]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF086719EF0861"
    )
        port map (
      I0 => o_100(2),
      I1 => i_value(3),
      I2 => i_value(2),
      I3 => \o_fndData[7]_INST_0_i_26_n_1001\,
      I4 => o_100(1),
      I5 => i_value(1),
      O => o_100(0)
    );
\o_fndData[7]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF086719EF0861"
    )
        port map (
      I0 => o_100(8),
      I1 => i_value(9),
      I2 => i_value(8),
      I3 => \o_fndData[7]_INST_0_i_70_n_1001\,
      I4 => o_100(7),
      I5 => i_value(7),
      O => o_100(6)
    );
\o_fndData[7]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => i_value(8),
      I1 => i_value(7),
      I2 => o_100(7),
      O => \o_fndData[7]_INST_0_i_62_n_1001\
    );
\o_fndData[7]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79EF286719EB0861"
    )
        port map (
      I0 => o_100(7),
      I1 => i_value(8),
      I2 => i_value(7),
      I3 => \o_fndData[7]_INST_0_i_72_n_1001\,
      I4 => \o_fndData[7]_INST_0_i_73_n_1001\,
      I5 => i_value(6),
      O => o_100(5)
    );
\o_fndData[7]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A69596569A5A5"
    )
        port map (
      I0 => i_value(6),
      I1 => \o_fndData[7]_INST_0_i_72_n_1001\,
      I2 => i_value(7),
      I3 => i_value(8),
      I4 => o_100(7),
      I5 => \o_fndData[7]_INST_0_i_73_n_1001\,
      O => \o_fndData[7]_INST_0_i_64_n_1001\
    );
\o_fndData[7]_INST_0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F108508F0EF5EF70"
    )
        port map (
      I0 => \o_fndData[7]_INST_0_i_73_n_1001\,
      I1 => \o_fndData[7]_INST_0_i_72_n_1001\,
      I2 => i_value(6),
      I3 => o_100(7),
      I4 => i_value(7),
      I5 => i_value(8),
      O => \o_fndData[7]_INST_0_i_65_n_1001\
    );
\o_fndData[7]_INST_0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37C993EC368113C8"
    )
        port map (
      I0 => o_100(6),
      I1 => o_100(7),
      I2 => o_100(10),
      I3 => o_100(9),
      I4 => o_100(8),
      I5 => o_100(5),
      O => \o_fndData[7]_INST_0_i_66_n_1001\
    );
\o_fndData[7]_INST_0_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966695656999569"
    )
        port map (
      I0 => o_100(5),
      I1 => o_100(6),
      I2 => o_100(9),
      I3 => o_100(8),
      I4 => o_100(7),
      I5 => o_100(10),
      O => \o_fndData[7]_INST_0_i_67_n_1001\
    );
\o_fndData[7]_INST_0_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69CB92B9CB92B62"
    )
        port map (
      I0 => o_100(5),
      I1 => o_100(9),
      I2 => o_100(8),
      I3 => o_100(10),
      I4 => o_100(7),
      I5 => o_100(6),
      O => \o_fndData[7]_INST_0_i_68_n_1001\
    );
\o_fndData[7]_INST_0_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6B5A294A"
    )
        port map (
      I0 => i_value(13),
      I1 => i_value(10),
      I2 => i_value(11),
      I3 => i_value(12),
      I4 => i_value(9),
      O => o_100(8)
    );
\o_fndData[7]_INST_0_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56959969"
    )
        port map (
      I0 => i_value(9),
      I1 => i_value(10),
      I2 => i_value(13),
      I3 => i_value(11),
      I4 => i_value(12),
      O => \o_fndData[7]_INST_0_i_70_n_1001\
    );
\o_fndData[7]_INST_0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3793C9EC361381C8"
    )
        port map (
      I0 => i_value(9),
      I1 => i_value(10),
      I2 => i_value(13),
      I3 => i_value(11),
      I4 => i_value(12),
      I5 => i_value(8),
      O => o_100(7)
    );
\o_fndData[7]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966695656999569"
    )
        port map (
      I0 => i_value(8),
      I1 => i_value(9),
      I2 => i_value(12),
      I3 => i_value(11),
      I4 => i_value(10),
      I5 => i_value(13),
      O => \o_fndData[7]_INST_0_i_72_n_1001\
    );
\o_fndData[7]_INST_0_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69CB92B9CB92B62"
    )
        port map (
      I0 => i_value(8),
      I1 => i_value(12),
      I2 => i_value(11),
      I3 => i_value(13),
      I4 => i_value(10),
      I5 => i_value(9),
      O => \o_fndData[7]_INST_0_i_73_n_1001\
    );
\o_fndData[7]_INST_0_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => i_value(12),
      I1 => i_value(11),
      I2 => i_value(13),
      O => o_100(10)
    );
\o_fndData[7]_INST_0_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A18"
    )
        port map (
      I0 => i_value(12),
      I1 => i_value(11),
      I2 => i_value(13),
      I3 => i_value(10),
      O => o_100(9)
    );
end STRUCTURE;
