#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-17-g9be3fc3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9bc2e0ae10 .scope module, "cpu" "cpu" 2 7;
 .timescale 0 0;
L_0x104d00008 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f9bc2e1dec0_0 .net/2u *"_s2", 2 0, L_0x104d00008;  1 drivers
v0x7f9bc2e1df80_0 .var "access_mem", 0 0;
v0x7f9bc2e1e020_0 .net "alu_result", 7 0, v0x7f9bc2e1b900_0;  1 drivers
v0x7f9bc2e1e0f0_0 .var "decode", 0 0;
v0x7f9bc2e1e1a0_0 .var "execute", 0 0;
v0x7f9bc2e1e270_0 .var "fetch", 0 0;
v0x7f9bc2e1e320_0 .var "instruction", 7 0;
v0x7f9bc2e1e3f0_0 .net "instruction_data", 7 0, v0x7f9bc2e1d2d0_0;  1 drivers
o0x104ccea88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f9bc2e1e480_0 .net "jump", 7 0, o0x104ccea88;  0 drivers
v0x7f9bc2e1e5b0_0 .var "jump_offset", 7 0;
v0x7f9bc2e1e640_0 .var "mem_address", 7 0;
v0x7f9bc2e1e6d0_0 .net "mem_data_r", 7 0, v0x7f9bc2e1cbf0_0;  1 drivers
v0x7f9bc2e1e780_0 .var "mem_data_w", 7 0;
v0x7f9bc2e1e830_0 .net "mem_r_en", 0 0, v0x7f9bc2e1c050_0;  1 drivers
v0x7f9bc2e1e8e0_0 .var "mem_r_result", 7 0;
v0x7f9bc2e1e970_0 .net "mem_w_en", 0 0, v0x7f9bc2e1c100_0;  1 drivers
v0x7f9bc2e1ea40_0 .net "opcode", 3 0, L_0x7f9bc2e20010;  1 drivers
v0x7f9bc2e1ebd0_0 .net "overflow", 0 0, v0x7f9bc2e1ba10_0;  1 drivers
v0x7f9bc2e1ec60_0 .net "pc", 7 0, v0x7f9bc2e1dab0_0;  1 drivers
v0x7f9bc2e1ecf0_0 .net "reg_addr_0", 1 0, v0x7f9bc2e1c280_0;  1 drivers
v0x7f9bc2e1ed80_0 .net "reg_addr_1", 1 0, v0x7f9bc2e1c330_0;  1 drivers
v0x7f9bc2e1ee10_0 .net "reg_addr_w", 1 0, v0x7f9bc2e1c3e0_0;  1 drivers
v0x7f9bc2e1eea0_0 .var "reg_data_0", 7 0;
v0x7f9bc2e1ef30_0 .var "reg_data_1", 7 0;
v0x7f9bc2e1efe0_0 .var "reg_data_w", 7 0;
v0x7f9bc2e1f070 .array "reg_file", 0 3, 7 0;
v0x7f9bc2e1f110_0 .net "reg_w_en", 0 0, v0x7f9bc2e1c490_0;  1 drivers
v0x7f9bc2e1f1c0_0 .net "sel_w_source", 7 0, v0x7f9bc2e1c5a0_0;  1 drivers
v0x7f9bc2e1f270_0 .var "state", 2 0;
v0x7f9bc2e1f310_0 .net "state_update", 2 0, L_0x7f9bc2d26ec0;  1 drivers
v0x7f9bc2e1f3c0_0 .var "update_pc", 0 0;
E_0x7f9bc2e03ba0 .event edge, v0x7f9bc2e1f270_0;
L_0x7f9bc2e20010 .part v0x7f9bc2e1e320_0, 4, 4;
L_0x7f9bc2d26ec0 .arith/sum 3, v0x7f9bc2e1f270_0, L_0x104d00008;
S_0x7f9bc2e0b0d0 .scope module, "arithmetics" "alu" 2 159, 3 1 0, S_0x7f9bc2e0ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction"
    .port_info 1 /INPUT 8 "pc"
    .port_info 2 /INPUT 8 "in0"
    .port_info 3 /INPUT 8 "in1"
    .port_info 4 /OUTPUT 8 "out"
    .port_info 5 /OUTPUT 8 "jump"
    .port_info 6 /OUTPUT 1 "overflow"
    .port_info 7 /INPUT 1 "clk"
v0x7f9bc2e0b360_0 .net "clk", 0 0, v0x7f9bc2e1e1a0_0;  1 drivers
v0x7f9bc2e1b400_0 .net "imm2", 1 0, L_0x7f9bc2d260b0;  1 drivers
v0x7f9bc2e1b4a0_0 .net "imm4", 3 0, L_0x7f9bc2d26150;  1 drivers
v0x7f9bc2e1b550_0 .net "in0", 7 0, v0x7f9bc2e1eea0_0;  1 drivers
v0x7f9bc2e1b600_0 .net "in1", 7 0, v0x7f9bc2e1ef30_0;  1 drivers
v0x7f9bc2e1b6f0_0 .net "instruction", 7 0, v0x7f9bc2e1e320_0;  1 drivers
v0x7f9bc2e1b7a0_0 .var "jump", 7 0;
v0x7f9bc2e1b850_0 .net "opcode", 3 0, L_0x7f9bc2d25c20;  1 drivers
v0x7f9bc2e1b900_0 .var "out", 7 0;
v0x7f9bc2e1ba10_0 .var "overflow", 0 0;
v0x7f9bc2e1bab0_0 .net "pc", 7 0, v0x7f9bc2e1dab0_0;  alias, 1 drivers
E_0x7f9bc2e0b330 .event posedge, v0x7f9bc2e0b360_0;
L_0x7f9bc2d25c20 .part v0x7f9bc2e1e320_0, 4, 4;
L_0x7f9bc2d260b0 .part v0x7f9bc2e1e320_0, 0, 2;
L_0x7f9bc2d26150 .part v0x7f9bc2e1e320_0, 0, 4;
S_0x7f9bc2e1bbe0 .scope module, "ctrl" "control_unit" 2 149, 4 2 0, S_0x7f9bc2e0ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction"
    .port_info 1 /OUTPUT 1 "mem_w_en"
    .port_info 2 /OUTPUT 1 "reg_w_en"
    .port_info 3 /OUTPUT 8 "sel_w_source"
    .port_info 4 /OUTPUT 1 "mem_r_en"
    .port_info 5 /OUTPUT 2 "reg_addr_0"
    .port_info 6 /OUTPUT 2 "reg_addr_1"
    .port_info 7 /OUTPUT 2 "reg_addr_w"
    .port_info 8 /INPUT 1 "clk"
    .port_info 9 /NODIR 0 ""
v0x7f9bc2e1bee0_0 .net "clk", 0 0, v0x7f9bc2e1e0f0_0;  1 drivers
v0x7f9bc2e1bf90_0 .net "instruction", 7 0, v0x7f9bc2e1e320_0;  alias, 1 drivers
v0x7f9bc2e1c050_0 .var "mem_r_en", 0 0;
v0x7f9bc2e1c100_0 .var "mem_w_en", 0 0;
v0x7f9bc2e1c190_0 .net "opcode", 3 0, L_0x7f9bc2d30c80;  1 drivers
v0x7f9bc2e1c280_0 .var "reg_addr_0", 1 0;
v0x7f9bc2e1c330_0 .var "reg_addr_1", 1 0;
v0x7f9bc2e1c3e0_0 .var "reg_addr_w", 1 0;
v0x7f9bc2e1c490_0 .var "reg_w_en", 0 0;
v0x7f9bc2e1c5a0_0 .var "sel_w_source", 7 0;
E_0x7f9bc2e0b230 .event posedge, v0x7f9bc2e1bee0_0;
L_0x7f9bc2d30c80 .part v0x7f9bc2e1e320_0, 4, 4;
S_0x7f9bc2e1c720 .scope module, "dataMem" "data_memory" 2 167, 5 1 0, S_0x7f9bc2e0ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_address"
    .port_info 1 /INPUT 8 "write_data"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /OUTPUT 8 "read_data"
    .port_info 4 /INPUT 1 "clk"
P_0x7f9bc2e1c880 .param/str "DATA" 0 5 18, "dataMem.bin";
v0x7f9bc2e1c9e0_0 .net "clk", 0 0, v0x7f9bc2e1df80_0;  1 drivers
v0x7f9bc2e1ca90_0 .net "data_address", 7 0, v0x7f9bc2e1e640_0;  1 drivers
v0x7f9bc2e1cb40 .array "data_mem", 127 64, 7 0;
v0x7f9bc2e1cbf0_0 .var "read_data", 7 0;
v0x7f9bc2e1cca0_0 .net "write_data", 7 0, v0x7f9bc2e1e780_0;  1 drivers
v0x7f9bc2e1cd90_0 .net "write_enable", 0 0, v0x7f9bc2e1c100_0;  alias, 1 drivers
E_0x7f9bc2e1c9b0 .event posedge, v0x7f9bc2e1c9e0_0;
S_0x7f9bc2e1ce90 .scope module, "instMem" "instruction_mem" 2 145, 6 1 0, S_0x7f9bc2e0ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction_address"
    .port_info 1 /OUTPUT 8 "instruction_data"
    .port_info 2 /INPUT 1 "clk"
P_0x7f9bc2e1d040 .param/str "INSTRUCTIONS" 0 6 13, "instMem.bin";
v0x7f9bc2e1d160_0 .net "clk", 0 0, v0x7f9bc2e1e270_0;  1 drivers
v0x7f9bc2e1d210_0 .net "instruction_address", 7 0, v0x7f9bc2e1dab0_0;  alias, 1 drivers
v0x7f9bc2e1d2d0_0 .var "instruction_data", 7 0;
v0x7f9bc2e1d380 .array "instruction_mem", 63 0, 7 0;
E_0x7f9bc2e1c900 .event posedge, v0x7f9bc2e1d160_0;
S_0x7f9bc2e1d470 .scope module, "pcounter" "program_counter" 2 173, 7 1 0, S_0x7f9bc2e0ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "pc_control"
    .port_info 2 /INPUT 8 "jump_offset"
    .port_info 3 /OUTPUT 8 "pc"
L_0x7f9bc2d30d20 .functor AND 8, o0x104ccea88, v0x7f9bc2e1e5b0_0, C4<11111111>, C4<11111111>;
L_0x104d00050 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7f9bc2e1d6f0_0 .net/2u *"_s0", 7 0, L_0x104d00050;  1 drivers
v0x7f9bc2e1d7b0_0 .net *"_s2", 7 0, L_0x7f9bc2d308d0;  1 drivers
v0x7f9bc2e1d860_0 .net *"_s4", 7 0, L_0x7f9bc2d30d20;  1 drivers
v0x7f9bc2e1d920_0 .net "clk", 0 0, v0x7f9bc2e1f3c0_0;  1 drivers
v0x7f9bc2e1d9c0_0 .net "jump_offset", 7 0, v0x7f9bc2e1e5b0_0;  1 drivers
v0x7f9bc2e1dab0_0 .var "pc", 7 0;
v0x7f9bc2e1db90_0 .net "pc_control", 7 0, o0x104ccea88;  alias, 0 drivers
v0x7f9bc2e1dc20_0 .net "pc_update", 7 0, L_0x7f9bc2d30970;  1 drivers
E_0x7f9bc2e1d6c0 .event posedge, v0x7f9bc2e1d920_0;
L_0x7f9bc2d308d0 .arith/sum 8, v0x7f9bc2e1dab0_0, L_0x104d00050;
L_0x7f9bc2d30970 .arith/sum 8, L_0x7f9bc2d308d0, L_0x7f9bc2d30d20;
S_0x7f9bc2e1dd10 .scope begin, "states" "states" 2 65, 2 65 0, S_0x7f9bc2e0ae10;
 .timescale 0 0;
S_0x7f9bc2e0af70 .scope module, "test" "test" 5 37;
 .timescale 0 0;
v0x7f9bc2e1fc80_0 .var "clk", 0 0;
v0x7f9bc2e1fd30_0 .var "data_address", 7 0;
v0x7f9bc2e1fdc0_0 .net "read_data", 7 0, v0x7f9bc2e1f9c0_0;  1 drivers
v0x7f9bc2e1fe90_0 .var "write_data", 7 0;
v0x7f9bc2e1ff40_0 .var "write_enable", 0 0;
S_0x7f9bc2e1f470 .scope module, "DATA_MEMORY" "data_memory" 5 45, 5 1 0, S_0x7f9bc2e0af70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_address"
    .port_info 1 /INPUT 8 "write_data"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /OUTPUT 8 "read_data"
    .port_info 4 /INPUT 1 "clk"
P_0x7f9bc2e1f620 .param/str "DATA" 0 5 18, "dataMem.bin";
v0x7f9bc2e1f7b0_0 .net "clk", 0 0, v0x7f9bc2e1fc80_0;  1 drivers
v0x7f9bc2e1f860_0 .net "data_address", 7 0, v0x7f9bc2e1fd30_0;  1 drivers
v0x7f9bc2e1f910 .array "data_mem", 127 64, 7 0;
v0x7f9bc2e1f9c0_0 .var "read_data", 7 0;
v0x7f9bc2e1fa70_0 .net "write_data", 7 0, v0x7f9bc2e1fe90_0;  1 drivers
v0x7f9bc2e1fb60_0 .net "write_enable", 0 0, v0x7f9bc2e1ff40_0;  1 drivers
E_0x7f9bc2e1f760 .event posedge, v0x7f9bc2e1f7b0_0;
    .scope S_0x7f9bc2e1ce90;
T_0 ;
    %wait E_0x7f9bc2e1c900;
    %ix/getv 4, v0x7f9bc2e1d210_0;
    %load/vec4a v0x7f9bc2e1d380, 4;
    %assign/vec4 v0x7f9bc2e1d2d0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9bc2e1ce90;
T_1 ;
    %vpi_call 6 20 "$readmemb", P_0x7f9bc2e1d040, v0x7f9bc2e1d380 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f9bc2e1bbe0;
T_2 ;
    %wait E_0x7f9bc2e0b230;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_2.20, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_2.24, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_2.26, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_2.28, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0x7f9bc2e1c190_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.30, 4;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7f9bc2e1c280_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c330_0, 0, 2;
    %load/vec4 v0x7f9bc2e1bf90_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7f9bc2e1c3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1c490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1c5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1c050_0, 0, 1;
T_2.30 ;
T_2.29 ;
T_2.27 ;
T_2.25 ;
T_2.23 ;
T_2.21 ;
T_2.19 ;
T_2.17 ;
T_2.15 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9bc2e0b0d0;
T_3 ;
    %wait E_0x7f9bc2e0b330;
    %load/vec4 v0x7f9bc2e1b850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1ba10_0, 0, 1;
    %jmp T_3.17;
T_3.0 ;
    %load/vec4 v0x7f9bc2e1b550_0;
    %store/vec4 v0x7f9bc2e1b900_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1ba10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %jmp T_3.17;
T_3.1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %load/vec4 v0x7f9bc2e1b550_0;
    %load/vec4 v0x7f9bc2e1b600_0;
    %add;
    %store/vec4 v0x7f9bc2e1b900_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f9bc2e1b550_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f9bc2e1b600_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7f9bc2e1b900_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9bc2e1b550_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7f9bc2e1b600_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f9bc2e1b900_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.18, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1ba10_0, 0, 1;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1ba10_0, 0, 1;
T_3.19 ;
    %jmp T_3.17;
T_3.2 ;
    %load/vec4 v0x7f9bc2e1b550_0;
    %load/vec4 v0x7f9bc2e1b600_0;
    %and;
    %store/vec4 v0x7f9bc2e1b900_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1ba10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %jmp T_3.17;
T_3.3 ;
    %load/vec4 v0x7f9bc2e1b550_0;
    %inv;
    %store/vec4 v0x7f9bc2e1b900_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1ba10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %jmp T_3.17;
T_3.4 ;
    %load/vec4 v0x7f9bc2e1b550_0;
    %load/vec4 v0x7f9bc2e1b600_0;
    %or;
    %inv;
    %store/vec4 v0x7f9bc2e1b900_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1ba10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %load/vec4 v0x7f9bc2e1b600_0;
    %load/vec4 v0x7f9bc2e1b550_0;
    %cmp/s;
    %jmp/0xz  T_3.20, 5;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9bc2e1b900_0, 0, 8;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b900_0, 0, 8;
T_3.21 ;
    %jmp T_3.17;
T_3.6 ;
    %load/vec4 v0x7f9bc2e1b600_0;
    %ix/getv 4, v0x7f9bc2e1b400_0;
    %shiftl 4;
    %store/vec4 v0x7f9bc2e1b900_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1ba10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %jmp T_3.17;
T_3.7 ;
    %load/vec4 v0x7f9bc2e1b600_0;
    %ix/getv 4, v0x7f9bc2e1b400_0;
    %shiftr 4;
    %store/vec4 v0x7f9bc2e1b900_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1ba10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %jmp T_3.17;
T_3.8 ;
    %load/vec4 v0x7f9bc2e1b600_0;
    %load/vec4 v0x7f9bc2e1bab0_0;
    %sub;
    %subi 1, 0, 8;
    %store/vec4 v0x7f9bc2e1b900_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %jmp T_3.17;
T_3.9 ;
    %load/vec4 v0x7f9bc2e1b600_0;
    %load/vec4 v0x7f9bc2e1bab0_0;
    %sub;
    %subi 1, 0, 8;
    %store/vec4 v0x7f9bc2e1b900_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %jmp T_3.17;
T_3.12 ;
    %load/vec4 v0x7f9bc2e1b600_0;
    %load/vec4 v0x7f9bc2e1b550_0;
    %cmp/e;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
T_3.23 ;
    %jmp T_3.17;
T_3.13 ;
    %load/vec4 v0x7f9bc2e1b600_0;
    %load/vec4 v0x7f9bc2e1b550_0;
    %cmp/ne;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
T_3.25 ;
    %jmp T_3.17;
T_3.14 ;
    %load/vec4 v0x7f9bc2e1b400_0;
    %pad/s 8;
    %load/vec4 v0x7f9bc2e1b600_0;
    %add;
    %store/vec4 v0x7f9bc2e1b900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %jmp T_3.17;
T_3.15 ;
    %load/vec4 v0x7f9bc2e1b400_0;
    %pad/s 8;
    %store/vec4 v0x7f9bc2e1b900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9bc2e1b7a0_0, 0, 8;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9bc2e1c720;
T_4 ;
    %wait E_0x7f9bc2e1c9b0;
    %load/vec4 v0x7f9bc2e1cd90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7f9bc2e1cca0_0;
    %load/vec4 v0x7f9bc2e1ca90_0;
    %subi 64, 0, 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9bc2e1cb40, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f9bc2e1ca90_0;
    %subi 64, 0, 8;
    %ix/vec4 4;
    %load/vec4a v0x7f9bc2e1cb40, 4;
    %assign/vec4 v0x7f9bc2e1cbf0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f9bc2e1c720;
T_5 ;
    %vpi_call 5 31 "$readmemb", P_0x7f9bc2e1c880, v0x7f9bc2e1cb40 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7f9bc2e1d470;
T_6 ;
    %wait E_0x7f9bc2e1d6c0;
    %load/vec4 v0x7f9bc2e1d920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7f9bc2e1dc20_0;
    %assign/vec4 v0x7f9bc2e1dab0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9bc2e0ae10;
T_7 ;
    %wait E_0x7f9bc2e03ba0;
    %load/vec4 v0x7f9bc2e1e320_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.0, 4;
    %disable S_0x7f9bc2e1dd10;
    %jmp T_7.1;
T_7.0 ;
    %fork t_1, S_0x7f9bc2e1dd10;
    %jmp t_0;
    .scope S_0x7f9bc2e1dd10;
t_1 ;
    %load/vec4 v0x7f9bc2e1f270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.2 ;
    %vpi_call 2 69 "$display", "state = %b, instruction = %b, pc = %b, reg_addr_0 = %b, reg_addr_1 = %b, reg_addr_w = %b, reg_data_0 = %b, reg_data_1 = %b, reg_data_w = %b, instruction_Data = %b", v0x7f9bc2e1f270_0, v0x7f9bc2e1e320_0, v0x7f9bc2e1ec60_0, v0x7f9bc2e1ecf0_0, v0x7f9bc2e1ed80_0, v0x7f9bc2e1ee10_0, v0x7f9bc2e1eea0_0, v0x7f9bc2e1ef30_0, v0x7f9bc2e1efe0_0, v0x7f9bc2e1e3f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9bc2e1e270_0, 0;
    %load/vec4 v0x7f9bc2e1e3f0_0;
    %assign/vec4 v0x7f9bc2e1e320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9bc2e1e270_0, 0;
    %load/vec4 v0x7f9bc2e1f310_0;
    %assign/vec4 v0x7f9bc2e1f270_0, 0;
    %jmp T_7.10;
T_7.3 ;
    %vpi_call 2 78 "$display", "state = %b, instruction = %b, pc = %b, reg_addr_0 = %b, reg_addr_1 = %b, reg_addr_w = %b, reg_data_0 = %b, reg_data_1 = %b, reg_data_w = %b, instruction_Data = %b", v0x7f9bc2e1f270_0, v0x7f9bc2e1e320_0, v0x7f9bc2e1ec60_0, v0x7f9bc2e1ecf0_0, v0x7f9bc2e1ed80_0, v0x7f9bc2e1ee10_0, v0x7f9bc2e1eea0_0, v0x7f9bc2e1ef30_0, v0x7f9bc2e1efe0_0, v0x7f9bc2e1e3f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9bc2e1e0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9bc2e1e0f0_0, 0;
    %load/vec4 v0x7f9bc2e1f310_0;
    %assign/vec4 v0x7f9bc2e1f270_0, 0;
    %jmp T_7.10;
T_7.4 ;
    %vpi_call 2 86 "$display", "state = %b, instruction = %b, pc = %b, reg_addr_0 = %b, reg_addr_1 = %b, reg_addr_w = %b, reg_data_0 = %b, reg_data_1 = %b, reg_data_w = %b, instruction_Data = %b", v0x7f9bc2e1f270_0, v0x7f9bc2e1e320_0, v0x7f9bc2e1ec60_0, v0x7f9bc2e1ecf0_0, v0x7f9bc2e1ed80_0, v0x7f9bc2e1ee10_0, v0x7f9bc2e1eea0_0, v0x7f9bc2e1ef30_0, v0x7f9bc2e1efe0_0, v0x7f9bc2e1e3f0_0 {0 0 0};
    %load/vec4 v0x7f9bc2e1ecf0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7f9bc2e1f070, 4;
    %assign/vec4 v0x7f9bc2e1eea0_0, 0;
    %load/vec4 v0x7f9bc2e1ed80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7f9bc2e1f070, 4;
    %assign/vec4 v0x7f9bc2e1ef30_0, 0;
    %load/vec4 v0x7f9bc2e1ea40_0;
    %cmpi/e 12, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9bc2e1ea40_0;
    %cmpi/e 13, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_7.11, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f9bc2e1f070, 4;
    %assign/vec4 v0x7f9bc2e1e5b0_0, 0;
T_7.11 ;
    %load/vec4 v0x7f9bc2e1f310_0;
    %assign/vec4 v0x7f9bc2e1f270_0, 0;
    %jmp T_7.10;
T_7.5 ;
    %vpi_call 2 97 "$display", "state = %b, instruction = %b, pc = %b, reg_addr_0 = %b, reg_addr_1 = %b, reg_addr_w = %b, reg_data_0 = %b, reg_data_1 = %b, reg_data_w = %b, instruction_Data = %b", v0x7f9bc2e1f270_0, v0x7f9bc2e1e320_0, v0x7f9bc2e1ec60_0, v0x7f9bc2e1ecf0_0, v0x7f9bc2e1ed80_0, v0x7f9bc2e1ee10_0, v0x7f9bc2e1eea0_0, v0x7f9bc2e1ef30_0, v0x7f9bc2e1efe0_0, v0x7f9bc2e1e3f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9bc2e1e1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9bc2e1e1a0_0, 1;
    %load/vec4 v0x7f9bc2e1f310_0;
    %assign/vec4 v0x7f9bc2e1f270_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %vpi_call 2 105 "$display", "state = %b, instruction = %b, pc = %b, reg_addr_0 = %b, reg_addr_1 = %b, reg_addr_w = %b, reg_data_0 = %b, reg_data_1 = %b, reg_data_w = %b, instruction_Data = %b", v0x7f9bc2e1f270_0, v0x7f9bc2e1e320_0, v0x7f9bc2e1ec60_0, v0x7f9bc2e1ecf0_0, v0x7f9bc2e1ed80_0, v0x7f9bc2e1ee10_0, v0x7f9bc2e1eea0_0, v0x7f9bc2e1ef30_0, v0x7f9bc2e1efe0_0, v0x7f9bc2e1e3f0_0 {0 0 0};
    %load/vec4 v0x7f9bc2e1e830_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9bc2e1e970_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.13, 9;
    %load/vec4 v0x7f9bc2e1ea40_0;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9bc2e1ea40_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_7.15, 4;
    %load/vec4 v0x7f9bc2e1eea0_0;
    %assign/vec4 v0x7f9bc2e1e640_0, 0;
T_7.15 ;
    %load/vec4 v0x7f9bc2e1e6d0_0;
    %assign/vec4 v0x7f9bc2e1e8e0_0, 0;
    %load/vec4 v0x7f9bc2e1ef30_0;
    %assign/vec4 v0x7f9bc2e1e780_0, 0;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9bc2e1df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9bc2e1df80_0, 1;
    %load/vec4 v0x7f9bc2e1f310_0;
    %assign/vec4 v0x7f9bc2e1f270_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %vpi_call 2 119 "$display", "state = %b, instruction = %b, pc = %b, reg_addr_0 = %b, reg_addr_1 = %b, reg_addr_w = %b, reg_data_0 = %b, reg_data_1 = %b, reg_data_w = %b, instruction_Data = %b", v0x7f9bc2e1f270_0, v0x7f9bc2e1e320_0, v0x7f9bc2e1ec60_0, v0x7f9bc2e1ecf0_0, v0x7f9bc2e1ed80_0, v0x7f9bc2e1ee10_0, v0x7f9bc2e1eea0_0, v0x7f9bc2e1ef30_0, v0x7f9bc2e1efe0_0, v0x7f9bc2e1e3f0_0 {0 0 0};
    %load/vec4 v0x7f9bc2e1e020_0;
    %load/vec4 v0x7f9bc2e1f1c0_0;
    %inv;
    %load/vec4 v0x7f9bc2e1e8e0_0;
    %add;
    %and;
    %load/vec4 v0x7f9bc2e1f1c0_0;
    %and;
    %assign/vec4 v0x7f9bc2e1efe0_0, 0;
    %load/vec4 v0x7f9bc2e1f310_0;
    %assign/vec4 v0x7f9bc2e1f270_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %vpi_call 2 126 "$display", "state = %b, instruction = %b, pc = %b, reg_addr_0 = %b, reg_addr_1 = %b, reg_addr_w = %b, reg_data_0 = %b, reg_data_1 = %b, reg_data_w = %b, instruction_Data = %b", v0x7f9bc2e1f270_0, v0x7f9bc2e1e320_0, v0x7f9bc2e1ec60_0, v0x7f9bc2e1ecf0_0, v0x7f9bc2e1ed80_0, v0x7f9bc2e1ee10_0, v0x7f9bc2e1eea0_0, v0x7f9bc2e1ef30_0, v0x7f9bc2e1efe0_0, v0x7f9bc2e1e3f0_0 {0 0 0};
    %load/vec4 v0x7f9bc2e1f110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %load/vec4 v0x7f9bc2e1efe0_0;
    %load/vec4 v0x7f9bc2e1ee10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9bc2e1f070, 0, 4;
T_7.17 ;
    %load/vec4 v0x7f9bc2e1f310_0;
    %assign/vec4 v0x7f9bc2e1f270_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %vpi_call 2 135 "$display", "state = %b, instruction = %b, pc = %b, reg_addr_0 = %b, reg_addr_1 = %b, reg_addr_w = %b, reg_data_0 = %b, reg_data_1 = %b, reg_data_w = %b, instruction_Data = %b", v0x7f9bc2e1f270_0, v0x7f9bc2e1e320_0, v0x7f9bc2e1ec60_0, v0x7f9bc2e1ecf0_0, v0x7f9bc2e1ed80_0, v0x7f9bc2e1ee10_0, v0x7f9bc2e1eea0_0, v0x7f9bc2e1ef30_0, v0x7f9bc2e1efe0_0, v0x7f9bc2e1e3f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9bc2e1f3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9bc2e1f3c0_0, 1;
    %load/vec4 v0x7f9bc2e1f310_0;
    %assign/vec4 v0x7f9bc2e1f270_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %end;
    .scope S_0x7f9bc2e0ae10;
t_0 %join;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f9bc2e0ae10;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9bc2e1f270_0, 0, 3;
    %end;
    .thread T_8;
    .scope S_0x7f9bc2e1f470;
T_9 ;
    %wait E_0x7f9bc2e1f760;
    %load/vec4 v0x7f9bc2e1fb60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7f9bc2e1fa70_0;
    %load/vec4 v0x7f9bc2e1f860_0;
    %subi 64, 0, 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9bc2e1f910, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f9bc2e1f860_0;
    %subi 64, 0, 8;
    %ix/vec4 4;
    %load/vec4a v0x7f9bc2e1f910, 4;
    %assign/vec4 v0x7f9bc2e1f9c0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f9bc2e1f470;
T_10 ;
    %vpi_call 5 31 "$readmemb", P_0x7f9bc2e1f620, v0x7f9bc2e1f910 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7f9bc2e0af70;
T_11 ;
    %vpi_call 5 53 "$display", "data_address=%b, write_data=%b, write_enable=%b, read_data=%b", v0x7f9bc2e1fd30_0, v0x7f9bc2e1fe90_0, v0x7f9bc2e1ff40_0, v0x7f9bc2e1fdc0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1ff40_0, 0, 1;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0x7f9bc2e1fd30_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9bc2e1fe90_0, 0, 8;
    %vpi_call 5 58 "$monitor", "data_address=%b, write_data=%b, write_enable=%b, read_data=%b, clk=%b", v0x7f9bc2e1fd30_0, v0x7f9bc2e1fe90_0, v0x7f9bc2e1ff40_0, v0x7f9bc2e1fdc0_0, v0x7f9bc2e1fc80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1ff40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1fc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1ff40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1fc80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9bc2e1fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1ff40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9bc2e1fc80_0, 0, 1;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "/Users/krisht/Desktop/Team-ExceptioNull/newcpu.v";
    "./alu.v";
    "./control_unit.v";
    "./data_mem.v";
    "./instruction_mem.v";
    "./program_counter.v";
