{"index": 852, "svad": "This property verifies that the LatchedCrcError signal is cleared one clock cycle after the Reset signal is asserted.\n\nThe property triggers on every positive edge of the MRxClk clock. When the Reset signal becomes 1, the property requires that on the next clock cycle, the LatchedCrcError signal must be 0. The verification is disabled when the Reset signal is 0.", "reference_sva": "property p_LatchedCrcError_reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        (Reset == 1) |-> ##1 (LatchedCrcError == 0);\nendproperty\nassert_p_LatchedCrcError_reset: assert property (p_LatchedCrcError_reset) else $error(\"Assertion failed: LatchedCrcError is not 0 one cycle after Reset is asserted\");", "generated_sva": "property p_latched_crc_error_cleared_after_reset;\n  @(posedge MRxClk) disable iff (!Reset)\n  Reset |=> (LatchedCrcError == 1'b0);\nendproperty\n\nassert property (p_latched_crc_error_cleared_after_reset)\n  else $error(\"LatchedCrcError was not cleared one clock cycle after Reset assertion\");", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_LatchedCrcError_reset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `LatchedCrcError`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MRxClk` (posedge)\n    * Reset Signal: `Reset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(Reset == 1)`\n    * Response condition: `##1 (LatchedCrcError == 0)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(Reset == 1)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 (LatchedCrcError == 0)`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (Reset == 0)`\n    * Property is disabled when reset `Reset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MRxClk) (Reset == 1) |-> ##1 (LatchedCrcError == 0)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_LatchedCrcError_reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        (Reset == 1) |-> ##1 (LatchedCrcError == 0);\nendproperty\nassert_p_LatchedCrcError_reset: assert property (p_LatchedCrcError_reset) else $error(\"Assertion failed: LatchedCrcError is not 0 one cycle after Reset is asserted\");\n```\n\n**Summary:**\nProperty `p_LatchedCrcError_reset` uses overlapping implication synchronized to `MRxClk`.", "error_message": null, "generation_time": 35.207454204559326, "verification_time": 0.005915641784667969, "from_cache": false}