Verilator Tree Dump (format 0x3900) from <e525> to <e555>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a1730 <e354> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0x55555619c620 <e425> {c1ai}  register2 -> register2 [scopep=0]
    1:2: VAR 0x5555561a1a70 <e358> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a1e10 <e363> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a21b0 <e369> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a2550 <e375> {c3av} @dt=0x555556199f50@(G/w2)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a9800 <e381> {c4ax} @dt=0x555556199f50@(G/w2)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561ad060 <e434> {c2ai} @dt=0x5555561a3230@(G/w1)
    1:2:1: VARREF 0x5555561acf40 <e431> {c2ai} @dt=0x5555561a3230@(G/w1)  load [RV] <- VAR 0x5555561a1a70 <e358> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561ace20 <e432> {c2ai} @dt=0x5555561a3230@(G/w1)  load [LV] => VAR 0x5555561ab600 <e472> {c2ai} @dt=0x5555561a3230@(G/w1)  register2__DOT__load [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561ad360 <e443> {c2ao} @dt=0x5555561a3230@(G/w1)
    1:2:1: VARREF 0x5555561ad240 <e440> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [RV] <- VAR 0x5555561a1e10 <e363> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561ad120 <e441> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [LV] => VAR 0x5555561ab780 <e230> {c2ao} @dt=0x5555561a3230@(G/w1)  register2__DOT__clr [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561ad660 <e452> {c2at} @dt=0x5555561a3230@(G/w1)
    1:2:1: VARREF 0x5555561ad540 <e449> {c2at} @dt=0x5555561a3230@(G/w1)  clk [RV] <- VAR 0x5555561a21b0 <e369> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561ad420 <e450> {c2at} @dt=0x5555561a3230@(G/w1)  clk [LV] => VAR 0x5555561ab900 <e238> {c2at} @dt=0x5555561a3230@(G/w1)  register2__DOT__clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561ad960 <e461> {c3av} @dt=0x555556199f50@(G/w2)
    1:2:1: VARREF 0x5555561ad840 <e458> {c3av} @dt=0x555556199f50@(G/w2)  inp [RV] <- VAR 0x5555561a2550 <e375> {c3av} @dt=0x555556199f50@(G/w2)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561ad720 <e459> {c3av} @dt=0x555556199f50@(G/w2)  inp [LV] => VAR 0x5555561aba80 <e258> {c3av} @dt=0x555556199f50@(G/w2)  register2__DOT__inp [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x5555561adc90 <e470> {c4ax} @dt=0x555556199f50@(G/w2)
    1:2:1: VARREF 0x5555561adb70 <e467> {c4ax} @dt=0x555556199f50@(G/w2)  q [RV] <- VAR 0x5555561a9800 <e381> {c4ax} @dt=0x555556199f50@(G/w2)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x5555561ada50 <e468> {c4ax} @dt=0x555556199f50@(G/w2)  q [LV] => VAR 0x5555561abc00 <e325> {c4ax} @dt=0x555556199f50@(G/w2)  register2__DOT__q [VSTATIC]  PORT
    1:2: VAR 0x5555561ab600 <e472> {c2ai} @dt=0x5555561a3230@(G/w1)  register2__DOT__load [VSTATIC]  PORT
    1:2: VAR 0x5555561ab780 <e230> {c2ao} @dt=0x5555561a3230@(G/w1)  register2__DOT__clr [VSTATIC]  PORT
    1:2: VAR 0x5555561ab900 <e238> {c2at} @dt=0x5555561a3230@(G/w1)  register2__DOT__clk [VSTATIC]  PORT
    1:2: VAR 0x5555561aba80 <e258> {c3av} @dt=0x555556199f50@(G/w2)  register2__DOT__inp [VSTATIC]  PORT
    1:2: VAR 0x5555561abc00 <e325> {c4ax} @dt=0x555556199f50@(G/w2)  register2__DOT__q [VSTATIC]  PORT
    1:2: ALWAYS 0x5555561ab2f0 <e153> {c6ac}
    1:2:1: SENTREE 0x5555561abd80 <e164> {c6aj}
    1:2:1:1: SENITEM 0x5555561abe40 <e102> {c6al} [POS]
    1:2:1:1:1: VARREF 0x5555561abf00 <e280> {c6at} @dt=0x5555561a3230@(G/w1)  clk [RV] <- VAR 0x5555561a21b0 <e369> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: IF 0x5555561ac020 <e166> {c7ad}
    1:2:2:1: VARREF 0x5555561ac2f0 <e516> {c7ah} @dt=0x5555561a3230@(G/w1)  clr [RV] <- VAR 0x5555561a1e10 <e363> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2: ASSIGNDLY 0x5555561ac410 <e337> {c8ag} @dt=0x555556199f50@(G/w2)
    1:2:2:2:1: CONST 0x5555561ac4d0 <e335> {c8aj} @dt=0x555556199f50@(G/w2)  2'h0
    1:2:2:2:2: VARREF 0x5555561ac610 <e336> {c8ae} @dt=0x555556199f50@(G/w2)  q [LV] => VAR 0x5555561a9800 <e381> {c4ax} @dt=0x555556199f50@(G/w2)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:3: IF 0x5555561ac730 <e145> {c9ai}
    1:2:2:3:1: VARREF 0x5555561aca00 <e522> {c9am} @dt=0x5555561a3230@(G/w1)  load [RV] <- VAR 0x5555561a1a70 <e358> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:3:2: ASSIGNDLY 0x5555561acb20 <e349> {c10ag} @dt=0x555556199f50@(G/w2)
    1:2:2:3:2:1: VARREF 0x5555561acbe0 <e297> {c10aj} @dt=0x555556199f50@(G/w2)  inp [RV] <- VAR 0x5555561a2550 <e375> {c3av} @dt=0x555556199f50@(G/w2)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:3:2:2: VARREF 0x5555561acd00 <e348> {c10ae} @dt=0x555556199f50@(G/w2)  q [LV] => VAR 0x5555561a9800 <e381> {c4ax} @dt=0x555556199f50@(G/w2)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a3230 <e117> {c7al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556199f50 <e257> {c3al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5555561a3230 <e117> {c7al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556199f50 <e257> {c3al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556189960]
