# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../01_led_test.srcs/sources_1/new/led.v" \
"D:/ax/AX7325/AX7325_CD_20201209/demo/01_led_test/led_test/led_test.srcs/sim_1/new/vtf_led_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
