FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.2-2016 S063 (3833650) 1/3/2020}
"PAGE_NUMBER" = 1;
0"NC";
1"P2V5\g";
2"GND\g";
3"Q1_N";
4"Q0_N";
5"Q1_P";
6"Q0_P";
7"IN_N";
8"IN_P";
9"UN$1$RSMD0402$I10$B";
10"UN$1$RSMD0402$I11$B";
%"SY58608U"
"1","(-11100,3700)","0","cninterface","I1";
;
$LOCATION"IC?"
TYPE"SY58608UMG"
POWER_GROUP"VCC=P2V5"
PACK_TYPE"QFN"
CDS_LIB"cninterface";
"IN* \B"7;
"VREF-AC"9;
"IN"8;
"Q0"6;
"Q1"5;
"Q0* \B"4;
"Q1* \B"3;
"VT"10;
%"RSMD0402"
"2","(-11525,3500)","0","cnpassive","I10";
;
$LOCATION"R?"
VALUE"XX"
CDS_LIB"cnpassive"
TOL"1%"
PACK_TYPE"0.0625W"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX";
"A <SIZE-1..0>\NAC"1;
"B <SIZE-1..0>\NAC"9;
%"RSMD0402"
"2","(-11525,3700)","0","cnpassive","I11";
;
$LOCATION"R?"
VALUE"XX"
CDS_LIB"cnpassive"
TOL"1%"
PACK_TYPE"0.0625W"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX";
"A <SIZE-1..0>\NAC"1;
"B <SIZE-1..0>\NAC"10;
%"P2V5"
"1","(-11700,3925)","0","cnpower","I12";
;
SIZE"1B"
HDL_POWER"P2V5"
BODY_TYPE"PLUMBING"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"1;
%"CAPCERSMDCL2"
"1","(-11700,3200)","1","cnpassive","I13";
;
$LOCATION"C?"
VALUE"100NF_X7R"
SIZE"1"
PACK_TYPE"0402"
VOLTAGE"16V"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"
$PN"#"2;
"B <SIZE-1..0>\NAC"
$PN"#"1;
%"CAPCERSMDCL2"
"1","(-11500,3200)","1","cnpassive","I14";
;
$LOCATION"C?"
VOLTAGE"10V_GEN"
VALUE"10UF"
PACK_TYPE"0805"
SIZE"1"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"
$PN"#"2;
"B <SIZE-1..0>\NAC"
$PN"#"1;
%"GND"
"1","(-11700,2875)","0","cnpower","I15";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"2;
%"RSMD0402"
"2","(-10150,3600)","2","cnpassive","I2";
;
TOL"1%"
VALUE"XX"
PACK_TYPE"0.0625W"
CDS_LIB"cnpassive"
$LOCATION"R?"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT";
"A <SIZE-1..0>\NAC"3;
"B <SIZE-1..0>\NAC"5;
%"OUTPORT"
"1","(-9500,3650)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"OUTPORT"
"1","(-9500,3575)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(-9500,3850)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"6;
%"OUTPORT"
"1","(-9500,3775)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"RSMD0402"
"2","(-10150,3800)","2","cnpassive","I7";
;
TOL"1%"
VALUE"XX"
PACK_TYPE"0.0625W"
CDS_LIB"cnpassive"
$LOCATION"R?"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT";
"A <SIZE-1..0>\NAC"4;
"B <SIZE-1..0>\NAC"6;
%"INPORT"
"1","(-12125,3800)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(-12125,3600)","0","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
END.
