// Seed: 1768515072
module module_0;
  always id_1 = -1;
  assign id_2 = id_1;
  assign id_1 = -1;
  reg  id_3;
  reg  id_4;
  wand id_5;
  wire id_6;
  assign id_3 = (1);
  always #id_7 if (id_1) id_3 <= id_4;
  assign id_1 = 1'b0;
  wire id_8;
  wire id_9;
  final id_2 = 1'd0 - 1 ? {-1} : -1'b0;
  supply0 id_10, id_11;
  assign id_10 = id_1;
  assign id_5  = -1;
  parameter id_12 = -1;
endmodule
module module_1;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire id_4;
  wire id_5;
endmodule
