

================================================================
== Synthesis Summary Report of 'spmv'
================================================================
+ General Information: 
    * Date:           Wed May  7 03:54:09 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        spmv
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |    Modules   |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |    & Loops   |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +--------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ spmv        |  Timing|  -0.16|     2527|  1.264e+04|         -|     2528|     -|        no|     -|  10 (~0%)|  2165 (~0%)|  1758 (~0%)|    -|
    | o ellpack_1  |      II|   3.65|     2525|  1.262e+04|        61|        5|   494|       yes|     -|         -|           -|           -|    -|
    +--------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| cols_address0  | 13       |
| cols_address1  | 13       |
| cols_q0        | 32       |
| cols_q1        | 32       |
| nzval_address0 | 13       |
| nzval_address1 | 13       |
| nzval_q0       | 32       |
| nzval_q1       | 32       |
| out_r_address0 | 9        |
| out_r_address1 | 9        |
| out_r_d0       | 32       |
| out_r_q1       | 32       |
| vec_address0   | 9        |
| vec_address1   | 9        |
| vec_q0         | 32       |
| vec_q1         | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| nzval    | in        | float*   |
| cols     | in        | int*     |
| vec      | in        | float*   |
| out      | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| nzval    | nzval_address0 | port    | offset   |
| nzval    | nzval_ce0      | port    |          |
| nzval    | nzval_q0       | port    |          |
| nzval    | nzval_address1 | port    | offset   |
| nzval    | nzval_ce1      | port    |          |
| nzval    | nzval_q1       | port    |          |
| cols     | cols_address0  | port    | offset   |
| cols     | cols_ce0       | port    |          |
| cols     | cols_q0        | port    |          |
| cols     | cols_address1  | port    | offset   |
| cols     | cols_ce1       | port    |          |
| cols     | cols_q1        | port    |          |
| vec      | vec_address0   | port    | offset   |
| vec      | vec_ce0        | port    |          |
| vec      | vec_q0         | port    |          |
| vec      | vec_address1   | port    | offset   |
| vec      | vec_ce1        | port    |          |
| vec      | vec_q1         | port    |          |
| out      | out_r_address0 | port    | offset   |
| out      | out_r_ce0      | port    |          |
| out      | out_r_we0      | port    |          |
| out      | out_r_d0       | port    |          |
| out      | out_r_address1 | port    | offset   |
| out      | out_r_ce1      | port    |          |
| out      | out_r_q1       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+------------+------+---------+---------+
| + spmv                              | 10  |        |            |      |         |         |
|   add_ln15_fu_398_p2                | -   |        | add_ln15   | add  | fabric  | 0       |
|   empty_6_fu_433_p2                 | -   |        | empty_6    | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | Si         | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_2      | fadd | fulldsp | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | Si_1       | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_2_1    | fadd | fulldsp | 4       |
|   add_ln18_fu_472_p2                | -   |        | add_ln18   | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | Si_2       | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_2_2    | fadd | fulldsp | 4       |
|   add_ln18_1_fu_483_p2              | -   |        | add_ln18_1 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | Si_3       | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_2_3    | fadd | fulldsp | 4       |
|   add_ln18_2_fu_524_p2              | -   |        | add_ln18_2 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | Si_4       | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_2_4    | fadd | fulldsp | 4       |
|   add_ln18_3_fu_535_p2              | -   |        | add_ln18_3 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | Si_5       | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_2_5    | fadd | fulldsp | 4       |
|   add_ln18_4_fu_576_p2              | -   |        | add_ln18_4 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | Si_6       | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_2_6    | fadd | fulldsp | 4       |
|   add_ln18_5_fu_587_p2              | -   |        | add_ln18_5 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | Si_7       | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_2_7    | fadd | fulldsp | 4       |
|   add_ln18_6_fu_628_p2              | -   |        | add_ln18_6 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | Si_8       | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_2_8    | fadd | fulldsp | 4       |
|   add_ln18_7_fu_639_p2              | -   |        | add_ln18_7 | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | Si_9       | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | sum_2_9    | fadd | fulldsp | 4       |
+-------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

