<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/spi_device/dv/env/seq_lib/spi_device_fifo_underflow_overflow_vseq.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="c1">// test tx sram fifo underflow and rx sram fifo overflow by overriding</span>
<a name="l-6"></a><span class="c1">// read_tx_filled_rx_space_bytes to send spi transfer when there is no space no data available</span>
<a name="l-7"></a><span class="k">class</span> <span class="n">spi_device_fifo_underflow_overflow_vseq</span> <span class="k">extends</span> <span class="n">spi_device_txrx_vseq</span><span class="p">;</span>
<a name="l-8"></a>  <span class="no">`uvm_object_utils</span><span class="p">(</span><span class="n">spi_device_fifo_underflow_overflow_vseq</span><span class="p">)</span>
<a name="l-9"></a>  <span class="no">`uvm_object_new</span>
<a name="l-10"></a>
<a name="l-11"></a>  <span class="k">virtual</span> <span class="k">task</span> <span class="n">body</span><span class="p">();</span>
<a name="l-12"></a>    <span class="n">allow_underflow_overflow</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-13"></a>    <span class="c1">// when underflow, miso may be unknown, disable checking it</span>
<a name="l-14"></a>    <span class="n">cfg</span><span class="p">.</span><span class="n">m_spi_agent_cfg</span><span class="p">.</span><span class="n">en_monitor_checks</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-15"></a>    <span class="k">super</span><span class="p">.</span><span class="n">body</span><span class="p">();</span>
<a name="l-16"></a>    <span class="n">cfg</span><span class="p">.</span><span class="n">m_spi_agent_cfg</span><span class="p">.</span><span class="n">en_monitor_checks</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-17"></a>  <span class="k">endtask</span>
<a name="l-18"></a>
<a name="l-19"></a>  <span class="c1">// there may be some data left due to under/overflow, need to flush out all data</span>
<a name="l-20"></a>  <span class="k">virtual</span> <span class="k">task</span> <span class="n">check_for_tx_rx_idle</span><span class="p">();</span>
<a name="l-21"></a>    <span class="n">uint</span> <span class="n">tx_avail_bytes</span><span class="p">,</span> <span class="n">rx_avail_bytes</span><span class="p">;</span>
<a name="l-22"></a>    <span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">device_words_q</span><span class="p">[</span><span class="err">$</span><span class="p">];</span>
<a name="l-23"></a>
<a name="l-24"></a>    <span class="c1">// flush out all remaining tx data in fifo due to overflow</span>
<a name="l-25"></a>    <span class="k">while</span> <span class="p">(</span><span class="mh">1</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-26"></a>      <span class="n">read_tx_avail_bytes</span><span class="p">(</span><span class="n">SramDataAvail</span><span class="p">,</span> <span class="n">tx_avail_bytes</span><span class="p">);</span>
<a name="l-27"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">tx_avail_bytes</span> <span class="o">==</span> <span class="mh">0</span><span class="p">)</span> <span class="k">break</span><span class="p">;</span>
<a name="l-28"></a>      <span class="n">process_spi_xfer</span><span class="p">();</span>
<a name="l-29"></a>    <span class="k">end</span>
<a name="l-30"></a>    <span class="c1">// there are some underflow data in fifo, clean them up</span>
<a name="l-31"></a>    <span class="c1">// repeat twice in case some data in async_fifo when sram fifo is full</span>
<a name="l-32"></a>    <span class="k">for</span> <span class="p">(</span><span class="n">uint</span> <span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-33"></a>      <span class="n">cfg</span><span class="p">.</span><span class="n">clk_rst_vif</span><span class="p">.</span><span class="n">wait_clks</span><span class="p">(</span><span class="mh">2</span><span class="p">);</span> <span class="c1">// 2 cycle for fifo ptr to be updated</span>
<a name="l-34"></a>      <span class="n">read_rx_avail_bytes</span><span class="p">(</span><span class="n">SramDataAvail</span><span class="p">,</span> <span class="n">rx_avail_bytes</span><span class="p">);</span>
<a name="l-35"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">rx_avail_bytes</span> <span class="o">==</span> <span class="mh">0</span><span class="p">)</span> <span class="k">break</span><span class="p">;</span>
<a name="l-36"></a>      <span class="n">read_host_words_rcvd</span><span class="p">(</span><span class="n">rx_avail_bytes</span> <span class="o">/</span> <span class="n">SRAM_WORD_SIZE</span><span class="p">,</span> <span class="n">device_words_q</span><span class="p">);</span>
<a name="l-37"></a>      <span class="c1">// in case data is transferred from async fifo, wait until transfer is done</span>
<a name="l-38"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mh">0</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-39"></a>        <span class="n">csr_spinwait</span><span class="p">(.</span><span class="n">ptr</span><span class="p">(</span><span class="n">ral</span><span class="p">.</span><span class="n">async_fifo_level</span><span class="p">.</span><span class="n">rxlvl</span><span class="p">),</span> <span class="p">.</span><span class="n">exp_data</span><span class="p">(</span><span class="mh">0</span><span class="p">));</span>
<a name="l-40"></a>      <span class="k">end</span>
<a name="l-41"></a>    <span class="k">end</span>
<a name="l-42"></a>
<a name="l-43"></a>    <span class="k">super</span><span class="p">.</span><span class="n">check_for_tx_rx_idle</span><span class="p">();</span>
<a name="l-44"></a>  <span class="k">endtask</span>
<a name="l-45"></a>
<a name="l-46"></a><span class="k">endclass</span> <span class="o">:</span> <span class="n">spi_device_fifo_underflow_overflow_vseq</span>
</pre></div>
</td></tr></table>
  </body>
</html>