[INF:CM0023] Creating log file ../../build/tests/StructVar/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/StructVar/slpp_unit//surelog.uhdm.chk
====== UHDM =======
design: (work@dut), id:15
|vpiName:work@dut
|uhdmallPackages:
\_package: builtin, id:16, parent:work@dut
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:17
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:18
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:19
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:20
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@dut, id:21, file:dut.sv, line:1, parent:work@dut
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiNet:
  \_logic_net: (mem), id:22, line:8
    |vpiName:mem
    |vpiFullName:work@dut.mem
  |vpiTypedef:
  \_struct_typespec: (mem_s), id:0, line:2
    |vpiPacked:1
    |vpiName:mem_s
    |vpiTypespecMember:
    \_typespec_member: (addr), id:5, line:3
      |vpiName:addr
      |vpiTypespec:
      \_bit_typespec: , id:4, line:3
        |vpiRange:
        \_range: , id:1, line:3, parent:mem_s
          |vpiLeftRange:
          \_constant: , id:2, line:3
            |vpiConstType:7
            |vpiSize:32
            |INT:7
          |vpiRightRange:
          \_constant: , id:3, line:3
            |vpiConstType:7
            |vpiSize:32
            |INT:0
    |vpiTypespecMember:
    \_typespec_member: (data), id:10, line:4
      |vpiName:data
      |vpiTypespec:
      \_bit_typespec: , id:9, line:4
        |vpiRange:
        \_range: , id:6, line:4, parent:mem_s
          |vpiLeftRange:
          \_constant: , id:7, line:4
            |vpiConstType:7
            |vpiSize:32
            |INT:7
          |vpiRightRange:
          \_constant: , id:8, line:4
            |vpiConstType:7
            |vpiSize:32
            |INT:0
    |vpiTypespecMember:
    \_typespec_member: (wr), id:12, line:5
      |vpiName:wr
      |vpiTypespec:
      \_bit_typespec: , id:11, line:5
|uhdmtopModules:
\_module: work@dut (work@dut), id:23, file:dut.sv, line:1
  |vpiDefName:work@dut
  |vpiName:work@dut
  |vpiTypedef:
  \_struct_typespec: (mem_s), id:24, line:2
    |vpiPacked:1
    |vpiName:mem_s
    |vpiTypespecMember:
    \_typespec_member: (addr), id:25, line:3
      |vpiName:addr
      |vpiTypespec:
      \_bit_typespec: , id:26, line:3
        |vpiRange:
        \_range: , id:27, line:3, parent:mem_s
          |vpiLeftRange:
          \_constant: , id:28, line:3
            |vpiConstType:7
            |vpiSize:32
            |INT:7
          |vpiRightRange:
          \_constant: , id:29, line:3
            |vpiConstType:7
            |vpiSize:32
            |INT:0
    |vpiTypespecMember:
    \_typespec_member: (data), id:30, line:4
      |vpiName:data
      |vpiTypespec:
      \_bit_typespec: , id:31, line:4
        |vpiRange:
        \_range: , id:32, line:4, parent:mem_s
          |vpiLeftRange:
          \_constant: , id:33, line:4
            |vpiConstType:7
            |vpiSize:32
            |INT:7
          |vpiRightRange:
          \_constant: , id:34, line:4
            |vpiConstType:7
            |vpiSize:32
            |INT:0
    |vpiTypespecMember:
    \_typespec_member: (wr), id:35, line:5
      |vpiName:wr
      |vpiTypespec:
      \_bit_typespec: , id:36, line:5
  |vpiRegArray:
  \_array_var: , id:13
    |vpiReg:
    \_struct_var: (mem), id:14, line:8
      |vpiName:mem
      |vpiTypespec:
      \_struct_typespec: (mem_s), id:0, line:2
        |vpiPacked:1
        |vpiName:mem_s
        |vpiTypespecMember:
        \_typespec_member: (addr), id:5, line:3
          |vpiName:addr
          |vpiTypespec:
          \_bit_typespec: , id:4, line:3
            |vpiRange:
            \_range: , id:1, line:3, parent:mem_s
              |vpiLeftRange:
              \_constant: , id:2, line:3
                |vpiConstType:7
                |vpiSize:32
                |INT:7
              |vpiRightRange:
              \_constant: , id:3, line:3
                |vpiConstType:7
                |vpiSize:32
                |INT:0
        |vpiTypespecMember:
        \_typespec_member: (data), id:10, line:4
          |vpiName:data
          |vpiTypespec:
          \_bit_typespec: , id:9, line:4
            |vpiRange:
            \_range: , id:6, line:4, parent:mem_s
              |vpiLeftRange:
              \_constant: , id:7, line:4
                |vpiConstType:7
                |vpiSize:32
                |INT:7
              |vpiRightRange:
              \_constant: , id:8, line:4
                |vpiConstType:7
                |vpiSize:32
                |INT:0
        |vpiTypespecMember:
        \_typespec_member: (wr), id:12, line:5
          |vpiName:wr
          |vpiTypespec:
          \_bit_typespec: , id:11, line:5
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

