library ieee;
use ieee.std_logic_1164.all;

entity diferenca is 
port 
(

	x3, x4: in std_logic;
	Bi : out std_logic;
	Bo : out std_logic;
	Dif : out std_logic

);
end diferenca

architecture archDiferenca of diferenca is

begin 

Dif <= x3 xor x4 xor Bi;
Bo <= (Bi and not(x or y)) or (not(x1) and x2);

end archDiferenca;
