Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/gpgpu-sim_git-commit-a5339f56558d282e0ff48181156f07c28d32c1b6_modified_0.0:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/package/gcc/8.3.0/lib64:
doing: cd /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/hotspot-rodinia-3.1/1024_2_2___data_temp_1024___data_power_1024_output_out/QV100-PTX-1B_INSN-8CLUSTER
doing: export OPENCL_CURRENT_TEST_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/hotspot-rodinia-3.1/1024_2_2___data_temp_1024___data_power_1024_output_out/QV100-PTX-1B_INSN-8CLUSTER
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/package/gcc/8.3.0/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/min/a/ee695paa/github/gpu-app-collection/src/..//bin/9.1/release/hotspot-rodinia-3.1 1024 2 2 ./data/temp_1024 ./data/power_1024 output.out


        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-a5339f56558d282e0ff48181156f07c28d32c1b6_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:m:N:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    8 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Fr7b58a7b43a571d37840249eedfb6b6f9  /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/hotspot-rodinia-3.1
Extracting PTX file and ptxas options    1: hotspot-rodinia-3.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: hotspot-rodinia-3.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: hotspot-rodinia-3.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: hotspot-rodinia-3.4.sm_60.ptx -arch=sm_60
equency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                1000000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/hotspot-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/hotspot-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/hotspot-rodinia-3.1
Running md5sum using "md5sum /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/hotspot-rodinia-3.1 "
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/hotspot-rodinia-3.1
Extracting specific PTX file named hotspot-rodinia-3.1.sm_30.ptx 
Extracting specific PTX file named hotspot-rodinia-3.2.sm_35.ptx 
Extracting specific PTX file named hotspot-rodinia-3.3.sm_50.ptx 
Extracting specific PTX file named hotspot-rodinia-3.4.sm_60.ptx 
Extracting specific PTX file named hotspot-rodinia-3.5.sm_6Extracting PTX file and ptxas options    5: hotspot-rodinia-3.5.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    6: hotspot-rodinia-3.6.sm_70.ptx -arch=sm_70
2.ptx 
Extracting specific PTX file named hotspot-rodinia-3.6.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401320, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing hotspot-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14302_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14303_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14304_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14882_39_non_const_temp_on_cuda" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14883_39_non_const_power_on_cuda" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14884_39_non_const_temp_t" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14882_39_non_const_temp_on_cuda was declared previous at hotspot-rodinia-3.2.sm_35.ptx:42 skipping new declaration
GPGPU-Sim PTX: Warning _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14883_39_non_const_power_on_cuda was declared previous at hotspot-rodinia-3.2.sm_35.ptx:44 skipping new declaration
GPGPU-Sim PTX: Warning _Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_14884_39_non_const_temp_t was declared previous at hotspot-rodinia-3.2.sm_35.ptx:46 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15780_39_non_const_temp_on_cuda" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15781_39_non_const_power_on_cuda" from 0x1c00 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15782_39_non_const_temp_t" from 0x2000 to 0x2400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15889_39_non_const_temp_on_cuda" from 0x2400 to 0x2800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15890_39_non_const_power_on_cuda" from 0x2800 to 0x2c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15891_39_non_const_temp_t" from 0x2c00 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at hotspot-rodinia-3.1.sm_30.ptx:40 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15988_39_non_const_temp_on_cuda" from 0x3000 to 0x3400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15989_39_non_const_power_on_cuda" from 0x3400 to 0x3800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_15990_39_non_const_temp_t" from 0x3800 to 0x3c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=37, lmem=0, smem=3072, cmem=416
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=29, lmem=0, smem=3072, cmem=412
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=32, lmem=0, smem=3072, cmem=412
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=29, lmem=0, smem=3072, cmem=412
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=29, lmem=0, smem=3072, cmem=412
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=32, lmem=0, smem=3072, cmem=424
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [1024, 1024]
border:[2, 2]
blockGrid:[86, 86]
targetBlock:[12, 12]
Start computing the transient temperature
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbffa56ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbffa56e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbffa56d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcbffa56d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbffa56e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbffa56cc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbffa5700..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbffa5708..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbffa56c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbffa56c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbffa56c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbffa56bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbffa56b8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcbffa56b4..

GPGPU-Sim PTX: cudaLaunch for 0x0x401320 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d98 (hotspot-rodinia-3.6.sm_70.ptx:92) @!%p9 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df0 (hotspot-rodinia-3.6.sm_70.ptx:107) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1da0 (hotspot-rodinia-3.6.sm_70.ptx:93) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (hotspot-rodinia-3.6.sm_70.ptx:96) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1e80 (hotspot-rodinia-3.6.sm_70.ptx:125) @%p12 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2178 (hotspot-rodinia-3.6.sm_70.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2010 (hotspot-rodinia-3.6.sm_70.ptx:178) @!%p21 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2120 (hotspot-rodinia-3.6.sm_70.ptx:217) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2018 (hotspot-rodinia-3.6.sm_70.ptx:179) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2020 (hotspot-rodinia-3.6.sm_70.ptx:182) setp.gt.s32%p22, %r3, %r20;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2048 (hotspot-rodinia-3.6.sm_70.ptx:187) @%p26 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2120 (hotspot-rodinia-3.6.sm_70.ptx:217) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2130 (hotspot-rodinia-3.6.sm_70.ptx:219) @%p27 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2178 (hotspot-rodinia-3.6.sm_70.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2140 (hotspot-rodinia-3.6.sm_70.ptx:222) @%p28 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2158 (hotspot-rodinia-3.6.sm_70.ptx:228) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2170 (hotspot-rodinia-3.6.sm_70.ptx:231) @%p29 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2178 (hotspot-rodinia-3.6.sm_70.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2188 (hotspot-rodinia-3.6.sm_70.ptx:236) @%p30 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b8 (hotspot-rodinia-3.6.sm_70.ptx:245) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 88 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 96 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 104 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 112 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 120 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 128 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 136 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 144 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 152 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 160 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 168 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 176 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 184 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 192 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 200 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 208 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 216 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 224 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 232 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 240 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 248 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 256 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 264 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 272 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 280 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 288 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 296 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 304 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 312 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 320 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 328 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 336 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 344 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 352 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 360 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 368 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 376 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 384 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 392 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 400 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 408 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 416 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 424 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 432 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 440 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 448 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 456 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 464 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 472 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 480 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 488 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 496 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 504 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 512 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 520 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 528 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 536 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 544 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 552 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 560 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 568 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 576 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 584 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 592 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 600 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 608 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 616 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 624 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 632 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 89 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 97 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 105 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 113 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 121 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 129 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 137 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 145 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 153 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 161 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 169 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 177 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 185 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 193 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 201 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 209 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 217 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 225 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 233 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 241 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 249 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 257 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 265 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 273 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 281 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 289 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 297 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 305 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 313 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 321 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 329 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 337 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 345 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 353 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 361 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 369 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 377 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 385 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 393 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 401 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 409 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 417 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 425 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 433 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 441 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 449 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 457 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 465 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 473 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 481 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 489 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 497 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 505 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 513 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 521 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 529 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 537 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 545 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 553 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 561 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 569 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 577 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 585 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 593 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 601 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 609 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 617 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 625 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 633 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 90 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 98 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 106 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 114 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 122 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 130 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 138 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 146 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 154 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 162 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 170 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 178 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 186 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 194 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 202 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 210 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 218 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 226 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 234 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 242 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 250 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 258 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 266 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 274 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 282 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 290 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 298 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 306 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 314 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 322 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 330 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 338 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 346 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 354 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 362 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 370 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 378 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 386 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 394 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 402 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 410 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 418 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 426 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 434 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 442 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 450 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 458 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 466 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 474 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 482 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 490 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 498 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 506 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 514 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 522 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 530 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 538 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 546 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 554 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 562 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 570 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 578 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 586 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 594 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 602 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 610 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 618 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 626 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 634 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 91 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 99 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 107 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 115 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 123 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 131 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 139 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 147 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 155 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 163 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 171 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 179 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 187 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 195 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 203 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 211 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 219 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 227 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 235 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 243 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 251 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 259 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 267 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 275 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 283 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 291 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 299 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 307 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 315 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 323 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 331 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 339 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 347 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 355 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 363 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 371 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 379 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 387 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 395 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 403 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 411 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 419 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 427 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 435 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 443 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 451 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 459 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 467 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 475 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 483 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 491 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 499 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 507 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 515 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 523 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 531 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 539 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 547 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 555 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 563 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 571 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 579 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 587 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 595 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 603 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 611 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 619 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 627 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 635 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 84 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 92 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 100 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 108 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 116 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 124 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 132 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 140 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 148 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 156 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 164 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 172 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 180 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 188 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 196 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 204 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 212 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 220 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 228 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 236 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 244 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 252 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 260 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 268 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 276 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 284 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 292 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 300 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 308 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 316 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 324 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 332 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 340 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 348 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 356 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 364 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 372 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 380 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 388 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 396 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 404 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 412 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 420 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 428 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 436 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 444 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 452 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 460 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 468 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 476 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 484 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 492 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 500 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 508 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 516 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 524 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 532 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 540 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 548 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 556 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 564 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 572 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 580 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 588 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 596 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 604 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 612 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 620 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 628 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 636 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 85 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 93 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 101 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 109 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 117 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 125 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 133 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 141 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 149 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 157 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 165 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 173 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 181 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 189 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 197 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 205 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 213 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 221 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 229 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 237 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 245 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 253 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 261 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 269 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 277 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 285 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 293 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 301 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 309 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 317 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 325 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 333 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 341 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 349 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 357 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 365 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 373 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 381 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 389 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 397 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 405 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 413 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 421 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 429 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 437 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 445 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 453 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 461 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 469 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 477 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 485 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 493 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 501 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 509 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 517 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 525 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 533 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 541 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 549 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 557 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 565 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 573 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 581 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 589 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 597 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 605 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 613 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 621 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 629 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 637 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 86 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 94 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 102 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 110 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 118 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 126 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 134 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 142 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 150 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 158 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 166 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 174 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 182 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 190 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 198 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 206 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 214 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 222 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 230 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 238 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 246 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 254 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 262 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 270 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 278 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 286 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 294 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 302 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 310 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 318 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 326 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 334 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 342 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 350 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 358 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 366 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 374 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 382 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 390 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 398 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 406 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 414 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 422 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 430 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 438 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 446 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 454 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 462 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 470 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 478 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 486 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 494 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 502 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 510 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 518 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 526 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 534 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 542 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 550 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 558 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 566 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 574 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 582 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 590 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 598 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 606 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 614 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 622 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 630 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 638 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 87 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 95 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 103 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 111 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 119 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 127 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 135 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 143 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 151 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 159 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 167 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 175 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 183 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 191 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 199 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 207 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 215 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 223 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 231 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 239 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 247 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 255 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 263 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 271 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 279 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 287 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 295 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 303 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 311 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 319 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 327 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 335 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 343 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 351 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 359 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 367 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 375 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 383 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 391 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 399 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 407 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 415 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 423 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 431 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 439 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 447 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 455 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 463 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 471 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 479 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 487 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 495 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 503 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 511 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 519 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 527 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 535 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 543 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 551 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 559 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 567 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 575 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 583 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 591 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 599 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 607 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 615 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 623 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 631 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 639 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
Ending simulation
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 26564
gpu_sim_insn = 360179256
gpu_ipc =   13558.9238
gpu_tot_sim_cycle = 26564
gpu_tot_sim_insn = 360179256
gpu_tot_ipc =   13558.9238
gpu_tot_issued_cta = 7396
gpu_occupancy = 85.4672% 
gpu_tot_occupancy = 85.4672% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      32.7785
partiton_level_parallism_total  =      32.7785
partiton_level_parallism_util =      43.0010
partiton_level_parallism_util_total  =      43.0010
L2_BW  =    1187.3683 GB/Sec
L2_BW_total  =    1187.3683 GB/Sec
gpu_total_sim_rate=129887

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11208, Miss = 11208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 286541
	L1D_cache_core[1]: Access = 11104, Miss = 11104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294922
	L1D_cache_core[2]: Access = 10680, Miss = 10680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 287749
	L1D_cache_core[3]: Access = 11344, Miss = 11344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 296514
	L1D_cache_core[4]: Access = 10692, Miss = 10692, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 287344
	L1D_cache_core[5]: Access = 11320, Miss = 11320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 298866
	L1D_cache_core[6]: Access = 11008, Miss = 11008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 302227
	L1D_cache_core[7]: Access = 10996, Miss = 10996, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 286124
	L1D_cache_core[8]: Access = 10636, Miss = 10636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 271457
	L1D_cache_core[9]: Access = 11040, Miss = 11040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 293284
	L1D_cache_core[10]: Access = 10648, Miss = 10648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284641
	L1D_cache_core[11]: Access = 11280, Miss = 11280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 301236
	L1D_cache_core[12]: Access = 11008, Miss = 11008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289007
	L1D_cache_core[13]: Access = 10756, Miss = 10756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 277317
	L1D_cache_core[14]: Access = 11084, Miss = 11084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289240
	L1D_cache_core[15]: Access = 10996, Miss = 10996, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 290112
	L1D_cache_core[16]: Access = 10376, Miss = 10376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 282597
	L1D_cache_core[17]: Access = 10944, Miss = 10944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 287796
	L1D_cache_core[18]: Access = 11020, Miss = 11020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 296613
	L1D_cache_core[19]: Access = 10876, Miss = 10876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 292183
	L1D_cache_core[20]: Access = 10964, Miss = 10964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289122
	L1D_cache_core[21]: Access = 10800, Miss = 10800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 285010
	L1D_cache_core[22]: Access = 10964, Miss = 10964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 303212
	L1D_cache_core[23]: Access = 10736, Miss = 10736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 283043
	L1D_cache_core[24]: Access = 11172, Miss = 11172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 300163
	L1D_cache_core[25]: Access = 10844, Miss = 10844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 280145
	L1D_cache_core[26]: Access = 11204, Miss = 11204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 293116
	L1D_cache_core[27]: Access = 11368, Miss = 11368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 290909
	L1D_cache_core[28]: Access = 10812, Miss = 10812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 290907
	L1D_cache_core[29]: Access = 10748, Miss = 10740, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 277478
	L1D_cache_core[30]: Access = 11008, Miss = 11008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 290910
	L1D_cache_core[31]: Access = 11084, Miss = 11084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 285959
	L1D_cache_core[32]: Access = 11400, Miss = 11400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 296717
	L1D_cache_core[33]: Access = 11040, Miss = 11040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 290564
	L1D_cache_core[34]: Access = 11084, Miss = 11084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294672
	L1D_cache_core[35]: Access = 11052, Miss = 11052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 290684
	L1D_cache_core[36]: Access = 10932, Miss = 10932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 293787
	L1D_cache_core[37]: Access = 10680, Miss = 10680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291148
	L1D_cache_core[38]: Access = 10616, Miss = 10616, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 296398
	L1D_cache_core[39]: Access = 10920, Miss = 10920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291204
	L1D_cache_core[40]: Access = 11084, Miss = 11084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289840
	L1D_cache_core[41]: Access = 10528, Miss = 10528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 274835
	L1D_cache_core[42]: Access = 11488, Miss = 11488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294712
	L1D_cache_core[43]: Access = 11040, Miss = 11040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284537
	L1D_cache_core[44]: Access = 10348, Miss = 10348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 275449
	L1D_cache_core[45]: Access = 10472, Miss = 10472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284173
	L1D_cache_core[46]: Access = 10756, Miss = 10756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 285578
	L1D_cache_core[47]: Access = 10680, Miss = 10680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 279875
	L1D_cache_core[48]: Access = 10484, Miss = 10484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 280721
	L1D_cache_core[49]: Access = 10636, Miss = 10636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 283752
	L1D_cache_core[50]: Access = 10364, Miss = 10364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 283109
	L1D_cache_core[51]: Access = 10800, Miss = 10800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 281545
	L1D_cache_core[52]: Access = 10604, Miss = 10604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 278055
	L1D_cache_core[53]: Access = 10724, Miss = 10724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 287314
	L1D_cache_core[54]: Access = 10528, Miss = 10528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 281359
	L1D_cache_core[55]: Access = 10996, Miss = 10996, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 286909
	L1D_cache_core[56]: Access = 10308, Miss = 10308, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 272750
	L1D_cache_core[57]: Access = 10768, Miss = 10768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 282954
	L1D_cache_core[58]: Access = 10964, Miss = 10964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289116
	L1D_cache_core[59]: Access = 10844, Miss = 10844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284694
	L1D_cache_core[60]: Access = 10888, Miss = 10888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 297058
	L1D_cache_core[61]: Access = 10636, Miss = 10636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 282312
	L1D_cache_core[62]: Access = 10244, Miss = 10244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 271933
	L1D_cache_core[63]: Access = 10604, Miss = 10604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 279022
	L1D_cache_core[64]: Access = 10888, Miss = 10888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288225
	L1D_cache_core[65]: Access = 11236, Miss = 11236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 293167
	L1D_cache_core[66]: Access = 10344, Miss = 10344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 272174
	L1D_cache_core[67]: Access = 11128, Miss = 11128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291011
	L1D_cache_core[68]: Access = 10920, Miss = 10920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 297768
	L1D_cache_core[69]: Access = 10876, Miss = 10876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 285969
	L1D_cache_core[70]: Access = 11248, Miss = 11248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 296565
	L1D_cache_core[71]: Access = 11116, Miss = 11116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294017
	L1D_cache_core[72]: Access = 10888, Miss = 10888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 285093
	L1D_cache_core[73]: Access = 10844, Miss = 10844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 287194
	L1D_cache_core[74]: Access = 10996, Miss = 10996, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 286314
	L1D_cache_core[75]: Access = 11236, Miss = 11236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288508
	L1D_cache_core[76]: Access = 10812, Miss = 10812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288723
	L1D_cache_core[77]: Access = 10976, Miss = 10976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 282014
	L1D_cache_core[78]: Access = 10844, Miss = 10844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294072
	L1D_cache_core[79]: Access = 11160, Miss = 11152, Miss_rate = 0.999, Pending_hits = 8, Reservation_fails = 285320
	L1D_total_cache_accesses = 870744
	L1D_total_cache_misses = 870728
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 23018654
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 346392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21489180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 349232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 175104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1529474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 695648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 175104

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21489180
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1529474
ctas_completed 7396, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
342, 442, 442, 442, 442, 442, 442, 380, 380, 442, 442, 442, 442, 442, 442, 380, 380, 442, 442, 442, 442, 442, 442, 380, 380, 442, 442, 442, 442, 442, 442, 380, 190, 221, 221, 221, 221, 221, 221, 190, 190, 221, 221, 221, 221, 221, 221, 190, 190, 221, 221, 221, 221, 221, 221, 190, 190, 221, 221, 221, 221, 221, 221, 190, 
gpgpu_n_tot_thrd_icount = 402793728
gpgpu_n_tot_w_icount = 12587304
gpgpu_n_stall_shd_mem = 7630330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 695624
gpgpu_n_mem_write_global = 175104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3720992
gpgpu_n_store_insn = 1048576
gpgpu_n_shmem_insn = 24940324
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24613888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7630330
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28970939	W0_Idle:776403	W0_Scoreboard:9991246	W1:0	W2:0	W3:0	W4:0	W5:4760	W6:0	W7:0	W8:15872	W9:0	W10:14336	W11:0	W12:6820	W13:4760	W14:399840	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:1763296	W25:0	W26:14336	W27:0	W28:1625220	W29:0	W30:0	W31:0	W32:8738064
single_issue_nums: WS0:3030554	WS1:3263098	WS2:3263098	WS3:3030554	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5564992 {8:695624,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7004160 {40:175104,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27824960 {40:695624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1400832 {8:175104,}
maxmflatency = 7193 
max_icnt2mem_latency = 6982 
maxmrqlatency = 1642 
max_icnt2sh_latency = 183 
averagemflatency = 1549 
avg_icnt2mem_latency = 1334 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 12 
mrq_lat_table:116230 	45793 	13130 	9671 	11901 	12740 	5440 	705 	636 	532 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32107 	19344 	36356 	638073 	144105 	743 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	14478 	21309 	8044 	8758 	15775 	59738 	661564 	80485 	577 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	230057 	226218 	205134 	129600 	62880 	16401 	438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2 	2 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        63        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        63        62        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        63        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        62        63        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        63        64        64        64        61        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        63        64        64        61        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        61        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        63        64        64        62        60        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        63        64        64        64        63        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        63        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        63        64        63        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        63        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        63        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        63        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        62        62        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        63        64        64        64        63        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        62        63        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        63        64        64        64        61        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        60        63        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        61        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        62        64        64        61        60        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        62        64        64        64        63        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        63        64        64        63        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        62        64        63        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        59        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        63        64        64        62        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        63        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        63        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6353      6436      6388      6474      6392      6462      7007      6633      7095      6697      7062      6718      7572      7565      7542      7570 
dram[1]:      6356      6438      6388      6477      6416      6478      7018      6618      7011      6705      7052      6706      7556      7588      7533      7522 
dram[2]:      6353      6422      6390      6469      6385      6472      7042      6583      7104      6735      7075      6737      7529      7541      7564      7509 
dram[3]:      6353      6436      6385      6458      6393      6504      6963      6641      6984      6698      7056      6683      7561      7506      7549      7514 
dram[4]:      6353      6452      6382      6476      6396      6477      7020      6665      7089      6731      7031      6758      7457      7558      7497      7533 
dram[5]:      6353      6441      6382      6465      6388      6485      7018      6653      7089      6695      7055      6754      7512      7536      7574      7454 
dram[6]:      6353      6436      6385      6448      6390      6449      6998      6663      7036      6702      6966      6685      7549      7406      7469      7570 
dram[7]:      6357      6440      6381      6473      6409      6464      7067      6623      7048      6727      6984      6666      7510      7386      7557      7544 
dram[8]:      6353      6453      6380      6461      6408      6494      6891      6650      7015      6651      7179      6731      7553      7496      7552      7482 
dram[9]:      6353      6442      6385      6437      6401      6485      6878      6626      7050      6669      7144      6751      7564      7516      7526      7444 
dram[10]:      6353      6452      6390      6442      6401      6477      6852      6617      7055      6637      7119      6751      7568      7558      7572      7565 
dram[11]:      6353      6440      6388      6472      6404      6482      6847      6645      7030      6678      7070      6719      7556      7580      7548      7576 
dram[12]:      6354      6418      6394      6442      6400      6488      6839      6573      7047      6639      7066      6723      7574      7522      7557      7369 
dram[13]:      6353      6430      6388      6477      6390      6433      6848      6567      7031      6686      7077      6773      7544      7520      7577      7390 
dram[14]:      6348      6425      6377      6450      6405      6466      6852      6562      7038      6673      7072      6690      7589      7518      7485      7533 
dram[15]:      6357      6440      6397      6442      6381      6445      6847      6558      7046      6671      7084      7048      7574      7561      7465      7521 
dram[16]:      6341      6416      6368      6454      6425      6498      7048      6649      7137      6719      7105      6783      7554      7556      7518      7560 
dram[17]:      6341      6418      6365      6464      6421      6509      7020      6662      7026      6691      7096      6727      7538      7572      7517      7520 
dram[18]:      6341      6410      6365      6460      6413      6505      7080      6659      7133      6729      7115      6778      7517      7492      7556      7472 
dram[19]:      6341      6418      6370      6446      6421      6557      7020      6671      6995      6733      7096      6745      7557      7454      7545      7505 
dram[20]:      6341      6436      6368      6461      6420      6508      7077      6683      7135      6730      7064      6796      7417      7545      7465      7520 
dram[21]:      6341      6418      6362      6445      6421      6498      7071      6693      7145      6718      7100      6820      7449      7521      7565      7437 
dram[22]:      6341      6413      6365      6441      6416      6488      7034      6695      7089      6727      6995      6731      7542      7386      7457      7574 
dram[23]:      6341      6417      6368      6453      6420      6477      7100      6671      7095      6739      7016      6691      7496      7376      7537      7536 
dram[24]:      6341      6434      6368      6441      6421      6508      6924      6669      7066      6687      7229      6755      7541      7494      7537      7433 
dram[25]:      6341      6426      6368      6425      6421      6525      6899      6661      7080      6719      7192      6811      7554      7508      7521      7417 
dram[26]:      6341      6430      6368      6425      6417      6504      6871      6675      7099      6685      7160      6811      7556      7536      7553      7548 
dram[27]:      6341      6426      6368      6457      6429      6501      6867      6677      7081      6701      7139      6766      7545      7550      7546      7568 
dram[28]:      6341      6408      6373      6420      6442      6529      6864      6595      7088      6677      7105      6746      7565      7510      7550      7319 
dram[29]:      6341      6410      6368      6454      6413      6456      6894      6589      7072      6714      7127      6842      7537      7505      7508      7368 
dram[30]:      6341      6416      6368      6432      6418      6519      6891      6627      7074      6714      7124      6730      7576      7506      7466      7472 
dram[31]:      6341      6424      6370      6420      6421      6461      6871      6567      7089      6698      7125      7083      7565      7530      7426      7492 
average row accesses per activate:
dram[0]: 10.810811  9.177778 18.227272 23.529411 16.000000 12.352942 12.272727 36.181820 14.433333 23.666666 14.821428 13.400000  4.386138  4.723404  7.187500  6.637681 
dram[1]: 12.333333  9.043478 21.105263 22.277779 13.062500 17.083334 16.958334 17.652174 19.272728 35.666668 14.392858 17.173914  4.955555  4.701031  6.053333  7.387097 
dram[2]: 16.166666  8.729167 16.791666 18.181818 13.062500 14.750000 16.875000 15.538462 16.576923 19.727272 11.277778 14.321428  4.119266  4.555555  6.536232  7.912281 
dram[3]:  9.181818 14.321428 22.222221 16.833334 12.303030 16.076923 12.937500 11.771428 15.814815 26.125000 13.500000 16.791666  4.717391  4.955056  6.414286  8.000000 
dram[4]: 10.921053  8.571428 20.100000 17.652174 16.875000 13.900000 13.862069 14.851851 19.454546 18.500000 10.846154 10.736842  5.587500  5.560976  6.695652  5.924051 
dram[5]: 11.472222 11.542857 22.277779 25.062500 18.590910 13.250000 12.875000 11.885715 13.750000 20.045454 14.068966 13.500000  4.697917  5.229885  5.797468  7.187500 
dram[6]: 12.333333 11.000000 16.750000 18.227272 11.714286 15.185185 11.882353 11.361111 16.653847 30.928572  8.115385 12.687500  4.581633  4.913979  5.740741  6.442857 
dram[7]: 10.743589 10.743589 25.062500 15.000000 15.692307 12.515152 12.781250 14.241380 14.433333 19.500000 10.125000 12.666667  5.252873  4.365385  6.191781  6.514286 
dram[8]: 12.218750 10.736842 26.666666 26.666666 21.400000 13.218750 19.142857 15.840000 19.181818 21.700001 16.958334 15.961538  4.555555  5.721519  6.106667  6.131579 
dram[9]: 10.048780 10.300000 23.470589 23.764706 15.428572 12.000000 13.433333 13.827586 19.727272 23.944445 12.088235 26.333334  5.241379  5.934210  6.591549  6.605634 
dram[10]: 13.166667  7.923077 30.846153 20.049999 14.400000 16.923077 18.409090 36.000000 11.263158 17.875000 16.639999 16.959999  5.947369  6.661765  6.805970  7.500000 
dram[11]: 12.212121  9.465117 25.125000 36.818180 18.304348 14.400000 19.142857 19.142857 17.360001 16.192308 15.222222 14.586206  5.445783  5.960526  6.402778  6.925373 
dram[12]: 10.631579 14.629630 25.062500 17.391304 12.794118 12.441176 14.034483 21.052631 12.411765 19.772728 14.964286 13.062500  5.404762  5.746835  6.571429  6.985075 
dram[13]:  9.260870 11.657143 21.263159 18.363636 14.266666 19.272728 14.172414  9.878049 16.222221 19.818182 13.466666 22.666666  5.734177  6.485714  6.513889  8.000000 
dram[14]: 11.676471 11.277778 28.571428 21.000000 13.833333 17.458334 15.461538 16.400000 16.769230 14.800000 14.500000 12.114285  6.579710  6.953846  8.415094  6.052631 
dram[15]:  8.847826  7.685185 23.529411 33.416668 14.133333 20.600000 12.967742 11.305555 15.535714 20.136364 15.296296 19.047619  5.792208  6.366197  5.679012  6.162162 
dram[16]: 12.903226  8.571428 22.333334 30.769230 21.052631 11.555555 13.931034 30.615385 15.285714 30.357143 14.821428 14.178572  4.386138  4.392157  7.666667  6.600000 
dram[17]:  9.951220 10.225000 26.733334 25.062500 13.666667 13.666667 18.318182 18.454546 23.555555 30.571428 15.461538 18.761906  5.137931  4.810526  5.909091  6.383562 
dram[18]: 13.928572  8.480000 20.150000 22.222221 12.666667 14.750000 16.875000 13.466666 16.576923 19.727272 10.684211 15.423077  4.000000  4.421568  6.342466  7.775862 
dram[19]:  9.714286 11.250000 22.277779 16.833334 13.096774 13.062500 13.322580 13.161290 15.814815 29.857143 11.941176 16.791666  4.720430  5.127907  5.986667  7.789474 
dram[20]:  9.522727  8.916667 18.272728 17.652174 15.576923 13.031250 17.304348 11.882353 21.299999 18.500000 13.093750 11.852942  5.294117  5.784810  6.513889  6.157895 
dram[21]: 11.885715  8.936171 25.062500 28.642857 18.590910 13.000000 12.812500 13.419354 12.166667 20.045454 11.771428 12.656250  5.078652  4.789474  5.488372  7.557377 
dram[22]: 11.000000 11.324325 20.100000 18.227272 13.225806 17.652174 11.222222 12.812500 15.428572 30.928572  7.745454 12.687500  4.776596  4.913979  6.186666  6.408451 
dram[23]: 10.575000  9.377778 22.277779 17.608696 15.538462 11.270270 12.781250 14.103448 14.400000 17.875000 10.657895 11.189189  5.032967  4.333333  6.108108  6.893939 
dram[24]: 10.972222 10.631579 36.363636 26.666666 21.400000 14.100000 16.750000 13.655172 21.100000 21.700001 20.350000 14.821428  4.797873  6.026667  5.634146  5.949367 
dram[25]: 11.135135 11.444445 23.470589 23.764706 14.400000 14.400000 11.277778 11.138889 14.466666 21.299999 12.843750 26.333334  5.909091  5.807693  6.591549  6.445946 
dram[26]: 13.433333  8.076923 30.923077 21.052631 14.400000 16.923077 15.576923 36.000000 11.888889 16.307692 14.482759 15.428572  5.721519  6.291667  6.000000  7.444445 
dram[27]: 11.600000 10.333333 28.714285 31.153847 17.666666 15.285714 18.272728 17.478260 19.043478 16.192308 14.678572 15.518518  5.870130  5.592593  6.038961  7.030303 
dram[28]: 10.461538 13.655172 23.529411 19.047619 11.972222 12.441176 12.333333 16.000000 15.071428 21.950001 13.900000 12.294118  6.319445  6.135135  6.444445  6.647887 
dram[29]:  9.260870 11.657143 19.238094 20.200001 15.285714 16.307692 12.454545 10.384615 15.642858 19.545454 11.542857 21.684210  6.380282  6.232877  6.513889  7.600000 
dram[30]: 10.447369  9.318182 28.571428 21.000000 15.961538 19.045454 16.080000 14.137931 16.769230 15.857142 14.607142  9.953488  6.471428  6.761194  7.842105  6.052631 
dram[31]:  8.782609  8.562500 26.666666 40.200001 12.352942 22.888889 12.967742 14.000000 18.125000 24.555555 14.750000 19.238094  5.658228  6.661765  6.038961  5.200000 
average row locality = 216843/20663 = 10.494266
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       380       392       384       384       384       404       392       384       420       416       404       392       436       436       452       452 
dram[1]:       388       396       384       384       400       392       396       396       412       416       392       384       440       448       448       452 
dram[2]:       368       400       388       384       400       396       392       392       420       424       392       388       444       444       448       448 
dram[3]:       384       380       384       388       388       400       400       400       412       404       392       388       432       436       444       436 
dram[4]:       396       404       384       388       388       400       388       388       416       432       412       396       440       448       452       460 
dram[5]:       396       388       384       384       392       408       396       400       428       428       396       392       444       448       452       456 
dram[6]:       388       400       384       384       392       392       392       396       420       420       408       392       444       448       460       448 
dram[7]:       400       400       384       388       392       396       396       400       420       416       392       404       448       448       448       452 
dram[8]:       372       388       384       384       412       408       388       384       408       420       396       404       444       448       448       456 
dram[9]:       392       392       384       388       416       416       388       388       420       416       400       384       448       448       456       456 
dram[10]:       376       392       384       384       416       424       392       384       412       416       404       412       448       448       444       452 
dram[11]:       384       388       384       388       404       416       388       388       420       408       400       412       448       448       452       456 
dram[12]:       384       376       384       384       420       408       392       384       408       420       404       404       448       448       452       460 
dram[13]:       408       388       388       388       412       408       396       392       424       420       392       396       448       448       460       448 
dram[14]:       376       384       384       384       400       404       388       396       420       428       392       412       448       448       436       452 
dram[15]:       388       396       384       384       408       396       388       392       420       428       400       388       444       448       452       448 
dram[16]:       380       400       384       384       384       400       392       384       416       416       404       388       436       440       452       456 
dram[17]:       388       388       384       384       392       392       392       396       412       416       392       384       440       448       448       460 
dram[18]:       368       404       388       384       400       396       392       392       420       424       392       388       444       444       460       448 
dram[19]:       388       384       384       388       388       400       400       396       412       404       392       388       436       436       444       440 
dram[20]:       400       412       384       388       388       400       384       392       416       432       408       392       440       448       460       460 
dram[21]:       400       404       384       384       392       400       396       400       428       428       400       392       444       448       464       456 
dram[22]:       388       400       384       384       392       388       392       396       420       420       412       392       444       448       460       452 
dram[23]:       404       404       384       388       388       400       396       396       420       416       392       400       448       448       448       452 
dram[24]:       376       384       384       384       412       408       388       384       408       420       396       404       444       448       452       460 
dram[25]:       392       392       384       388       416       416       392       388       420       412       400       384       448       448       456       464 
dram[26]:       384       400       384       384       416       424       392       384       412       412       408       420       448       448       456       456 
dram[27]:       388       384       384       388       408       412       388       388       424       408       400       408       448       448       456       456 
dram[28]:       388       376       384       384       416       408       392       384       408       424       404       404       448       448       456       464 
dram[29]:       408       388       388       388       412       408       396       392       424       416       392       400       448       448       460       448 
dram[30]:       376       388       384       384       400       404       388       396       420       428       396       416       448       448       436       452 
dram[31]:       384       392       384       384       404       396       388       392       420       428       400       392       444       448       456       460 
total dram reads = 210132
bank skew: 464/368 = 1.26
chip skew: 6628/6468 = 1.02
number of total write accesses:
dram[0]:        80        84        68        64        64        64        52        56        52        40        44        40        28        32        32        24 
dram[1]:        76        80        68        68        72        72        44        40        48        48        44        44        24        32        24        24 
dram[2]:        80        76        60        64        72        68        52        48        44        40        56        52        20        28        12        12 
dram[3]:        80        84        64        64        72        72        56        48        60        56        52        60         8        20        20        16 
dram[4]:        76        64        72        72        68        68        56        52        48        48        44        48        28        32        40        32 
dram[5]:        68        64        68        68        68        64        64        64        48        52        48        52        28        28        24        16 
dram[6]:        76        72        72        68        72        72        48        52        52        52        56        56        20        36        20        12 
dram[7]:        76        76        68        68        64        68        52        52        52        52        52        56        36        24        16        16 
dram[8]:        76        80        64        64        64        60        56        48        56        56        44        44        28        16        40        40 
dram[9]:        80        80        60        64        64        64        60        52        56        60        44        44        32        12        48        52 
dram[10]:        76        80        68        68        64        64        52        48        64        52        48        48        16        20        48        52 
dram[11]:        76        76        72        68        68        64        56        56        56        52        44        44        16        20        36        32 
dram[12]:        80        76        68        64        60        60        60        64        56        60        60        56        24        24        32        32 
dram[13]:        72        80        64        64        64        64        60        52        56        64        48        48        20        24        36        32 
dram[14]:        84        88        64        60        60        60        56        56        64        64        56        48        24        16        40        32 
dram[15]:        76        76        64        68        64        64        56        60        60        60        52        48         8        16        32        32 
dram[16]:        80        80        72        64        64        64        48        56        48        36        44        36        28        32        32        24 
dram[17]:        80        84        68        68        72        72        44        40        48        48        40        40        28        36        28        24 
dram[18]:        88        80        60        64        72        68        52        48        44        40        56        52        16        28        12        12 
dram[19]:        80        84        68        64        72        72        52        48        60        56        56        60        12        20        20        16 
dram[20]:        76        64        72        72        68        68        56        48        40        48        44        44        40        36        36        32 
dram[21]:        64        64        68        68        68        64        56        64        40        52        48        52        32        28        32        20 
dram[22]:        76        76        72        68        72        72        48        56        48        52        56        56        20        36        16        12 
dram[23]:        76        72        68        68        64        68        52        52        48        52        52        56        40        28        16        12 
dram[24]:        76        80        64        64        64        60        56        48        56        56        44        44        28        16        40        40 
dram[25]:        80        80        60        64        64        64        56        52        56        56        44        44        28        20        48        52 
dram[26]:        76        80        72        64        64        64        52        48        64        48        48        48        16        20        48        52 
dram[27]:        72        76        72        68        64        64        56        56        56        52        44        44        16        20        36        32 
dram[28]:        80        80        64        64        60        60        60        64        56        60        52        56        28        24        32        32 
dram[29]:        72        80        64        64        64        64        60        52        56        56        48        48        20        28        36        32 
dram[30]:        84        88        64        60        60        60        56        56        64        64        52        48        20        20        44        32 
dram[31]:        80        76        64        72        64        64        56        56        60        56        52        48        12        20        36        32 
total dram writes = 26844
bank skew: 88/8 = 11.00
chip skew: 876/784 = 1.12
average mf latency per bank:
dram[0]:       5547      5374      5778      5777      5657      5534      6026      5888      5688      5779      5955      6267      5877      5708      5494      5626
dram[1]:       5501      5350      5741      5714      5383      5550      6037      5907      5840      5674      6084      6280      5880      5619      5662      5634
dram[2]:       5663      5371      5806      5765      5349      5567      5975      5879      5766      5722      5944      6163      5861      5683      5774      5840
dram[3]:       5497      5502      5789      5702      5543      5504      5825      5780      5739      5711      5989      6011      6193      5851      5742      5887
dram[4]:       5418      5525      5706      5667      5552      5510      6040      5951      5808      5505      5815      6097      5781      5535      5421      5408
dram[5]:       5516      5675      5771      5712      5527      5426      5801      5602      5646      5525      5981      6083      5782      5582      5675      5664
dram[6]:       5512      5450      5685      5722      5471      5554      6124      5810      5687      5612      5745      6068      5832      5472      5540      5829
dram[7]:       5392      5388      5720      5646      5565      5535      5961      5770      5713      5647      5990      5915      5611      5649      5784      5680
dram[8]:       5762      5500      5768      5710      5380      5547      5962      6089      5774      5547      5976      5994      5709      5699      5514      5462
dram[9]:       5427      5438      5811      5651      5316      5435      5945      5893      5591      5552      5927      6198      5696      5825      5299      5259
dram[10]:       5667      5434      5657      5686      5310      5275      6028      6036      5635      5628      5849      5846      5877      5697      5439      5353
dram[11]:       5565      5557      5618      5614      5425      5425      6009      5901      5634      5757      5976      5910      5887      5757      5524      5554
dram[12]:       5530      5679      5681      5748      5432      5590      5892      5819      5799      5502      5690      5873      5765      5715      5574      5484
dram[13]:       5314      5486      5744      5705      5419      5586      5813      5788      5565      5435      5961      6094      5842      5666      5437      5618
dram[14]:       5550      5460      5753      5784      5591      5647      5983      5734      5568      5402      5967      5945      5845      5778      5653      5558
dram[15]:       5506      5426      5759      5641      5435      5702      5958      5730      5631      5440      5854      6247      6030      5795      5558      5594
dram[16]:       5525      5315      5724      5752      5668      5578      6067      5911      5788      5835      5966      6399      5856      5646      5484      5571
dram[17]:       5447      5380      5812      5731      5472      5569      6136      5951      5854      5712      6178      6378      5829      5569      5632      5546
dram[18]:       5543      5273      5807      5762      5360      5557      5978      5898      5774      5744      5962      6193      5912      5669      5638      5827
dram[19]:       5426      5458      5733      5674      5566      5512      5908      5855      5753      5730      5946      6025      6083      5840      5739      5829
dram[20]:       5366      5409      5665      5641      5523      5531      6106      5947      5916      5514      5875      6236      5632      5487      5381      5400
dram[21]:       5554      5476      5806      5733      5534      5542      5924      5634      5765      5560      5969      6126      5721      5585      5461      5608
dram[22]:       5506      5375      5692      5714      5506      5641      6139      5784      5766      5656      5720      6104      5817      5459      5585      5777
dram[23]:       5316      5386      5709      5629      5622      5504      5983      5802      5766      5667      6008      5986      5548      5579      5772      5704
dram[24]:       5707      5531      5765      5717      5394      5550      5992      6099      5803      5578      5982      6007      5698      5678      5467      5408
dram[25]:       5423      5421      5801      5636      5356      5441      5964      5912      5614      5665      5917      6241      5724      5702      5304      5172
dram[26]:       5572      5346      5598      5725      5306      5299      6048      6050      5653      5749      5808      5768      5871      5698      5314      5302
dram[27]:       5560      5583      5667      5600      5427      5474      6016      5899      5597      5785      5985      5967      5873      5731      5460      5534
dram[28]:       5459      5604      5734      5730      5429      5636      5905      5872      5800      5481      5803      5910      5697      5711      5522      5424
dram[29]:       5328      5468      5745      5694      5433      5596      5898      5811      5590      5617      6002      6090      5836      5611      5453      5617
dram[30]:       5540      5398      5751      5759      5601      5662      6000      5745      5574      5424      5971      5925      5885      5701      5602      5543
dram[31]:       5497      5459      5732      5582      5480      5699      5961      5797      5640      5492      5862      6217      5972      5725      5461      5441
maximum mf latency per bank:
dram[0]:       6498      6473      4329      3774      4737      4273      4892      5084      4459      5213      4752      4684      5255      5614      4690      5864
dram[1]:       6283      6469      4136      4331      4158      4733      5286      4883      5866      6005      4108      3954      5590      5668      4267      4455
dram[2]:       6491      3835      3731      4412      3723      3776      4619      5491      4553      3999      4851      4639      5547      4787      5856      5843
dram[3]:       3958      3910      3790      4379      4066      4761      4059      5273      4541      4669      4719      4744      5505      5161      4108      4493
dram[4]:       6408      6630      3667      3706      3810      4669      4431      4478      5676      5486      6967      6541      5110      4903      5257      3705
dram[5]:       5129      6419      3785      3807      3712      3608      4457      4479      5643      5175      6998      7086      6479      4456      5084      4928
dram[6]:       6596      3696      3856      3710      4773      4224      5502      5248      5613      5402      7141      7076      4388      4263      3778      3733
dram[7]:       4130      3858      3871      3844      3714      3800      5549      5539      5357      3956      6993      6983      4787      5234      3915      3720
dram[8]:       5291      4763      4935      4815      7132      4679      4606      4683      5222      4501      5274      5173      3837      4852      4584      5991
dram[9]:       3811      4991      5516      4730      4187      7144      5297      5287      4593      4181      4097      3664      3958      4290      5704      5919
dram[10]:       4779      4870      3735      4947      4086      3700      4180      3619      4208      4737      5273      4086      4967      4456      5136      5233
dram[11]:       5161      3852      3688      4275      3727      3882      4385      3918      4912      4767      4031      4086      4998      3980      4681      4588
dram[12]:       4634      4606      4823      4511      4201      4718      4292      3865      5582      5689      5365      4179      3919      4293      5133      5559
dram[13]:       4608      4045      6048      5826      5950      4751      3621      3770      5853      5585      4211      3867      4187      4703      6001      4609
dram[14]:       3871      4513      3905      3991      3911      3815      4254      4257      4522      7096      3969      4330      3947      4068      4872      4791
dram[15]:       3794      4584      3668      4036      4826      3799      5047      3918      5371      5742      4023      4133      3910      3986      5289      3884
dram[16]:       6535      6461      4168      3665      4734      4178      4884      5020      4496      4442      4773      5221      5253      5596      4447      5842
dram[17]:       6263      6468      4111      4312      4164      4344      5276      4407      5895      5982      4115      3755      5622      5727      4269      4343
dram[18]:       6496      3845      3682      4356      3726      3809      4594      5498      4533      3951      4864      4637      5496      4052      4046      4113
dram[19]:       3906      3877      3737      4371      4081      4749      4064      5255      4544      4644      4840      4758      5612      5002      4126      4583
dram[20]:       6372      6606      3763      3598      3725      4683      4424      4458      5668      5489      6967      5736      5121      4957      5098      3919
dram[21]:       5229      6311      4482      3789      3712      3585      4428      4680      5655      5262      7012      7102      6483      4402      5100      4693
dram[22]:       6574      3742      3852      3931      4671      4203      5568      5322      5811      5408      7147      7125      4643      5563      3820      3722
dram[23]:       4126      3869      3763      3818      3768      3718      5551      5480      5369      4027      6994      6971      4773      5211      3897      3618
dram[24]:       4996      4755      4966      4952      7193      4700      4744      4685      5205      4480      5357      5150      3874      4867      4586      5982
dram[25]:       3945      5026      4839      4762      4619      7151      5279      5278      4849      4324      3955      3792      3949      4306      5701      5148
dram[26]:       4712      4785      3692      4955      4141      3721      4297      3610      4190      4738      5228      3907      4840      4514      5131      5149
dram[27]:       3841      3843      4048      4269      3771      3900      3902      3914      4838      4762      4009      3996      4974      4001      4683      4571
dram[28]:       4585      4613      3973      4447      4223      4736      4269      3804      5596      5695      5352      4174      3906      4687      5462      5227
dram[29]:       4551      3945      5866      4043      6043      5005      4288      3855      5770      5628      4240      4134      4140      4670      5760      4630
dram[30]:       3860      4446      3973      3942      3653      3756      4154      4193      4519      7140      4110      4248      3956      3947      4796      4657
dram[31]:       4074      4540      3673      3727      4868      3788      4233      3912      5752      5873      3979      4188      3859      3926      5307      3782
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11915 n_act=658 n_pre=642 n_ref_event=0 n_req=6718 n_rd=6512 n_rd_L2_A=0 n_write=0 n_wr_bk=824 bw_util=0.3678
n_activity=14294 dram_eff=0.5132
bk0: 380a 18070i bk1: 392a 18009i bk2: 384a 17893i bk3: 384a 18226i bk4: 384a 17915i bk5: 404a 17866i bk6: 392a 18190i bk7: 384a 19206i bk8: 420a 18744i bk9: 416a 19080i bk10: 404a 18596i bk11: 392a 18381i bk12: 436a 16256i bk13: 436a 16411i bk14: 452a 17239i bk15: 452a 17082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902054
Row_Buffer_Locality_read = 0.905713
Row_Buffer_Locality_write = 0.786408
Bank_Level_Parallism = 3.108380
Bank_Level_Parallism_Col = 2.386000
Bank_Level_Parallism_Ready = 1.459378
write_to_read_ratio_blp_rw_average = 0.167422
GrpLevelPara = 1.885231 

BW Util details:
bwutil = 0.367793 
total_CMD = 19946 
util_bw = 7336 
Wasted_Col = 3828 
Wasted_Row = 1283 
Idle = 7499 

BW Util Bottlenecks: 
RCDc_limit = 3554 
RCDWRc_limit = 204 
WTRc_limit = 298 
RTWc_limit = 2854 
CCDLc_limit = 1871 
rwq = 0 
CCDLc_limit_alone = 1618 
WTRc_limit_alone = 258 
RTWc_limit_alone = 2641 

Commands details: 
total_CMD = 19946 
n_nop = 11915 
Read = 6512 
Write = 0 
L2_Alloc = 0 
L2_WB = 824 
n_act = 658 
n_pre = 642 
n_ref = 0 
n_req = 6718 
total_req = 7336 

Dual Bus Interface Util: 
issued_total_row = 1300 
issued_total_col = 7336 
Row_Bus_Util =  0.065176 
CoL_Bus_Util = 0.367793 
Either_Row_CoL_Bus_Util = 0.402637 
Issued_on_Two_Bus_Simul_Util = 0.030332 
issued_two_Eff = 0.075333 
queue_avg = 2.367743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.36774
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11934 n_act=628 n_pre=612 n_ref_event=0 n_req=6730 n_rd=6528 n_rd_L2_A=0 n_write=0 n_wr_bk=808 bw_util=0.3678
n_activity=14305 dram_eff=0.5128
bk0: 388a 17862i bk1: 396a 17556i bk2: 384a 18235i bk3: 384a 18331i bk4: 400a 18218i bk5: 392a 18573i bk6: 396a 18849i bk7: 396a 18843i bk8: 412a 18927i bk9: 416a 19189i bk10: 392a 18655i bk11: 384a 18807i bk12: 440a 16553i bk13: 448a 16288i bk14: 448a 16960i bk15: 452a 17357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906686
Row_Buffer_Locality_read = 0.911305
Row_Buffer_Locality_write = 0.757426
Bank_Level_Parallism = 2.961470
Bank_Level_Parallism_Col = 2.251725
Bank_Level_Parallism_Ready = 1.455289
write_to_read_ratio_blp_rw_average = 0.165028
GrpLevelPara = 1.854068 

BW Util details:
bwutil = 0.367793 
total_CMD = 19946 
util_bw = 7336 
Wasted_Col = 3793 
Wasted_Row = 1251 
Idle = 7566 

BW Util Bottlenecks: 
RCDc_limit = 3419 
RCDWRc_limit = 245 
WTRc_limit = 415 
RTWc_limit = 2120 
CCDLc_limit = 1734 
rwq = 0 
CCDLc_limit_alone = 1542 
WTRc_limit_alone = 365 
RTWc_limit_alone = 1978 

Commands details: 
total_CMD = 19946 
n_nop = 11934 
Read = 6528 
Write = 0 
L2_Alloc = 0 
L2_WB = 808 
n_act = 628 
n_pre = 612 
n_ref = 0 
n_req = 6730 
total_req = 7336 

Dual Bus Interface Util: 
issued_total_row = 1240 
issued_total_col = 7336 
Row_Bus_Util =  0.062168 
CoL_Bus_Util = 0.367793 
Either_Row_CoL_Bus_Util = 0.401685 
Issued_on_Two_Bus_Simul_Util = 0.028276 
issued_two_Eff = 0.070394 
queue_avg = 1.987065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.98707
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11925 n_act=674 n_pre=658 n_ref_event=0 n_req=6724 n_rd=6528 n_rd_L2_A=0 n_write=0 n_wr_bk=784 bw_util=0.3666
n_activity=14290 dram_eff=0.5117
bk0: 368a 18623i bk1: 400a 17714i bk2: 388a 17943i bk3: 384a 18295i bk4: 400a 18174i bk5: 396a 18111i bk6: 392a 18679i bk7: 392a 18688i bk8: 420a 18703i bk9: 424a 18897i bk10: 392a 18227i bk11: 388a 18652i bk12: 444a 15960i bk13: 444a 16233i bk14: 448a 17247i bk15: 448a 17487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899762
Row_Buffer_Locality_read = 0.903952
Row_Buffer_Locality_write = 0.760204
Bank_Level_Parallism = 3.098565
Bank_Level_Parallism_Col = 2.308540
Bank_Level_Parallism_Ready = 1.422730
write_to_read_ratio_blp_rw_average = 0.154374
GrpLevelPara = 1.871267 

BW Util details:
bwutil = 0.366590 
total_CMD = 19946 
util_bw = 7312 
Wasted_Col = 3795 
Wasted_Row = 1230 
Idle = 7609 

BW Util Bottlenecks: 
RCDc_limit = 3595 
RCDWRc_limit = 220 
WTRc_limit = 456 
RTWc_limit = 1979 
CCDLc_limit = 1881 
rwq = 0 
CCDLc_limit_alone = 1645 
WTRc_limit_alone = 395 
RTWc_limit_alone = 1804 

Commands details: 
total_CMD = 19946 
n_nop = 11925 
Read = 6528 
Write = 0 
L2_Alloc = 0 
L2_WB = 784 
n_act = 674 
n_pre = 658 
n_ref = 0 
n_req = 6724 
total_req = 7312 

Dual Bus Interface Util: 
issued_total_row = 1332 
issued_total_col = 7312 
Row_Bus_Util =  0.066780 
CoL_Bus_Util = 0.366590 
Either_Row_CoL_Bus_Util = 0.402136 
Issued_on_Two_Bus_Simul_Util = 0.031234 
issued_two_Eff = 0.077671 
queue_avg = 1.969818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.96982
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11978 n_act=643 n_pre=627 n_ref_event=0 n_req=6676 n_rd=6468 n_rd_L2_A=0 n_write=0 n_wr_bk=832 bw_util=0.366
n_activity=14344 dram_eff=0.5089
bk0: 384a 16999i bk1: 380a 18339i bk2: 384a 18253i bk3: 388a 18076i bk4: 388a 18026i bk5: 400a 17789i bk6: 400a 18603i bk7: 400a 18383i bk8: 412a 18744i bk9: 404a 18967i bk10: 392a 18478i bk11: 388a 18701i bk12: 432a 16713i bk13: 436a 16738i bk14: 444a 17059i bk15: 436a 17649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903685
Row_Buffer_Locality_read = 0.908009
Row_Buffer_Locality_write = 0.769231
Bank_Level_Parallism = 3.153669
Bank_Level_Parallism_Col = 2.440161
Bank_Level_Parallism_Ready = 1.424247
write_to_read_ratio_blp_rw_average = 0.178146
GrpLevelPara = 1.934930 

BW Util details:
bwutil = 0.365988 
total_CMD = 19946 
util_bw = 7300 
Wasted_Col = 3696 
Wasted_Row = 1147 
Idle = 7803 

BW Util Bottlenecks: 
RCDc_limit = 3467 
RCDWRc_limit = 180 
WTRc_limit = 571 
RTWc_limit = 2937 
CCDLc_limit = 1868 
rwq = 0 
CCDLc_limit_alone = 1526 
WTRc_limit_alone = 502 
RTWc_limit_alone = 2664 

Commands details: 
total_CMD = 19946 
n_nop = 11978 
Read = 6468 
Write = 0 
L2_Alloc = 0 
L2_WB = 832 
n_act = 643 
n_pre = 627 
n_ref = 0 
n_req = 6676 
total_req = 7300 

Dual Bus Interface Util: 
issued_total_row = 1270 
issued_total_col = 7300 
Row_Bus_Util =  0.063672 
CoL_Bus_Util = 0.365988 
Either_Row_CoL_Bus_Util = 0.399479 
Issued_on_Two_Bus_Simul_Util = 0.030181 
issued_two_Eff = 0.075552 
queue_avg = 2.605836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=2.60584
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11786 n_act=673 n_pre=657 n_ref_event=0 n_req=6804 n_rd=6592 n_rd_L2_A=0 n_write=0 n_wr_bk=848 bw_util=0.373
n_activity=14187 dram_eff=0.5244
bk0: 396a 17919i bk1: 404a 16802i bk2: 384a 17918i bk3: 388a 17595i bk4: 388a 17977i bk5: 400a 17799i bk6: 388a 18274i bk7: 388a 18295i bk8: 416a 18823i bk9: 432a 18724i bk10: 412a 18157i bk11: 396a 18117i bk12: 440a 17051i bk13: 448a 16834i bk14: 452a 17030i bk15: 460a 16749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901088
Row_Buffer_Locality_read = 0.903823
Row_Buffer_Locality_write = 0.816038
Bank_Level_Parallism = 3.365426
Bank_Level_Parallism_Col = 2.660362
Bank_Level_Parallism_Ready = 1.506855
write_to_read_ratio_blp_rw_average = 0.169825
GrpLevelPara = 2.005158 

BW Util details:
bwutil = 0.373007 
total_CMD = 19946 
util_bw = 7440 
Wasted_Col = 3728 
Wasted_Row = 1275 
Idle = 7503 

BW Util Bottlenecks: 
RCDc_limit = 3701 
RCDWRc_limit = 133 
WTRc_limit = 223 
RTWc_limit = 3614 
CCDLc_limit = 1747 
rwq = 0 
CCDLc_limit_alone = 1421 
WTRc_limit_alone = 204 
RTWc_limit_alone = 3307 

Commands details: 
total_CMD = 19946 
n_nop = 11786 
Read = 6592 
Write = 0 
L2_Alloc = 0 
L2_WB = 848 
n_act = 673 
n_pre = 657 
n_ref = 0 
n_req = 6804 
total_req = 7440 

Dual Bus Interface Util: 
issued_total_row = 1330 
issued_total_col = 7440 
Row_Bus_Util =  0.066680 
CoL_Bus_Util = 0.373007 
Either_Row_CoL_Bus_Util = 0.409105 
Issued_on_Two_Bus_Simul_Util = 0.030583 
issued_two_Eff = 0.074755 
queue_avg = 3.660433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.66043
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11827 n_act=665 n_pre=649 n_ref_event=0 n_req=6798 n_rd=6592 n_rd_L2_A=0 n_write=0 n_wr_bk=824 bw_util=0.3718
n_activity=14281 dram_eff=0.5193
bk0: 396a 18206i bk1: 388a 17952i bk2: 384a 18679i bk3: 384a 18348i bk4: 392a 18390i bk5: 408a 18457i bk6: 396a 18195i bk7: 400a 18209i bk8: 428a 18432i bk9: 428a 18683i bk10: 396a 18665i bk11: 392a 18655i bk12: 444a 16369i bk13: 448a 16880i bk14: 452a 16642i bk15: 456a 17189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902177
Row_Buffer_Locality_read = 0.904126
Row_Buffer_Locality_write = 0.839806
Bank_Level_Parallism = 3.035968
Bank_Level_Parallism_Col = 2.304812
Bank_Level_Parallism_Ready = 1.435005
write_to_read_ratio_blp_rw_average = 0.139471
GrpLevelPara = 1.849434 

BW Util details:
bwutil = 0.371804 
total_CMD = 19946 
util_bw = 7416 
Wasted_Col = 3841 
Wasted_Row = 1254 
Idle = 7435 

BW Util Bottlenecks: 
RCDc_limit = 3691 
RCDWRc_limit = 136 
WTRc_limit = 310 
RTWc_limit = 1917 
CCDLc_limit = 1835 
rwq = 0 
CCDLc_limit_alone = 1642 
WTRc_limit_alone = 289 
RTWc_limit_alone = 1745 

Commands details: 
total_CMD = 19946 
n_nop = 11827 
Read = 6592 
Write = 0 
L2_Alloc = 0 
L2_WB = 824 
n_act = 665 
n_pre = 649 
n_ref = 0 
n_req = 6798 
total_req = 7416 

Dual Bus Interface Util: 
issued_total_row = 1314 
issued_total_col = 7416 
Row_Bus_Util =  0.065878 
CoL_Bus_Util = 0.371804 
Either_Row_CoL_Bus_Util = 0.407049 
Issued_on_Two_Bus_Simul_Util = 0.030633 
issued_two_Eff = 0.075256 
queue_avg = 2.082222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.08222
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11784 n_act=715 n_pre=699 n_ref_event=0 n_req=6777 n_rd=6568 n_rd_L2_A=0 n_write=0 n_wr_bk=836 bw_util=0.3712
n_activity=14371 dram_eff=0.5152
bk0: 388a 18038i bk1: 400a 18193i bk2: 384a 18189i bk3: 384a 18382i bk4: 392a 18102i bk5: 392a 18408i bk6: 392a 18562i bk7: 396a 18386i bk8: 420a 18713i bk9: 420a 19129i bk10: 408a 17742i bk11: 392a 18286i bk12: 444a 16379i bk13: 448a 16396i bk14: 460a 16789i bk15: 448a 17082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894496
Row_Buffer_Locality_read = 0.898295
Row_Buffer_Locality_write = 0.775120
Bank_Level_Parallism = 3.079714
Bank_Level_Parallism_Col = 2.268142
Bank_Level_Parallism_Ready = 1.421394
write_to_read_ratio_blp_rw_average = 0.156601
GrpLevelPara = 1.859558 

BW Util details:
bwutil = 0.371202 
total_CMD = 19946 
util_bw = 7404 
Wasted_Col = 4014 
Wasted_Row = 1290 
Idle = 7238 

BW Util Bottlenecks: 
RCDc_limit = 3886 
RCDWRc_limit = 210 
WTRc_limit = 342 
RTWc_limit = 1976 
CCDLc_limit = 1906 
rwq = 0 
CCDLc_limit_alone = 1708 
WTRc_limit_alone = 303 
RTWc_limit_alone = 1817 

Commands details: 
total_CMD = 19946 
n_nop = 11784 
Read = 6568 
Write = 0 
L2_Alloc = 0 
L2_WB = 836 
n_act = 715 
n_pre = 699 
n_ref = 0 
n_req = 6777 
total_req = 7404 

Dual Bus Interface Util: 
issued_total_row = 1414 
issued_total_col = 7404 
Row_Bus_Util =  0.070891 
CoL_Bus_Util = 0.371202 
Either_Row_CoL_Bus_Util = 0.409205 
Issued_on_Two_Bus_Simul_Util = 0.032889 
issued_two_Eff = 0.080372 
queue_avg = 2.237592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.23759
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11800 n_act=700 n_pre=684 n_ref_event=0 n_req=6791 n_rd=6584 n_rd_L2_A=0 n_write=0 n_wr_bk=828 bw_util=0.3716
n_activity=14348 dram_eff=0.5166
bk0: 400a 18035i bk1: 400a 18035i bk2: 384a 18465i bk3: 388a 18228i bk4: 392a 18400i bk5: 396a 17677i bk6: 396a 18517i bk7: 400a 18104i bk8: 420a 18589i bk9: 416a 18823i bk10: 392a 17990i bk11: 404a 18300i bk12: 448a 16695i bk13: 448a 16094i bk14: 448a 16971i bk15: 452a 17179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896922
Row_Buffer_Locality_read = 0.900213
Row_Buffer_Locality_write = 0.792271
Bank_Level_Parallism = 3.148221
Bank_Level_Parallism_Col = 2.400516
Bank_Level_Parallism_Ready = 1.488262
write_to_read_ratio_blp_rw_average = 0.149117
GrpLevelPara = 1.879017 

BW Util details:
bwutil = 0.371603 
total_CMD = 19946 
util_bw = 7412 
Wasted_Col = 3939 
Wasted_Row = 1299 
Idle = 7296 

BW Util Bottlenecks: 
RCDc_limit = 3926 
RCDWRc_limit = 217 
WTRc_limit = 342 
RTWc_limit = 2443 
CCDLc_limit = 1759 
rwq = 0 
CCDLc_limit_alone = 1541 
WTRc_limit_alone = 300 
RTWc_limit_alone = 2267 

Commands details: 
total_CMD = 19946 
n_nop = 11800 
Read = 6584 
Write = 0 
L2_Alloc = 0 
L2_WB = 828 
n_act = 700 
n_pre = 684 
n_ref = 0 
n_req = 6791 
total_req = 7412 

Dual Bus Interface Util: 
issued_total_row = 1384 
issued_total_col = 7412 
Row_Bus_Util =  0.069387 
CoL_Bus_Util = 0.371603 
Either_Row_CoL_Bus_Util = 0.408403 
Issued_on_Two_Bus_Simul_Util = 0.032588 
issued_two_Eff = 0.079794 
queue_avg = 2.545122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=2.54512
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11919 n_act=619 n_pre=603 n_ref_event=0 n_req=6753 n_rd=6544 n_rd_L2_A=0 n_write=0 n_wr_bk=836 bw_util=0.37
n_activity=14209 dram_eff=0.5194
bk0: 372a 17528i bk1: 388a 17263i bk2: 384a 18934i bk3: 384a 18859i bk4: 412a 18500i bk5: 408a 18091i bk6: 388a 18742i bk7: 384a 18446i bk8: 408a 18870i bk9: 420a 18845i bk10: 396a 18793i bk11: 404a 18674i bk12: 444a 16254i bk13: 448a 16976i bk14: 448a 16602i bk15: 456a 16631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908337
Row_Buffer_Locality_read = 0.911828
Row_Buffer_Locality_write = 0.799043
Bank_Level_Parallism = 3.140003
Bank_Level_Parallism_Col = 2.442350
Bank_Level_Parallism_Ready = 1.451084
write_to_read_ratio_blp_rw_average = 0.154826
GrpLevelPara = 1.905026 

BW Util details:
bwutil = 0.369999 
total_CMD = 19946 
util_bw = 7380 
Wasted_Col = 3543 
Wasted_Row = 1141 
Idle = 7882 

BW Util Bottlenecks: 
RCDc_limit = 3336 
RCDWRc_limit = 164 
WTRc_limit = 544 
RTWc_limit = 2342 
CCDLc_limit = 1725 
rwq = 0 
CCDLc_limit_alone = 1465 
WTRc_limit_alone = 462 
RTWc_limit_alone = 2164 

Commands details: 
total_CMD = 19946 
n_nop = 11919 
Read = 6544 
Write = 0 
L2_Alloc = 0 
L2_WB = 836 
n_act = 619 
n_pre = 603 
n_ref = 0 
n_req = 6753 
total_req = 7380 

Dual Bus Interface Util: 
issued_total_row = 1222 
issued_total_col = 7380 
Row_Bus_Util =  0.061265 
CoL_Bus_Util = 0.369999 
Either_Row_CoL_Bus_Util = 0.402437 
Issued_on_Two_Bus_Simul_Util = 0.028828 
issued_two_Eff = 0.071633 
queue_avg = 2.347839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=2.34784
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11790 n_act=632 n_pre=616 n_ref_event=0 n_req=6810 n_rd=6592 n_rd_L2_A=0 n_write=0 n_wr_bk=872 bw_util=0.3742
n_activity=14259 dram_eff=0.5235
bk0: 392a 17945i bk1: 392a 17661i bk2: 384a 18635i bk3: 388a 18909i bk4: 416a 18293i bk5: 416a 17984i bk6: 388a 18579i bk7: 388a 18604i bk8: 420a 18898i bk9: 416a 18788i bk10: 400a 18401i bk11: 384a 18937i bk12: 448a 16709i bk13: 448a 17086i bk14: 456a 17074i bk15: 456a 16875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907195
Row_Buffer_Locality_read = 0.910194
Row_Buffer_Locality_write = 0.816514
Bank_Level_Parallism = 3.018407
Bank_Level_Parallism_Col = 2.238745
Bank_Level_Parallism_Ready = 1.446945
write_to_read_ratio_blp_rw_average = 0.144168
GrpLevelPara = 1.806458 

BW Util details:
bwutil = 0.374210 
total_CMD = 19946 
util_bw = 7464 
Wasted_Col = 3638 
Wasted_Row = 1013 
Idle = 7831 

BW Util Bottlenecks: 
RCDc_limit = 3523 
RCDWRc_limit = 160 
WTRc_limit = 524 
RTWc_limit = 1184 
CCDLc_limit = 1681 
rwq = 0 
CCDLc_limit_alone = 1534 
WTRc_limit_alone = 459 
RTWc_limit_alone = 1102 

Commands details: 
total_CMD = 19946 
n_nop = 11790 
Read = 6592 
Write = 0 
L2_Alloc = 0 
L2_WB = 872 
n_act = 632 
n_pre = 616 
n_ref = 0 
n_req = 6810 
total_req = 7464 

Dual Bus Interface Util: 
issued_total_row = 1248 
issued_total_col = 7464 
Row_Bus_Util =  0.062569 
CoL_Bus_Util = 0.374210 
Either_Row_CoL_Bus_Util = 0.408904 
Issued_on_Two_Bus_Simul_Util = 0.027875 
issued_two_Eff = 0.068171 
queue_avg = 1.907250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=1.90725
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11862 n_act=589 n_pre=573 n_ref_event=0 n_req=6805 n_rd=6588 n_rd_L2_A=0 n_write=0 n_wr_bk=868 bw_util=0.3738
n_activity=14193 dram_eff=0.5253
bk0: 376a 17775i bk1: 392a 17693i bk2: 384a 18707i bk3: 384a 18840i bk4: 416a 17846i bk5: 424a 18435i bk6: 392a 18855i bk7: 384a 19217i bk8: 412a 18200i bk9: 416a 18764i bk10: 404a 18546i bk11: 412a 18708i bk12: 448a 17156i bk13: 448a 17131i bk14: 444a 16891i bk15: 452a 17060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913446
Row_Buffer_Locality_read = 0.917122
Row_Buffer_Locality_write = 0.801843
Bank_Level_Parallism = 3.015782
Bank_Level_Parallism_Col = 2.372556
Bank_Level_Parallism_Ready = 1.472371
write_to_read_ratio_blp_rw_average = 0.137605
GrpLevelPara = 1.843511 

BW Util details:
bwutil = 0.373809 
total_CMD = 19946 
util_bw = 7456 
Wasted_Col = 3382 
Wasted_Row = 1138 
Idle = 7970 

BW Util Bottlenecks: 
RCDc_limit = 3090 
RCDWRc_limit = 180 
WTRc_limit = 526 
RTWc_limit = 1534 
CCDLc_limit = 1608 
rwq = 0 
CCDLc_limit_alone = 1448 
WTRc_limit_alone = 456 
RTWc_limit_alone = 1444 

Commands details: 
total_CMD = 19946 
n_nop = 11862 
Read = 6588 
Write = 0 
L2_Alloc = 0 
L2_WB = 868 
n_act = 589 
n_pre = 573 
n_ref = 0 
n_req = 6805 
total_req = 7456 

Dual Bus Interface Util: 
issued_total_row = 1162 
issued_total_col = 7456 
Row_Bus_Util =  0.058257 
CoL_Bus_Util = 0.373809 
Either_Row_CoL_Bus_Util = 0.405294 
Issued_on_Two_Bus_Simul_Util = 0.026772 
issued_two_Eff = 0.066056 
queue_avg = 2.241652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=2.24165
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11888 n_act=603 n_pre=587 n_ref_event=0 n_req=6793 n_rd=6584 n_rd_L2_A=0 n_write=0 n_wr_bk=836 bw_util=0.372
n_activity=14236 dram_eff=0.5212
bk0: 384a 17895i bk1: 388a 17718i bk2: 384a 18454i bk3: 388a 18878i bk4: 404a 18366i bk5: 416a 17907i bk6: 388a 18928i bk7: 388a 18453i bk8: 420a 18507i bk9: 408a 18382i bk10: 400a 18728i bk11: 412a 18596i bk12: 448a 16821i bk13: 448a 16993i bk14: 452a 17187i bk15: 456a 17093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911232
Row_Buffer_Locality_read = 0.914338
Row_Buffer_Locality_write = 0.813397
Bank_Level_Parallism = 3.044404
Bank_Level_Parallism_Col = 2.395780
Bank_Level_Parallism_Ready = 1.439488
write_to_read_ratio_blp_rw_average = 0.142487
GrpLevelPara = 1.848716 

BW Util details:
bwutil = 0.372004 
total_CMD = 19946 
util_bw = 7420 
Wasted_Col = 3589 
Wasted_Row = 1152 
Idle = 7785 

BW Util Bottlenecks: 
RCDc_limit = 3336 
RCDWRc_limit = 153 
WTRc_limit = 387 
RTWc_limit = 2388 
CCDLc_limit = 1739 
rwq = 0 
CCDLc_limit_alone = 1496 
WTRc_limit_alone = 332 
RTWc_limit_alone = 2200 

Commands details: 
total_CMD = 19946 
n_nop = 11888 
Read = 6584 
Write = 0 
L2_Alloc = 0 
L2_WB = 836 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 6793 
total_req = 7420 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 7420 
Row_Bus_Util =  0.059661 
CoL_Bus_Util = 0.372004 
Either_Row_CoL_Bus_Util = 0.403991 
Issued_on_Two_Bus_Simul_Util = 0.027675 
issued_two_Eff = 0.068503 
queue_avg = 2.823774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=2.82377
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11807 n_act=636 n_pre=620 n_ref_event=0 n_req=6795 n_rd=6576 n_rd_L2_A=0 n_write=0 n_wr_bk=876 bw_util=0.3736
n_activity=14233 dram_eff=0.5236
bk0: 384a 17813i bk1: 376a 18010i bk2: 384a 19036i bk3: 384a 18582i bk4: 420a 17569i bk5: 408a 18006i bk6: 392a 18620i bk7: 384a 18329i bk8: 408a 18188i bk9: 420a 18717i bk10: 404a 18448i bk11: 404a 18573i bk12: 448a 16664i bk13: 448a 16927i bk14: 452a 16898i bk15: 460a 17224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906402
Row_Buffer_Locality_read = 0.909215
Row_Buffer_Locality_write = 0.821918
Bank_Level_Parallism = 3.103150
Bank_Level_Parallism_Col = 2.385740
Bank_Level_Parallism_Ready = 1.490607
write_to_read_ratio_blp_rw_average = 0.169822
GrpLevelPara = 1.863538 

BW Util details:
bwutil = 0.373609 
total_CMD = 19946 
util_bw = 7452 
Wasted_Col = 3736 
Wasted_Row = 1163 
Idle = 7595 

BW Util Bottlenecks: 
RCDc_limit = 3439 
RCDWRc_limit = 163 
WTRc_limit = 358 
RTWc_limit = 2162 
CCDLc_limit = 1763 
rwq = 0 
CCDLc_limit_alone = 1556 
WTRc_limit_alone = 296 
RTWc_limit_alone = 2017 

Commands details: 
total_CMD = 19946 
n_nop = 11807 
Read = 6576 
Write = 0 
L2_Alloc = 0 
L2_WB = 876 
n_act = 636 
n_pre = 620 
n_ref = 0 
n_req = 6795 
total_req = 7452 

Dual Bus Interface Util: 
issued_total_row = 1256 
issued_total_col = 7452 
Row_Bus_Util =  0.062970 
CoL_Bus_Util = 0.373609 
Either_Row_CoL_Bus_Util = 0.408052 
Issued_on_Two_Bus_Simul_Util = 0.028527 
issued_two_Eff = 0.069910 
queue_avg = 3.084278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08428
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11796 n_act=619 n_pre=603 n_ref_event=0 n_req=6828 n_rd=6616 n_rd_L2_A=0 n_write=0 n_wr_bk=848 bw_util=0.3742
n_activity=14194 dram_eff=0.5259
bk0: 408a 17229i bk1: 388a 17595i bk2: 388a 18116i bk3: 388a 18212i bk4: 412a 17826i bk5: 408a 18010i bk6: 396a 18296i bk7: 392a 17879i bk8: 424a 18646i bk9: 420a 18478i bk10: 392a 18415i bk11: 396a 18866i bk12: 448a 16916i bk13: 448a 17028i bk14: 460a 16943i bk15: 448a 17446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909344
Row_Buffer_Locality_read = 0.911427
Row_Buffer_Locality_write = 0.844340
Bank_Level_Parallism = 3.268848
Bank_Level_Parallism_Col = 2.566470
Bank_Level_Parallism_Ready = 1.524920
write_to_read_ratio_blp_rw_average = 0.161369
GrpLevelPara = 1.902408 

BW Util details:
bwutil = 0.374210 
total_CMD = 19946 
util_bw = 7464 
Wasted_Col = 3666 
Wasted_Row = 1126 
Idle = 7690 

BW Util Bottlenecks: 
RCDc_limit = 3400 
RCDWRc_limit = 135 
WTRc_limit = 426 
RTWc_limit = 3043 
CCDLc_limit = 1795 
rwq = 0 
CCDLc_limit_alone = 1505 
WTRc_limit_alone = 376 
RTWc_limit_alone = 2803 

Commands details: 
total_CMD = 19946 
n_nop = 11796 
Read = 6616 
Write = 0 
L2_Alloc = 0 
L2_WB = 848 
n_act = 619 
n_pre = 603 
n_ref = 0 
n_req = 6828 
total_req = 7464 

Dual Bus Interface Util: 
issued_total_row = 1222 
issued_total_col = 7464 
Row_Bus_Util =  0.061265 
CoL_Bus_Util = 0.374210 
Either_Row_CoL_Bus_Util = 0.408603 
Issued_on_Two_Bus_Simul_Util = 0.026873 
issued_two_Eff = 0.065767 
queue_avg = 3.198386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19839
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11901 n_act=590 n_pre=574 n_ref_event=0 n_req=6770 n_rd=6552 n_rd_L2_A=0 n_write=0 n_wr_bk=872 bw_util=0.3722
n_activity=14202 dram_eff=0.5227
bk0: 376a 17978i bk1: 384a 17818i bk2: 384a 18513i bk3: 384a 18656i bk4: 400a 17917i bk5: 404a 18228i bk6: 388a 18629i bk7: 396a 18609i bk8: 420a 18562i bk9: 428a 18214i bk10: 392a 18533i bk11: 412a 18438i bk12: 448a 17292i bk13: 448a 17289i bk14: 436a 17422i bk15: 452a 16673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912851
Row_Buffer_Locality_read = 0.916972
Row_Buffer_Locality_write = 0.788991
Bank_Level_Parallism = 3.102858
Bank_Level_Parallism_Col = 2.460235
Bank_Level_Parallism_Ready = 1.509698
write_to_read_ratio_blp_rw_average = 0.146641
GrpLevelPara = 1.861799 

BW Util details:
bwutil = 0.372205 
total_CMD = 19946 
util_bw = 7424 
Wasted_Col = 3415 
Wasted_Row = 1129 
Idle = 7978 

BW Util Bottlenecks: 
RCDc_limit = 3111 
RCDWRc_limit = 217 
WTRc_limit = 595 
RTWc_limit = 2036 
CCDLc_limit = 1692 
rwq = 0 
CCDLc_limit_alone = 1463 
WTRc_limit_alone = 520 
RTWc_limit_alone = 1882 

Commands details: 
total_CMD = 19946 
n_nop = 11901 
Read = 6552 
Write = 0 
L2_Alloc = 0 
L2_WB = 872 
n_act = 590 
n_pre = 574 
n_ref = 0 
n_req = 6770 
total_req = 7424 

Dual Bus Interface Util: 
issued_total_row = 1164 
issued_total_col = 7424 
Row_Bus_Util =  0.058358 
CoL_Bus_Util = 0.372205 
Either_Row_CoL_Bus_Util = 0.403339 
Issued_on_Two_Bus_Simul_Util = 0.027224 
issued_two_Eff = 0.067495 
queue_avg = 2.936077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.93608
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11845 n_act=647 n_pre=631 n_ref_event=0 n_req=6773 n_rd=6564 n_rd_L2_A=0 n_write=0 n_wr_bk=836 bw_util=0.371
n_activity=14243 dram_eff=0.5196
bk0: 388a 17278i bk1: 396a 17334i bk2: 384a 19029i bk3: 384a 18757i bk4: 408a 18308i bk5: 396a 18218i bk6: 388a 18516i bk7: 392a 18359i bk8: 420a 18652i bk9: 428a 18718i bk10: 400a 18674i bk11: 388a 18912i bk12: 444a 17025i bk13: 448a 17058i bk14: 452a 16824i bk15: 448a 16976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904474
Row_Buffer_Locality_read = 0.907374
Row_Buffer_Locality_write = 0.813397
Bank_Level_Parallism = 3.017895
Bank_Level_Parallism_Col = 2.258413
Bank_Level_Parallism_Ready = 1.448378
write_to_read_ratio_blp_rw_average = 0.153123
GrpLevelPara = 1.822566 

BW Util details:
bwutil = 0.371002 
total_CMD = 19946 
util_bw = 7400 
Wasted_Col = 3833 
Wasted_Row = 1117 
Idle = 7596 

BW Util Bottlenecks: 
RCDc_limit = 3670 
RCDWRc_limit = 179 
WTRc_limit = 288 
RTWc_limit = 1688 
CCDLc_limit = 1753 
rwq = 0 
CCDLc_limit_alone = 1605 
WTRc_limit_alone = 264 
RTWc_limit_alone = 1564 

Commands details: 
total_CMD = 19946 
n_nop = 11845 
Read = 6564 
Write = 0 
L2_Alloc = 0 
L2_WB = 836 
n_act = 647 
n_pre = 631 
n_ref = 0 
n_req = 6773 
total_req = 7400 

Dual Bus Interface Util: 
issued_total_row = 1278 
issued_total_col = 7400 
Row_Bus_Util =  0.064073 
CoL_Bus_Util = 0.371002 
Either_Row_CoL_Bus_Util = 0.406147 
Issued_on_Two_Bus_Simul_Util = 0.028928 
issued_two_Eff = 0.071226 
queue_avg = 2.410659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=2.41066
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11930 n_act=639 n_pre=623 n_ref_event=0 n_req=6718 n_rd=6516 n_rd_L2_A=0 n_write=0 n_wr_bk=808 bw_util=0.3672
n_activity=14288 dram_eff=0.5126
bk0: 380a 17937i bk1: 400a 17375i bk2: 384a 17957i bk3: 384a 18529i bk4: 384a 18010i bk5: 400a 18015i bk6: 392a 18475i bk7: 384a 19223i bk8: 416a 18736i bk9: 416a 19188i bk10: 404a 18542i bk11: 388a 18639i bk12: 436a 16116i bk13: 440a 16197i bk14: 452a 17410i bk15: 456a 17155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904882
Row_Buffer_Locality_read = 0.907919
Row_Buffer_Locality_write = 0.806931
Bank_Level_Parallism = 3.091495
Bank_Level_Parallism_Col = 2.372122
Bank_Level_Parallism_Ready = 1.411797
write_to_read_ratio_blp_rw_average = 0.163334
GrpLevelPara = 1.862403 

BW Util details:
bwutil = 0.367191 
total_CMD = 19946 
util_bw = 7324 
Wasted_Col = 3959 
Wasted_Row = 1122 
Idle = 7541 

BW Util Bottlenecks: 
RCDc_limit = 3528 
RCDWRc_limit = 170 
WTRc_limit = 405 
RTWc_limit = 2968 
CCDLc_limit = 1827 
rwq = 0 
CCDLc_limit_alone = 1546 
WTRc_limit_alone = 346 
RTWc_limit_alone = 2746 

Commands details: 
total_CMD = 19946 
n_nop = 11930 
Read = 6516 
Write = 0 
L2_Alloc = 0 
L2_WB = 808 
n_act = 639 
n_pre = 623 
n_ref = 0 
n_req = 6718 
total_req = 7324 

Dual Bus Interface Util: 
issued_total_row = 1262 
issued_total_col = 7324 
Row_Bus_Util =  0.063271 
CoL_Bus_Util = 0.367191 
Either_Row_CoL_Bus_Util = 0.401885 
Issued_on_Two_Bus_Simul_Util = 0.028577 
issued_two_Eff = 0.071108 
queue_avg = 2.571042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=2.57104
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11928 n_act=627 n_pre=611 n_ref_event=0 n_req=6721 n_rd=6516 n_rd_L2_A=0 n_write=0 n_wr_bk=820 bw_util=0.3678
n_activity=14324 dram_eff=0.5121
bk0: 388a 17638i bk1: 388a 17684i bk2: 384a 17999i bk3: 384a 18092i bk4: 392a 18340i bk5: 392a 17822i bk6: 392a 18957i bk7: 396a 18951i bk8: 412a 19009i bk9: 416a 19119i bk10: 392a 18635i bk11: 384a 18915i bk12: 440a 16750i bk13: 448a 16560i bk14: 448a 16972i bk15: 460a 16995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906710
Row_Buffer_Locality_read = 0.911142
Row_Buffer_Locality_write = 0.765854
Bank_Level_Parallism = 3.029879
Bank_Level_Parallism_Col = 2.339669
Bank_Level_Parallism_Ready = 1.424073
write_to_read_ratio_blp_rw_average = 0.173618
GrpLevelPara = 1.901711 

BW Util details:
bwutil = 0.367793 
total_CMD = 19946 
util_bw = 7336 
Wasted_Col = 3821 
Wasted_Row = 1193 
Idle = 7596 

BW Util Bottlenecks: 
RCDc_limit = 3416 
RCDWRc_limit = 206 
WTRc_limit = 308 
RTWc_limit = 2736 
CCDLc_limit = 1728 
rwq = 0 
CCDLc_limit_alone = 1483 
WTRc_limit_alone = 271 
RTWc_limit_alone = 2528 

Commands details: 
total_CMD = 19946 
n_nop = 11928 
Read = 6516 
Write = 0 
L2_Alloc = 0 
L2_WB = 820 
n_act = 627 
n_pre = 611 
n_ref = 0 
n_req = 6721 
total_req = 7336 

Dual Bus Interface Util: 
issued_total_row = 1238 
issued_total_col = 7336 
Row_Bus_Util =  0.062068 
CoL_Bus_Util = 0.367793 
Either_Row_CoL_Bus_Util = 0.401985 
Issued_on_Two_Bus_Simul_Util = 0.027875 
issued_two_Eff = 0.069344 
queue_avg = 2.929259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=2.92926
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11902 n_act=688 n_pre=672 n_ref_event=0 n_req=6742 n_rd=6544 n_rd_L2_A=0 n_write=0 n_wr_bk=792 bw_util=0.3678
n_activity=14283 dram_eff=0.5136
bk0: 368a 18465i bk1: 404a 17531i bk2: 388a 18080i bk3: 384a 18429i bk4: 400a 18135i bk5: 396a 17978i bk6: 392a 18569i bk7: 392a 18611i bk8: 420a 18709i bk9: 424a 18545i bk10: 392a 18254i bk11: 388a 18815i bk12: 444a 15822i bk13: 444a 16120i bk14: 460a 17061i bk15: 448a 17440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897953
Row_Buffer_Locality_read = 0.902200
Row_Buffer_Locality_write = 0.757576
Bank_Level_Parallism = 3.160035
Bank_Level_Parallism_Col = 2.355402
Bank_Level_Parallism_Ready = 1.467830
write_to_read_ratio_blp_rw_average = 0.155076
GrpLevelPara = 1.875918 

BW Util details:
bwutil = 0.367793 
total_CMD = 19946 
util_bw = 7336 
Wasted_Col = 3943 
Wasted_Row = 1162 
Idle = 7505 

BW Util Bottlenecks: 
RCDc_limit = 3749 
RCDWRc_limit = 204 
WTRc_limit = 242 
RTWc_limit = 2536 
CCDLc_limit = 1794 
rwq = 0 
CCDLc_limit_alone = 1565 
WTRc_limit_alone = 210 
RTWc_limit_alone = 2339 

Commands details: 
total_CMD = 19946 
n_nop = 11902 
Read = 6544 
Write = 0 
L2_Alloc = 0 
L2_WB = 792 
n_act = 688 
n_pre = 672 
n_ref = 0 
n_req = 6742 
total_req = 7336 

Dual Bus Interface Util: 
issued_total_row = 1360 
issued_total_col = 7336 
Row_Bus_Util =  0.068184 
CoL_Bus_Util = 0.367793 
Either_Row_CoL_Bus_Util = 0.403289 
Issued_on_Two_Bus_Simul_Util = 0.032688 
issued_two_Eff = 0.081054 
queue_avg = 2.164644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=2.16464
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11926 n_act=655 n_pre=639 n_ref_event=0 n_req=6690 n_rd=6480 n_rd_L2_A=0 n_write=0 n_wr_bk=840 bw_util=0.367
n_activity=14393 dram_eff=0.5086
bk0: 388a 17536i bk1: 384a 17685i bk2: 384a 18490i bk3: 388a 18493i bk4: 388a 17712i bk5: 400a 17803i bk6: 400a 18412i bk7: 396a 18509i bk8: 412a 18843i bk9: 404a 18767i bk10: 392a 18523i bk11: 388a 18668i bk12: 436a 16445i bk13: 436a 16761i bk14: 444a 17055i bk15: 440a 17548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902093
Row_Buffer_Locality_read = 0.906944
Row_Buffer_Locality_write = 0.752381
Bank_Level_Parallism = 3.093753
Bank_Level_Parallism_Col = 2.396886
Bank_Level_Parallism_Ready = 1.425820
write_to_read_ratio_blp_rw_average = 0.171109
GrpLevelPara = 1.883668 

BW Util details:
bwutil = 0.366991 
total_CMD = 19946 
util_bw = 7320 
Wasted_Col = 3835 
Wasted_Row = 1314 
Idle = 7477 

BW Util Bottlenecks: 
RCDc_limit = 3597 
RCDWRc_limit = 212 
WTRc_limit = 316 
RTWc_limit = 2849 
CCDLc_limit = 1785 
rwq = 0 
CCDLc_limit_alone = 1532 
WTRc_limit_alone = 288 
RTWc_limit_alone = 2624 

Commands details: 
total_CMD = 19946 
n_nop = 11926 
Read = 6480 
Write = 0 
L2_Alloc = 0 
L2_WB = 840 
n_act = 655 
n_pre = 639 
n_ref = 0 
n_req = 6690 
total_req = 7320 

Dual Bus Interface Util: 
issued_total_row = 1294 
issued_total_col = 7320 
Row_Bus_Util =  0.064875 
CoL_Bus_Util = 0.366991 
Either_Row_CoL_Bus_Util = 0.402086 
Issued_on_Two_Bus_Simul_Util = 0.029780 
issued_two_Eff = 0.074065 
queue_avg = 2.333801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=2.3338
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11749 n_act=674 n_pre=658 n_ref_event=0 n_req=6815 n_rd=6604 n_rd_L2_A=0 n_write=0 n_wr_bk=844 bw_util=0.3734
n_activity=14233 dram_eff=0.5233
bk0: 400a 17543i bk1: 412a 17410i bk2: 384a 18354i bk3: 388a 17871i bk4: 388a 18380i bk5: 400a 17870i bk6: 384a 18347i bk7: 392a 18470i bk8: 416a 19011i bk9: 432a 18819i bk10: 408a 18510i bk11: 392a 18408i bk12: 440a 16836i bk13: 448a 16910i bk14: 460a 16925i bk15: 460a 16793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901101
Row_Buffer_Locality_read = 0.904149
Row_Buffer_Locality_write = 0.805687
Bank_Level_Parallism = 3.180640
Bank_Level_Parallism_Col = 2.441501
Bank_Level_Parallism_Ready = 1.473818
write_to_read_ratio_blp_rw_average = 0.157833
GrpLevelPara = 1.923049 

BW Util details:
bwutil = 0.373408 
total_CMD = 19946 
util_bw = 7448 
Wasted_Col = 3818 
Wasted_Row = 1151 
Idle = 7529 

BW Util Bottlenecks: 
RCDc_limit = 3653 
RCDWRc_limit = 185 
WTRc_limit = 396 
RTWc_limit = 2639 
CCDLc_limit = 1776 
rwq = 0 
CCDLc_limit_alone = 1512 
WTRc_limit_alone = 332 
RTWc_limit_alone = 2439 

Commands details: 
total_CMD = 19946 
n_nop = 11749 
Read = 6604 
Write = 0 
L2_Alloc = 0 
L2_WB = 844 
n_act = 674 
n_pre = 658 
n_ref = 0 
n_req = 6815 
total_req = 7448 

Dual Bus Interface Util: 
issued_total_row = 1332 
issued_total_col = 7448 
Row_Bus_Util =  0.066780 
CoL_Bus_Util = 0.373408 
Either_Row_CoL_Bus_Util = 0.410960 
Issued_on_Two_Bus_Simul_Util = 0.029229 
issued_two_Eff = 0.071124 
queue_avg = 2.582222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=2.58222
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11776 n_act=685 n_pre=669 n_ref_event=0 n_req=6825 n_rd=6620 n_rd_L2_A=0 n_write=0 n_wr_bk=820 bw_util=0.373
n_activity=14271 dram_eff=0.5213
bk0: 400a 17436i bk1: 404a 17402i bk2: 384a 18012i bk3: 384a 17996i bk4: 392a 18679i bk5: 400a 18495i bk6: 396a 18219i bk7: 400a 18405i bk8: 428a 18470i bk9: 428a 18736i bk10: 400a 18461i bk11: 392a 18472i bk12: 444a 16773i bk13: 448a 16525i bk14: 464a 16407i bk15: 456a 17394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899634
Row_Buffer_Locality_read = 0.901359
Row_Buffer_Locality_write = 0.843902
Bank_Level_Parallism = 3.206833
Bank_Level_Parallism_Col = 2.423812
Bank_Level_Parallism_Ready = 1.443414
write_to_read_ratio_blp_rw_average = 0.163701
GrpLevelPara = 1.939849 

BW Util details:
bwutil = 0.373007 
total_CMD = 19946 
util_bw = 7440 
Wasted_Col = 3931 
Wasted_Row = 1127 
Idle = 7448 

BW Util Bottlenecks: 
RCDc_limit = 3845 
RCDWRc_limit = 134 
WTRc_limit = 245 
RTWc_limit = 2933 
CCDLc_limit = 1874 
rwq = 0 
CCDLc_limit_alone = 1577 
WTRc_limit_alone = 202 
RTWc_limit_alone = 2679 

Commands details: 
total_CMD = 19946 
n_nop = 11776 
Read = 6620 
Write = 0 
L2_Alloc = 0 
L2_WB = 820 
n_act = 685 
n_pre = 669 
n_ref = 0 
n_req = 6825 
total_req = 7440 

Dual Bus Interface Util: 
issued_total_row = 1354 
issued_total_col = 7440 
Row_Bus_Util =  0.067883 
CoL_Bus_Util = 0.373007 
Either_Row_CoL_Bus_Util = 0.409606 
Issued_on_Two_Bus_Simul_Util = 0.031284 
issued_two_Eff = 0.076377 
queue_avg = 3.335205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=3.33521
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11766 n_act=700 n_pre=684 n_ref_event=0 n_req=6781 n_rd=6572 n_rd_L2_A=0 n_write=0 n_wr_bk=836 bw_util=0.3714
n_activity=14420 dram_eff=0.5137
bk0: 388a 18022i bk1: 400a 18084i bk2: 384a 18117i bk3: 384a 18302i bk4: 392a 18040i bk5: 388a 18269i bk6: 392a 18614i bk7: 396a 18453i bk8: 420a 18679i bk9: 420a 19048i bk10: 412a 17682i bk11: 392a 18326i bk12: 444a 16498i bk13: 448a 16474i bk14: 460a 16993i bk15: 452a 17073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896770
Row_Buffer_Locality_read = 0.900183
Row_Buffer_Locality_write = 0.789474
Bank_Level_Parallism = 3.078607
Bank_Level_Parallism_Col = 2.341599
Bank_Level_Parallism_Ready = 1.441685
write_to_read_ratio_blp_rw_average = 0.164926
GrpLevelPara = 1.906096 

BW Util details:
bwutil = 0.371403 
total_CMD = 19946 
util_bw = 7408 
Wasted_Col = 3887 
Wasted_Row = 1452 
Idle = 7199 

BW Util Bottlenecks: 
RCDc_limit = 3833 
RCDWRc_limit = 179 
WTRc_limit = 271 
RTWc_limit = 2232 
CCDLc_limit = 1754 
rwq = 0 
CCDLc_limit_alone = 1542 
WTRc_limit_alone = 245 
RTWc_limit_alone = 2046 

Commands details: 
total_CMD = 19946 
n_nop = 11766 
Read = 6572 
Write = 0 
L2_Alloc = 0 
L2_WB = 836 
n_act = 700 
n_pre = 684 
n_ref = 0 
n_req = 6781 
total_req = 7408 

Dual Bus Interface Util: 
issued_total_row = 1384 
issued_total_col = 7408 
Row_Bus_Util =  0.069387 
CoL_Bus_Util = 0.371403 
Either_Row_CoL_Bus_Util = 0.410107 
Issued_on_Two_Bus_Simul_Util = 0.030683 
issued_two_Eff = 0.074817 
queue_avg = 2.503058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50306
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11776 n_act=715 n_pre=699 n_ref_event=0 n_req=6790 n_rd=6584 n_rd_L2_A=0 n_write=0 n_wr_bk=824 bw_util=0.3714
n_activity=14317 dram_eff=0.5174
bk0: 404a 18019i bk1: 404a 17743i bk2: 384a 18480i bk3: 388a 18810i bk4: 388a 18136i bk5: 400a 17797i bk6: 396a 18357i bk7: 396a 18391i bk8: 420a 18498i bk9: 416a 18700i bk10: 392a 18023i bk11: 400a 18217i bk12: 448a 16541i bk13: 448a 15955i bk14: 448a 16762i bk15: 452a 17250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894698
Row_Buffer_Locality_read = 0.898238
Row_Buffer_Locality_write = 0.781553
Bank_Level_Parallism = 3.118714
Bank_Level_Parallism_Col = 2.377970
Bank_Level_Parallism_Ready = 1.441145
write_to_read_ratio_blp_rw_average = 0.143069
GrpLevelPara = 1.852045 

BW Util details:
bwutil = 0.371403 
total_CMD = 19946 
util_bw = 7408 
Wasted_Col = 4031 
Wasted_Row = 1466 
Idle = 7041 

BW Util Bottlenecks: 
RCDc_limit = 3981 
RCDWRc_limit = 232 
WTRc_limit = 538 
RTWc_limit = 2427 
CCDLc_limit = 1765 
rwq = 0 
CCDLc_limit_alone = 1569 
WTRc_limit_alone = 461 
RTWc_limit_alone = 2308 

Commands details: 
total_CMD = 19946 
n_nop = 11776 
Read = 6584 
Write = 0 
L2_Alloc = 0 
L2_WB = 824 
n_act = 715 
n_pre = 699 
n_ref = 0 
n_req = 6790 
total_req = 7408 

Dual Bus Interface Util: 
issued_total_row = 1414 
issued_total_col = 7408 
Row_Bus_Util =  0.070891 
CoL_Bus_Util = 0.371403 
Either_Row_CoL_Bus_Util = 0.409606 
Issued_on_Two_Bus_Simul_Util = 0.032688 
issued_two_Eff = 0.079804 
queue_avg = 1.955229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=1.95523
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11878 n_act=621 n_pre=605 n_ref_event=0 n_req=6761 n_rd=6552 n_rd_L2_A=0 n_write=0 n_wr_bk=836 bw_util=0.3704
n_activity=14241 dram_eff=0.5188
bk0: 376a 17493i bk1: 384a 17906i bk2: 384a 18811i bk3: 384a 18451i bk4: 412a 18577i bk5: 408a 18207i bk6: 388a 18884i bk7: 384a 18716i bk8: 408a 18800i bk9: 420a 18992i bk10: 396a 18929i bk11: 404a 18665i bk12: 444a 16555i bk13: 448a 16923i bk14: 452a 16520i bk15: 460a 16575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908150
Row_Buffer_Locality_read = 0.911477
Row_Buffer_Locality_write = 0.803828
Bank_Level_Parallism = 2.987046
Bank_Level_Parallism_Col = 2.320072
Bank_Level_Parallism_Ready = 1.411613
write_to_read_ratio_blp_rw_average = 0.144931
GrpLevelPara = 1.841323 

BW Util details:
bwutil = 0.370400 
total_CMD = 19946 
util_bw = 7388 
Wasted_Col = 3781 
Wasted_Row = 1182 
Idle = 7595 

BW Util Bottlenecks: 
RCDc_limit = 3417 
RCDWRc_limit = 180 
WTRc_limit = 625 
RTWc_limit = 2042 
CCDLc_limit = 1766 
rwq = 0 
CCDLc_limit_alone = 1493 
WTRc_limit_alone = 519 
RTWc_limit_alone = 1875 

Commands details: 
total_CMD = 19946 
n_nop = 11878 
Read = 6552 
Write = 0 
L2_Alloc = 0 
L2_WB = 836 
n_act = 621 
n_pre = 605 
n_ref = 0 
n_req = 6761 
total_req = 7388 

Dual Bus Interface Util: 
issued_total_row = 1226 
issued_total_col = 7388 
Row_Bus_Util =  0.061466 
CoL_Bus_Util = 0.370400 
Either_Row_CoL_Bus_Util = 0.404492 
Issued_on_Two_Bus_Simul_Util = 0.027374 
issued_two_Eff = 0.067675 
queue_avg = 2.371503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=2.3715
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11790 n_act=636 n_pre=620 n_ref_event=0 n_req=6817 n_rd=6600 n_rd_L2_A=0 n_write=0 n_wr_bk=868 bw_util=0.3744
n_activity=14269 dram_eff=0.5234
bk0: 392a 17370i bk1: 392a 17440i bk2: 384a 18134i bk3: 388a 18534i bk4: 416a 17970i bk5: 416a 18034i bk6: 392a 18539i bk7: 388a 18356i bk8: 420a 18663i bk9: 412a 18844i bk10: 400a 18466i bk11: 384a 19018i bk12: 448a 16808i bk13: 448a 16787i bk14: 456a 16866i bk15: 464a 16632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906704
Row_Buffer_Locality_read = 0.909697
Row_Buffer_Locality_write = 0.815668
Bank_Level_Parallism = 3.244762
Bank_Level_Parallism_Col = 2.496440
Bank_Level_Parallism_Ready = 1.434922
write_to_read_ratio_blp_rw_average = 0.152745
GrpLevelPara = 1.917891 

BW Util details:
bwutil = 0.374411 
total_CMD = 19946 
util_bw = 7468 
Wasted_Col = 3732 
Wasted_Row = 971 
Idle = 7775 

BW Util Bottlenecks: 
RCDc_limit = 3514 
RCDWRc_limit = 144 
WTRc_limit = 616 
RTWc_limit = 2501 
CCDLc_limit = 1896 
rwq = 0 
CCDLc_limit_alone = 1579 
WTRc_limit_alone = 526 
RTWc_limit_alone = 2274 

Commands details: 
total_CMD = 19946 
n_nop = 11790 
Read = 6600 
Write = 0 
L2_Alloc = 0 
L2_WB = 868 
n_act = 636 
n_pre = 620 
n_ref = 0 
n_req = 6817 
total_req = 7468 

Dual Bus Interface Util: 
issued_total_row = 1256 
issued_total_col = 7468 
Row_Bus_Util =  0.062970 
CoL_Bus_Util = 0.374411 
Either_Row_CoL_Bus_Util = 0.408904 
Issued_on_Two_Bus_Simul_Util = 0.028477 
issued_two_Eff = 0.069642 
queue_avg = 2.734333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=2.73433
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11795 n_act=618 n_pre=602 n_ref_event=0 n_req=6844 n_rd=6628 n_rd_L2_A=0 n_write=0 n_wr_bk=864 bw_util=0.3756
n_activity=14170 dram_eff=0.5287
bk0: 384a 17835i bk1: 400a 17275i bk2: 384a 18744i bk3: 384a 18634i bk4: 416a 18013i bk5: 424a 18324i bk6: 392a 18757i bk7: 384a 19263i bk8: 412a 18230i bk9: 412a 18698i bk10: 408a 18487i bk11: 420a 18618i bk12: 448a 16965i bk13: 448a 17063i bk14: 456a 16512i bk15: 456a 17246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909702
Row_Buffer_Locality_read = 0.912794
Row_Buffer_Locality_write = 0.814815
Bank_Level_Parallism = 3.081420
Bank_Level_Parallism_Col = 2.359796
Bank_Level_Parallism_Ready = 1.457021
write_to_read_ratio_blp_rw_average = 0.138330
GrpLevelPara = 1.871247 

BW Util details:
bwutil = 0.375614 
total_CMD = 19946 
util_bw = 7492 
Wasted_Col = 3565 
Wasted_Row = 1053 
Idle = 7836 

BW Util Bottlenecks: 
RCDc_limit = 3401 
RCDWRc_limit = 152 
WTRc_limit = 535 
RTWc_limit = 1832 
CCDLc_limit = 1707 
rwq = 0 
CCDLc_limit_alone = 1478 
WTRc_limit_alone = 457 
RTWc_limit_alone = 1681 

Commands details: 
total_CMD = 19946 
n_nop = 11795 
Read = 6628 
Write = 0 
L2_Alloc = 0 
L2_WB = 864 
n_act = 618 
n_pre = 602 
n_ref = 0 
n_req = 6844 
total_req = 7492 

Dual Bus Interface Util: 
issued_total_row = 1220 
issued_total_col = 7492 
Row_Bus_Util =  0.061165 
CoL_Bus_Util = 0.375614 
Either_Row_CoL_Bus_Util = 0.408653 
Issued_on_Two_Bus_Simul_Util = 0.028126 
issued_two_Eff = 0.068826 
queue_avg = 2.352903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=2.3529
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11872 n_act=603 n_pre=587 n_ref_event=0 n_req=6795 n_rd=6588 n_rd_L2_A=0 n_write=0 n_wr_bk=828 bw_util=0.3718
n_activity=14206 dram_eff=0.522
bk0: 388a 17760i bk1: 384a 17541i bk2: 384a 17979i bk3: 388a 18599i bk4: 408a 18353i bk5: 412a 17918i bk6: 388a 18921i bk7: 388a 18859i bk8: 424a 18601i bk9: 408a 18405i bk10: 400a 18645i bk11: 408a 18693i bk12: 448a 17074i bk13: 448a 16776i bk14: 456a 17035i bk15: 456a 17115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911258
Row_Buffer_Locality_read = 0.914238
Row_Buffer_Locality_write = 0.816425
Bank_Level_Parallism = 3.079068
Bank_Level_Parallism_Col = 2.410062
Bank_Level_Parallism_Ready = 1.446602
write_to_read_ratio_blp_rw_average = 0.161393
GrpLevelPara = 1.856316 

BW Util details:
bwutil = 0.371804 
total_CMD = 19946 
util_bw = 7416 
Wasted_Col = 3755 
Wasted_Row = 1059 
Idle = 7716 

BW Util Bottlenecks: 
RCDc_limit = 3431 
RCDWRc_limit = 128 
WTRc_limit = 483 
RTWc_limit = 2597 
CCDLc_limit = 1823 
rwq = 0 
CCDLc_limit_alone = 1510 
WTRc_limit_alone = 403 
RTWc_limit_alone = 2364 

Commands details: 
total_CMD = 19946 
n_nop = 11872 
Read = 6588 
Write = 0 
L2_Alloc = 0 
L2_WB = 828 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 6795 
total_req = 7416 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 7416 
Row_Bus_Util =  0.059661 
CoL_Bus_Util = 0.371804 
Either_Row_CoL_Bus_Util = 0.404793 
Issued_on_Two_Bus_Simul_Util = 0.026672 
issued_two_Eff = 0.065891 
queue_avg = 3.259049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.25905
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11842 n_act=635 n_pre=619 n_ref_event=0 n_req=6806 n_rd=6588 n_rd_L2_A=0 n_write=0 n_wr_bk=872 bw_util=0.374
n_activity=14229 dram_eff=0.5243
bk0: 388a 17727i bk1: 376a 18080i bk2: 384a 18334i bk3: 384a 18359i bk4: 416a 17866i bk5: 408a 17578i bk6: 392a 18478i bk7: 384a 18088i bk8: 408a 18666i bk9: 424a 18904i bk10: 404a 18555i bk11: 404a 18399i bk12: 448a 17128i bk13: 448a 17149i bk14: 456a 16692i bk15: 464a 16996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906700
Row_Buffer_Locality_read = 0.909988
Row_Buffer_Locality_write = 0.807339
Bank_Level_Parallism = 3.155835
Bank_Level_Parallism_Col = 2.455736
Bank_Level_Parallism_Ready = 1.531904
write_to_read_ratio_blp_rw_average = 0.162070
GrpLevelPara = 1.904878 

BW Util details:
bwutil = 0.374010 
total_CMD = 19946 
util_bw = 7460 
Wasted_Col = 3719 
Wasted_Row = 1161 
Idle = 7606 

BW Util Bottlenecks: 
RCDc_limit = 3510 
RCDWRc_limit = 180 
WTRc_limit = 374 
RTWc_limit = 2496 
CCDLc_limit = 1702 
rwq = 0 
CCDLc_limit_alone = 1455 
WTRc_limit_alone = 335 
RTWc_limit_alone = 2288 

Commands details: 
total_CMD = 19946 
n_nop = 11842 
Read = 6588 
Write = 0 
L2_Alloc = 0 
L2_WB = 872 
n_act = 635 
n_pre = 619 
n_ref = 0 
n_req = 6806 
total_req = 7460 

Dual Bus Interface Util: 
issued_total_row = 1254 
issued_total_col = 7460 
Row_Bus_Util =  0.062870 
CoL_Bus_Util = 0.374010 
Either_Row_CoL_Bus_Util = 0.406297 
Issued_on_Two_Bus_Simul_Util = 0.030583 
issued_two_Eff = 0.075271 
queue_avg = 3.327635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.32763
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11839 n_act=628 n_pre=612 n_ref_event=0 n_req=6827 n_rd=6616 n_rd_L2_A=0 n_write=0 n_wr_bk=844 bw_util=0.374
n_activity=14231 dram_eff=0.5242
bk0: 408a 17351i bk1: 388a 17763i bk2: 388a 18350i bk3: 388a 18641i bk4: 412a 17885i bk5: 408a 18071i bk6: 396a 17764i bk7: 392a 18179i bk8: 424a 18575i bk9: 416a 18804i bk10: 392a 18300i bk11: 400a 18944i bk12: 448a 17141i bk13: 448a 17017i bk14: 460a 16692i bk15: 448a 17388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908012
Row_Buffer_Locality_read = 0.910520
Row_Buffer_Locality_write = 0.829384
Bank_Level_Parallism = 3.164549
Bank_Level_Parallism_Col = 2.465745
Bank_Level_Parallism_Ready = 1.517292
write_to_read_ratio_blp_rw_average = 0.147506
GrpLevelPara = 1.843135 

BW Util details:
bwutil = 0.374010 
total_CMD = 19946 
util_bw = 7460 
Wasted_Col = 3786 
Wasted_Row = 1109 
Idle = 7591 

BW Util Bottlenecks: 
RCDc_limit = 3517 
RCDWRc_limit = 140 
WTRc_limit = 554 
RTWc_limit = 2124 
CCDLc_limit = 1829 
rwq = 0 
CCDLc_limit_alone = 1586 
WTRc_limit_alone = 480 
RTWc_limit_alone = 1955 

Commands details: 
total_CMD = 19946 
n_nop = 11839 
Read = 6616 
Write = 0 
L2_Alloc = 0 
L2_WB = 844 
n_act = 628 
n_pre = 612 
n_ref = 0 
n_req = 6827 
total_req = 7460 

Dual Bus Interface Util: 
issued_total_row = 1240 
issued_total_col = 7460 
Row_Bus_Util =  0.062168 
CoL_Bus_Util = 0.374010 
Either_Row_CoL_Bus_Util = 0.406447 
Issued_on_Two_Bus_Simul_Util = 0.029730 
issued_two_Eff = 0.073147 
queue_avg = 3.049283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04928
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11836 n_act=612 n_pre=596 n_ref_event=0 n_req=6782 n_rd=6564 n_rd_L2_A=0 n_write=0 n_wr_bk=872 bw_util=0.3728
n_activity=14217 dram_eff=0.523
bk0: 376a 17779i bk1: 388a 17139i bk2: 384a 18392i bk3: 384a 18684i bk4: 400a 17966i bk5: 404a 18326i bk6: 388a 18423i bk7: 396a 18487i bk8: 420a 18674i bk9: 428a 18335i bk10: 396a 18532i bk11: 416a 18157i bk12: 448a 17272i bk13: 448a 17239i bk14: 436a 17331i bk15: 452a 16698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909761
Row_Buffer_Locality_read = 0.913620
Row_Buffer_Locality_write = 0.793578
Bank_Level_Parallism = 3.148748
Bank_Level_Parallism_Col = 2.515185
Bank_Level_Parallism_Ready = 1.614174
write_to_read_ratio_blp_rw_average = 0.162096
GrpLevelPara = 1.915792 

BW Util details:
bwutil = 0.372807 
total_CMD = 19946 
util_bw = 7436 
Wasted_Col = 3543 
Wasted_Row = 1243 
Idle = 7724 

BW Util Bottlenecks: 
RCDc_limit = 3364 
RCDWRc_limit = 191 
WTRc_limit = 372 
RTWc_limit = 2290 
CCDLc_limit = 1707 
rwq = 0 
CCDLc_limit_alone = 1514 
WTRc_limit_alone = 316 
RTWc_limit_alone = 2153 

Commands details: 
total_CMD = 19946 
n_nop = 11836 
Read = 6564 
Write = 0 
L2_Alloc = 0 
L2_WB = 872 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 6782 
total_req = 7436 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 7436 
Row_Bus_Util =  0.060564 
CoL_Bus_Util = 0.372807 
Either_Row_CoL_Bus_Util = 0.406598 
Issued_on_Two_Bus_Simul_Util = 0.026772 
issued_two_Eff = 0.065845 
queue_avg = 2.942294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94229
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19946 n_nop=11826 n_act=636 n_pre=620 n_ref_event=0 n_req=6784 n_rd=6572 n_rd_L2_A=0 n_write=0 n_wr_bk=848 bw_util=0.372
n_activity=14225 dram_eff=0.5216
bk0: 384a 17228i bk1: 392a 17270i bk2: 384a 18937i bk3: 384a 19047i bk4: 404a 18084i bk5: 396a 18416i bk6: 388a 18536i bk7: 392a 18609i bk8: 420a 18761i bk9: 428a 18938i bk10: 400a 18533i bk11: 392a 18868i bk12: 444a 16881i bk13: 448a 17223i bk14: 456a 16937i bk15: 460a 16472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.909160
Row_Buffer_Locality_write = 0.816038
Bank_Level_Parallism = 3.012722
Bank_Level_Parallism_Col = 2.304090
Bank_Level_Parallism_Ready = 1.452426
write_to_read_ratio_blp_rw_average = 0.143790
GrpLevelPara = 1.846771 

BW Util details:
bwutil = 0.372004 
total_CMD = 19946 
util_bw = 7420 
Wasted_Col = 3681 
Wasted_Row = 1240 
Idle = 7605 

BW Util Bottlenecks: 
RCDc_limit = 3623 
RCDWRc_limit = 182 
WTRc_limit = 442 
RTWc_limit = 1642 
CCDLc_limit = 1669 
rwq = 0 
CCDLc_limit_alone = 1502 
WTRc_limit_alone = 384 
RTWc_limit_alone = 1533 

Commands details: 
total_CMD = 19946 
n_nop = 11826 
Read = 6572 
Write = 0 
L2_Alloc = 0 
L2_WB = 848 
n_act = 636 
n_pre = 620 
n_ref = 0 
n_req = 6784 
total_req = 7420 

Dual Bus Interface Util: 
issued_total_row = 1256 
issued_total_col = 7420 
Row_Bus_Util =  0.062970 
CoL_Bus_Util = 0.372004 
Either_Row_CoL_Bus_Util = 0.407099 
Issued_on_Two_Bus_Simul_Util = 0.027875 
issued_two_Eff = 0.068473 
queue_avg = 2.380929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=2.38093

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13538, Miss = 6004, Miss_rate = 0.443, Pending_hits = 948, Reservation_fails = 0
L2_cache_bank[1]: Access = 13669, Miss = 5980, Miss_rate = 0.437, Pending_hits = 993, Reservation_fails = 0
L2_cache_bank[2]: Access = 13541, Miss = 6012, Miss_rate = 0.444, Pending_hits = 963, Reservation_fails = 0
L2_cache_bank[3]: Access = 13672, Miss = 5988, Miss_rate = 0.438, Pending_hits = 986, Reservation_fails = 0
L2_cache_bank[4]: Access = 13543, Miss = 6004, Miss_rate = 0.443, Pending_hits = 983, Reservation_fails = 0
L2_cache_bank[5]: Access = 13669, Miss = 5996, Miss_rate = 0.439, Pending_hits = 922, Reservation_fails = 0
L2_cache_bank[6]: Access = 13540, Miss = 5960, Miss_rate = 0.440, Pending_hits = 929, Reservation_fails = 0
L2_cache_bank[7]: Access = 13669, Miss = 5980, Miss_rate = 0.437, Pending_hits = 936, Reservation_fails = 0
L2_cache_bank[8]: Access = 13538, Miss = 6024, Miss_rate = 0.445, Pending_hits = 970, Reservation_fails = 0
L2_cache_bank[9]: Access = 13669, Miss = 6040, Miss_rate = 0.442, Pending_hits = 988, Reservation_fails = 0
L2_cache_bank[10]: Access = 13541, Miss = 6000, Miss_rate = 0.443, Pending_hits = 925, Reservation_fails = 0
L2_cache_bank[11]: Access = 13672, Miss = 6064, Miss_rate = 0.444, Pending_hits = 958, Reservation_fails = 0
L2_cache_bank[12]: Access = 13543, Miss = 6012, Miss_rate = 0.444, Pending_hits = 981, Reservation_fails = 0
L2_cache_bank[13]: Access = 13669, Miss = 6028, Miss_rate = 0.441, Pending_hits = 979, Reservation_fails = 0
L2_cache_bank[14]: Access = 13540, Miss = 6004, Miss_rate = 0.443, Pending_hits = 965, Reservation_fails = 0
L2_cache_bank[15]: Access = 13669, Miss = 6052, Miss_rate = 0.443, Pending_hits = 951, Reservation_fails = 0
L2_cache_bank[16]: Access = 13547, Miss = 5992, Miss_rate = 0.442, Pending_hits = 940, Reservation_fails = 0
L2_cache_bank[17]: Access = 13670, Miss = 6024, Miss_rate = 0.441, Pending_hits = 969, Reservation_fails = 0
L2_cache_bank[18]: Access = 13541, Miss = 6036, Miss_rate = 0.446, Pending_hits = 946, Reservation_fails = 0
L2_cache_bank[19]: Access = 13664, Miss = 6028, Miss_rate = 0.441, Pending_hits = 940, Reservation_fails = 0
L2_cache_bank[20]: Access = 13537, Miss = 6024, Miss_rate = 0.445, Pending_hits = 879, Reservation_fails = 0
L2_cache_bank[21]: Access = 13670, Miss = 6036, Miss_rate = 0.442, Pending_hits = 987, Reservation_fails = 0
L2_cache_bank[22]: Access = 13542, Miss = 6020, Miss_rate = 0.445, Pending_hits = 944, Reservation_fails = 0
L2_cache_bank[23]: Access = 13670, Miss = 6036, Miss_rate = 0.442, Pending_hits = 980, Reservation_fails = 0
L2_cache_bank[24]: Access = 13547, Miss = 6000, Miss_rate = 0.443, Pending_hits = 924, Reservation_fails = 0
L2_cache_bank[25]: Access = 13670, Miss = 6048, Miss_rate = 0.442, Pending_hits = 968, Reservation_fails = 0
L2_cache_bank[26]: Access = 13541, Miss = 6016, Miss_rate = 0.444, Pending_hits = 951, Reservation_fails = 0
L2_cache_bank[27]: Access = 13664, Miss = 6072, Miss_rate = 0.444, Pending_hits = 999, Reservation_fails = 0
L2_cache_bank[28]: Access = 13537, Miss = 5996, Miss_rate = 0.443, Pending_hits = 1000, Reservation_fails = 0
L2_cache_bank[29]: Access = 13670, Miss = 6028, Miss_rate = 0.441, Pending_hits = 984, Reservation_fails = 0
L2_cache_bank[30]: Access = 13542, Miss = 6008, Miss_rate = 0.444, Pending_hits = 953, Reservation_fails = 0
L2_cache_bank[31]: Access = 13670, Miss = 6028, Miss_rate = 0.441, Pending_hits = 1003, Reservation_fails = 0
L2_cache_bank[32]: Access = 13538, Miss = 6004, Miss_rate = 0.443, Pending_hits = 943, Reservation_fails = 0
L2_cache_bank[33]: Access = 13669, Miss = 5984, Miss_rate = 0.438, Pending_hits = 1005, Reservation_fails = 0
L2_cache_bank[34]: Access = 13541, Miss = 6008, Miss_rate = 0.444, Pending_hits = 984, Reservation_fails = 0
L2_cache_bank[35]: Access = 13672, Miss = 5980, Miss_rate = 0.437, Pending_hits = 1021, Reservation_fails = 0
L2_cache_bank[36]: Access = 13543, Miss = 6000, Miss_rate = 0.443, Pending_hits = 985, Reservation_fails = 0
L2_cache_bank[37]: Access = 13669, Miss = 6016, Miss_rate = 0.440, Pending_hits = 911, Reservation_fails = 0
L2_cache_bank[38]: Access = 13540, Miss = 5964, Miss_rate = 0.440, Pending_hits = 942, Reservation_fails = 0
L2_cache_bank[39]: Access = 13669, Miss = 5988, Miss_rate = 0.438, Pending_hits = 955, Reservation_fails = 0
L2_cache_bank[40]: Access = 13538, Miss = 6024, Miss_rate = 0.445, Pending_hits = 921, Reservation_fails = 0
L2_cache_bank[41]: Access = 13669, Miss = 6052, Miss_rate = 0.443, Pending_hits = 980, Reservation_fails = 0
L2_cache_bank[42]: Access = 13541, Miss = 6012, Miss_rate = 0.444, Pending_hits = 932, Reservation_fails = 0
L2_cache_bank[43]: Access = 13672, Miss = 6080, Miss_rate = 0.445, Pending_hits = 993, Reservation_fails = 0
L2_cache_bank[44]: Access = 13543, Miss = 6012, Miss_rate = 0.444, Pending_hits = 972, Reservation_fails = 0
L2_cache_bank[45]: Access = 13669, Miss = 6032, Miss_rate = 0.441, Pending_hits = 992, Reservation_fails = 0
L2_cache_bank[46]: Access = 13540, Miss = 6016, Miss_rate = 0.444, Pending_hits = 982, Reservation_fails = 0
L2_cache_bank[47]: Access = 13669, Miss = 6040, Miss_rate = 0.442, Pending_hits = 946, Reservation_fails = 0
L2_cache_bank[48]: Access = 13547, Miss = 5996, Miss_rate = 0.443, Pending_hits = 930, Reservation_fails = 0
L2_cache_bank[49]: Access = 13670, Miss = 6028, Miss_rate = 0.441, Pending_hits = 960, Reservation_fails = 0
L2_cache_bank[50]: Access = 13541, Miss = 6044, Miss_rate = 0.446, Pending_hits = 946, Reservation_fails = 0
L2_cache_bank[51]: Access = 13664, Miss = 6028, Miss_rate = 0.441, Pending_hits = 940, Reservation_fails = 0
L2_cache_bank[52]: Access = 13537, Miss = 6048, Miss_rate = 0.447, Pending_hits = 900, Reservation_fails = 0
L2_cache_bank[53]: Access = 13670, Miss = 6052, Miss_rate = 0.443, Pending_hits = 991, Reservation_fails = 0
L2_cache_bank[54]: Access = 13542, Miss = 6016, Miss_rate = 0.444, Pending_hits = 961, Reservation_fails = 0
L2_cache_bank[55]: Access = 13670, Miss = 6044, Miss_rate = 0.442, Pending_hits = 994, Reservation_fails = 0
L2_cache_bank[56]: Access = 13547, Miss = 6000, Miss_rate = 0.443, Pending_hits = 953, Reservation_fails = 0
L2_cache_bank[57]: Access = 13670, Miss = 6060, Miss_rate = 0.443, Pending_hits = 972, Reservation_fails = 0
L2_cache_bank[58]: Access = 13541, Miss = 6012, Miss_rate = 0.444, Pending_hits = 958, Reservation_fails = 0
L2_cache_bank[59]: Access = 13664, Miss = 6076, Miss_rate = 0.445, Pending_hits = 1012, Reservation_fails = 0
L2_cache_bank[60]: Access = 13537, Miss = 5992, Miss_rate = 0.443, Pending_hits = 982, Reservation_fails = 0
L2_cache_bank[61]: Access = 13670, Miss = 6044, Miss_rate = 0.442, Pending_hits = 974, Reservation_fails = 0
L2_cache_bank[62]: Access = 13542, Miss = 6008, Miss_rate = 0.444, Pending_hits = 981, Reservation_fails = 0
L2_cache_bank[63]: Access = 13670, Miss = 6036, Miss_rate = 0.442, Pending_hits = 1021, Reservation_fails = 0
L2_total_cache_accesses = 870728
L2_total_cache_misses = 385236
L2_total_cache_miss_rate = 0.4424
L2_total_cache_pending_hits = 61683
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 423809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 61683
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 157599
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 61683
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 142336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 757307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 175104
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.264
L2_cache_fill_port_util = 0.124

icnt_total_pkts_mem_to_simt=870728
icnt_total_pkts_simt_to_mem=870728
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 870728
Req_Network_cycles = 26564
Req_Network_injected_packets_per_cycle =      32.7785 
Req_Network_conflicts_per_cycle =      29.5157
Req_Network_conflicts_per_cycle_util =      38.7207
Req_Bank_Level_Parallism =      43.0010
Req_Network_in_buffer_full_per_cycle =     364.9130
Req_Network_in_buffer_avg_util =     336.3617
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.5122

Reply_Network_injected_packets_num = 870728
Reply_Network_cycles = 26564
Reply_Network_injected_packets_per_cycle =       32.7785
Reply_Network_conflicts_per_cycle =       18.0062
Reply_Network_conflicts_per_cycle_util =      23.7803
Reply_Bank_Level_Parallism =      43.2896
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.3996
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.4097
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 13 sec (2773 sec)
gpgpu_simulation_rate = 129887 (inst/sec)
gpgpu_simulation_rate = 9 (cycle/sec)
gpgpu_silicon_slowdown = 125777777x
GPGPU-Sim: *** exit detected ***
