$date
	Mon Jul 22 23:51:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top_module_tb $end
$var wire 8 ! Out_lo [7:0] $end
$var wire 8 " Out_hi [7:0] $end
$var reg 16 # A [15:0] $end
$scope module uut $end
$var wire 16 $ in [15:0] $end
$var wire 8 % out_lo [7:0] $end
$var wire 8 & out_hi [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010100 &
b10100100 %
b101010010100100 $
b101010010100100 #
b1010100 "
b10100100 !
$end
#160
