read -sv run_verilog_mid/adder_32b_18_82_1119479896021ee6cad36d314bb1f300.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_82_1119479896021ee6cad36d314bb1f300_yosys.v
