Analysis & Synthesis report for Gestos
Thu Feb 01 11:22:26 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Feb 01 11:22:26 2018               ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name               ; Gestos                                          ;
; Top-level Entity Name       ; Gestos                                          ;
; Family                      ; MAX V                                           ;
+-----------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 5M570ZF256C5       ;                    ;
; Top-level entity name                                                      ; Gestos             ; Gestos             ;
; Family name                                                                ; MAX V              ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+---------+
; Gestos.bdf                       ; yes             ; User Block Diagram/Schematic File  ; E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/Gestos.bdf ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Thu Feb 01 11:22:11 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Gestos -c Gestos
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file clock_div_10_mhz.vhd
    Info (12022): Found design unit 1: CLOCK_DIV_10_MHz-a File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/CLOCK_DIV_10_MHz.vhd Line: 18
    Info (12023): Found entity 1: CLOCK_DIV_10_MHz File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/CLOCK_DIV_10_MHz.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file antirebote.vhd
    Info (12022): Found design unit 1: ANTIREBOTE-a File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/ANTIREBOTE.vhd Line: 12
    Info (12023): Found entity 1: ANTIREBOTE File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/ANTIREBOTE.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file sumador.vhd
    Info (12022): Found design unit 1: sumador-comp File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/sumador.vhd Line: 12
    Info (12023): Found entity 1: sumador File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/sumador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regsost.vhd
    Info (12022): Found design unit 1: RegSost-sol File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/RegSost.vhd Line: 12
    Info (12023): Found entity 1: RegSost File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/RegSost.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux4a1.vhd
    Info (12022): Found design unit 1: Mux4a1-sol File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/Mux4a1.vhd Line: 11
    Info (12023): Found entity 1: Mux4a1 File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/Mux4a1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2a1.vhd
    Info (12022): Found design unit 1: Mux2a1-sol File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/Mux2a1.vhd Line: 11
    Info (12023): Found entity 1: Mux2a1 File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/Mux2a1.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file componentes.vhd
    Info (12022): Found design unit 1: componentes File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/componentes.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: comparador-sol File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/comparador.vhd Line: 10
    Info (12023): Found entity 1: comparador File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/comparador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bcd7seg.vhd
    Info (12022): Found design unit 1: BCD7Seg-sol File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/BCD7seg.vhd Line: 10
    Info (12023): Found entity 1: BCD7Seg File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/BCD7seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controlador.vhd
    Info (12022): Found design unit 1: Controlador-sol File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/Controlador.vhd Line: 14
    Info (12023): Found entity 1: Controlador File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/Controlador.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file gestos.bdf
    Info (12023): Found entity 1: Gestos
Info (12021): Found 2 design units, including 1 entities, in source file setpoint.vhd
    Info (12022): Found design unit 1: setpoint-sol File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/setpoint.vhd Line: 12
    Info (12023): Found entity 1: setpoint File: E:/Espol 2017-2/Digitales II/Proyecto/tarjeta/tarjeta/setpoint.vhd Line: 5
Info (12127): Elaborating entity "Gestos" for the top level hierarchy
Warning (275002): No superset bus at connection
Error (275024): Width mismatch in port "A[n-1..0]" of instance "inst" and type comparador -- source is ""PB_SIN_REBOTE" (ID ANTIREBOTE:inst12)"
Error (275024): Width mismatch in port "A[n-1..0]" of instance "inst3" and type comparador -- source is ""PB_SIN_REBOTE" (ID ANTIREBOTE:inst2)"
Error (275024): Width mismatch in port "PB_N" of instance "inst2" and type ANTIREBOTE -- source is ""Y[7..0]""
Error (275024): Width mismatch in port "PB_N" of instance "inst12" and type ANTIREBOTE -- source is ""X[7..0]""
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings
    Error: Peak virtual memory: 656 megabytes
    Error: Processing ended: Thu Feb 01 11:22:29 2018
    Error: Elapsed time: 00:00:18
    Error: Total CPU time (on all processors): 00:00:23


