library ieee;
use ieee.std_logic_1164.all;

entity reg64 is 
port( clr: in std_logic;
		clk: in std_logic;
		ren: in std_logic;
		rin: in std_logic_vector(63 downto 0);
		rout: out std_logic_vector(63 downto 0)
		);
end entity reg64;

architecture behavior of reg64 is 
begin
process (clk,clr)
	begin 
		if clr = '1' then	
			rout <= x"0000000000000000";
		elsif rising_edge(clk) then
			if ren = '1' then
				rout <= rin;
			end if;
		end if;
	end process;
END behavior;