{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539992335252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539992335258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 19 18:38:55 2018 " "Processing started: Fri Oct 19 18:38:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539992335258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1539992335258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SLC3 -c lab6_toplevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SLC3 -c lab6_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1539992335258 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1539992336470 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel_7_1200mv_85c_slow.svo C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel_7_1200mv_85c_slow.svo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1539992336682 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1539992336735 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel_7_1200mv_0c_slow.svo C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel_7_1200mv_0c_slow.svo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1539992336942 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1539992336993 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel_min_1200mv_0c_fast.svo C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel_min_1200mv_0c_fast.svo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1539992337217 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1539992337267 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel.svo C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel.svo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1539992337481 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel_7_1200mv_85c_v_slow.sdo C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1539992337657 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel_7_1200mv_0c_v_slow.sdo C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1539992337835 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel_min_1200mv_0c_v_fast.sdo C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1539992338026 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6_toplevel_v.sdo C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/ simulation " "Generated file lab6_toplevel_v.sdo in folder \"C:/Users/finnn/Documents/385/385_FPGA/Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1539992338291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539992338403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 19 18:38:58 2018 " "Processing ended: Fri Oct 19 18:38:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539992338403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539992338403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539992338403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1539992338403 ""}
