Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jan 23 14:13:26 2026
| Host         : Leptoput running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mmx_basys_timing_summary_routed.rpt -pb mmx_basys_timing_summary_routed.pb -rpx mmx_basys_timing_summary_routed.rpx -warn_on_violation
| Design       : mmx_basys
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.421        0.000                      0                  386        0.212        0.000                      0                  386        4.500        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.421        0.000                      0                  365        0.212        0.000                      0                  365        4.500        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.048        0.000                      0                   21        0.699        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_3/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.606ns (12.869%)  route 4.103ns (87.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 r  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         3.193     9.854    alu_comp/pmul_comp/lane_3/AR[0]
    SLICE_X12Y27         FDRE                                         r  alu_comp/pmul_comp/lane_3/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.436    14.777    alu_comp/pmul_comp/lane_3/CLK
    SLICE_X12Y27         FDRE                                         r  alu_comp/pmul_comp/lane_3/count_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y27         FDRE (Setup_fdre_C_R)       -0.726    14.276    alu_comp/pmul_comp/lane_3/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_3/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.606ns (12.869%)  route 4.103ns (87.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 r  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         3.193     9.854    alu_comp/pmul_comp/lane_3/AR[0]
    SLICE_X12Y27         FDRE                                         r  alu_comp/pmul_comp/lane_3/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.436    14.777    alu_comp/pmul_comp/lane_3/CLK
    SLICE_X12Y27         FDRE                                         r  alu_comp/pmul_comp/lane_3/count_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y27         FDRE (Setup_fdre_C_R)       -0.726    14.276    alu_comp/pmul_comp/lane_3/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_3/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.606ns (12.869%)  route 4.103ns (87.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 r  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         3.193     9.854    alu_comp/pmul_comp/lane_3/AR[0]
    SLICE_X12Y27         FDRE                                         r  alu_comp/pmul_comp/lane_3/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.436    14.777    alu_comp/pmul_comp/lane_3/CLK
    SLICE_X12Y27         FDRE                                         r  alu_comp/pmul_comp/lane_3/count_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y27         FDRE (Setup_fdre_C_R)       -0.726    14.276    alu_comp/pmul_comp/lane_3/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_3/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.606ns (12.869%)  route 4.103ns (87.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 r  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         3.193     9.854    alu_comp/pmul_comp/lane_3/AR[0]
    SLICE_X12Y27         FDRE                                         r  alu_comp/pmul_comp/lane_3/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.436    14.777    alu_comp/pmul_comp/lane_3/CLK
    SLICE_X12Y27         FDRE                                         r  alu_comp/pmul_comp/lane_3/count_reg[3]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y27         FDRE (Setup_fdre_C_R)       -0.726    14.276    alu_comp/pmul_comp/lane_3/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_3/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.606ns (13.258%)  route 3.965ns (86.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 r  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         3.054     9.716    alu_comp/pmul_comp/lane_3/AR[0]
    SLICE_X12Y26         FDSE                                         r  alu_comp/pmul_comp/lane_3/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.435    14.776    alu_comp/pmul_comp/lane_3/CLK
    SLICE_X12Y26         FDSE                                         r  alu_comp/pmul_comp/lane_3/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y26         FDSE (Setup_fdse_C_S)       -0.726    14.275    alu_comp/pmul_comp/lane_3/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  4.559    

Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_3/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.606ns (13.258%)  route 3.965ns (86.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 r  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         3.054     9.716    alu_comp/pmul_comp/lane_3/AR[0]
    SLICE_X12Y26         FDRE                                         r  alu_comp/pmul_comp/lane_3/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.435    14.776    alu_comp/pmul_comp/lane_3/CLK
    SLICE_X12Y26         FDRE                                         r  alu_comp/pmul_comp/lane_3/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y26         FDRE (Setup_fdre_C_R)       -0.726    14.275    alu_comp/pmul_comp/lane_3/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  4.559    

Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_3/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.606ns (13.258%)  route 3.965ns (86.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 r  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         3.054     9.716    alu_comp/pmul_comp/lane_3/AR[0]
    SLICE_X12Y26         FDRE                                         r  alu_comp/pmul_comp/lane_3/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.435    14.776    alu_comp/pmul_comp/lane_3/CLK
    SLICE_X12Y26         FDRE                                         r  alu_comp/pmul_comp/lane_3/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y26         FDRE (Setup_fdre_C_R)       -0.726    14.275    alu_comp/pmul_comp/lane_3/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  4.559    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_3/VALID_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.606ns (14.183%)  route 3.667ns (85.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 r  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         2.756     9.418    alu_comp/pmul_comp/lane_3/AR[0]
    SLICE_X11Y26         FDRE                                         r  alu_comp/pmul_comp/lane_3/VALID_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.436    14.777    alu_comp/pmul_comp/lane_3/CLK
    SLICE_X11Y26         FDRE                                         r  alu_comp/pmul_comp/lane_3/VALID_reg/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDRE (Setup_fdre_C_R)       -0.631    14.371    alu_comp/pmul_comp/lane_3/VALID_reg
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.606ns (15.425%)  route 3.323ns (84.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 r  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         2.412     9.074    alu_comp/pmul_comp/lane_4/AR[0]
    SLICE_X8Y24          FDSE                                         r  alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.433    14.774    alu_comp/pmul_comp/lane_4/CLK
    SLICE_X8Y24          FDSE                                         r  alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y24          FDSE (Setup_fdse_C_S)       -0.726    14.273    alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.606ns (15.425%)  route 3.323ns (84.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 r  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         2.412     9.074    alu_comp/pmul_comp/lane_4/AR[0]
    SLICE_X8Y24          FDRE                                         r  alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.433    14.774    alu_comp/pmul_comp/lane_4/CLK
    SLICE_X8Y24          FDRE                                         r  alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y24          FDRE (Setup_fdre_C_R)       -0.726    14.273    alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  5.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 debouncer_addr/Q1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_addr/Q2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.866%)  route 0.154ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.587     1.470    debouncer_addr/CLK
    SLICE_X4Y17          FDCE                                         r  debouncer_addr/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  debouncer_addr/Q1_reg/Q
                         net (fo=1, routed)           0.154     1.765    debouncer_addr/Q1
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.855     1.982    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y18          FDCE (Hold_fdce_C_D)         0.070     1.553    debouncer_addr/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 alu_comp/pmul_comp/lane_2/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_2/VALID_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.584     1.467    alu_comp/pmul_comp/lane_2/CLK
    SLICE_X5Y29          FDSE                                         r  alu_comp/pmul_comp/lane_2/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDSE (Prop_fdse_C_Q)         0.141     1.608 f  alu_comp/pmul_comp/lane_2/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.131     1.739    alu_comp/pmul_comp/lane_2/FSM_onehot_state_reg_n_0_[0]
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.045     1.784 r  alu_comp/pmul_comp/lane_2/VALID_i_1__1/O
                         net (fo=1, routed)           0.000     1.784    alu_comp/pmul_comp/lane_2/VALID_i_1__1_n_0
    SLICE_X4Y29          FDRE                                         r  alu_comp/pmul_comp/lane_2/VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.853     1.980    alu_comp/pmul_comp/lane_2/CLK
    SLICE_X4Y29          FDRE                                         r  alu_comp/pmul_comp/lane_2/VALID_reg/C
                         clock pessimism             -0.500     1.480    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.091     1.571    alu_comp/pmul_comp/lane_2/VALID_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 alu_comp/pmul_comp/lane_2/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.010%)  route 0.174ns (47.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.584     1.467    alu_comp/pmul_comp/lane_2/CLK
    SLICE_X5Y29          FDRE                                         r  alu_comp/pmul_comp/lane_2/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  alu_comp/pmul_comp/lane_2/FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.174     1.783    alu_comp/pmul_comp/lane_2/FSM_onehot_state_reg_n_0_[1]
    SLICE_X6Y29          LUT4 (Prop_lut4_I2_O)        0.048     1.831 r  alu_comp/pmul_comp/lane_2/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.831    alu_comp/pmul_comp/lane_2/count[2]
    SLICE_X6Y29          FDRE                                         r  alu_comp/pmul_comp/lane_2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.853     1.980    alu_comp/pmul_comp/lane_2/CLK
    SLICE_X6Y29          FDRE                                         r  alu_comp/pmul_comp/lane_2/count_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.131     1.612    alu_comp/pmul_comp/lane_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 alu_comp/pmul_comp/lane_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.585     1.468    alu_comp/pmul_comp/lane_0/CLK
    SLICE_X1Y27          FDRE                                         r  alu_comp/pmul_comp/lane_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  alu_comp/pmul_comp/lane_0/count_reg[2]/Q
                         net (fo=5, routed)           0.167     1.776    alu_comp/pmul_comp/lane_0/count_reg_n_0_[2]
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  alu_comp/pmul_comp/lane_0/FSM_onehot_state[2]_i_2/O
                         net (fo=1, routed)           0.000     1.821    alu_comp/pmul_comp/lane_0/FSM_onehot_state[2]_i_2_n_0
    SLICE_X2Y27          FDRE                                         r  alu_comp/pmul_comp/lane_0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.853     1.980    alu_comp/pmul_comp/lane_0/CLK
    SLICE_X2Y27          FDRE                                         r  alu_comp/pmul_comp/lane_0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.121     1.602    alu_comp/pmul_comp/lane_0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 alu_comp/pmul_comp/lane_2/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_2/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.611%)  route 0.174ns (48.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.584     1.467    alu_comp/pmul_comp/lane_2/CLK
    SLICE_X5Y29          FDRE                                         r  alu_comp/pmul_comp/lane_2/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  alu_comp/pmul_comp/lane_2/FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.174     1.783    alu_comp/pmul_comp/lane_2/FSM_onehot_state_reg_n_0_[1]
    SLICE_X6Y29          LUT3 (Prop_lut3_I1_O)        0.045     1.828 r  alu_comp/pmul_comp/lane_2/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.828    alu_comp/pmul_comp/lane_2/count[1]
    SLICE_X6Y29          FDRE                                         r  alu_comp/pmul_comp/lane_2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.853     1.980    alu_comp/pmul_comp/lane_2/CLK
    SLICE_X6Y29          FDRE                                         r  alu_comp/pmul_comp/lane_2/count_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121     1.602    alu_comp/pmul_comp/lane_2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 alu_comp/pmul_comp/lane_1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.580     1.463    alu_comp/pmul_comp/lane_1/CLK
    SLICE_X4Y25          FDRE                                         r  alu_comp/pmul_comp/lane_1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.128     1.591 f  alu_comp/pmul_comp/lane_1/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.091     1.682    alu_comp/pmul_comp/lane_1/FSM_onehot_state_reg_n_0_[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.099     1.781 r  alu_comp/pmul_comp/lane_1/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.781    alu_comp/pmul_comp/lane_1/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X4Y25          FDSE                                         r  alu_comp/pmul_comp/lane_1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.848     1.975    alu_comp/pmul_comp/lane_1/CLK
    SLICE_X4Y25          FDSE                                         r  alu_comp/pmul_comp/lane_1/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y25          FDSE (Hold_fdse_C_D)         0.092     1.555    alu_comp/pmul_comp/lane_1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 alu_comp/pmul_comp/lane_7/VALID_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_7/VALID_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.388%)  route 0.133ns (41.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.583     1.466    alu_comp/pmul_comp/lane_7/CLK
    SLICE_X4Y28          FDRE                                         r  alu_comp/pmul_comp/lane_7/VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  alu_comp/pmul_comp/lane_7/VALID_reg/Q
                         net (fo=2, routed)           0.133     1.740    alu_comp/pmul_comp/lane_7/lane_status_7
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.045     1.785 r  alu_comp/pmul_comp/lane_7/VALID_i_1__6/O
                         net (fo=1, routed)           0.000     1.785    alu_comp/pmul_comp/lane_7/VALID_i_1__6_n_0
    SLICE_X4Y28          FDRE                                         r  alu_comp/pmul_comp/lane_7/VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.852     1.979    alu_comp/pmul_comp/lane_7/CLK
    SLICE_X4Y28          FDRE                                         r  alu_comp/pmul_comp/lane_7/VALID_reg/C
                         clock pessimism             -0.513     1.466    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.092     1.558    alu_comp/pmul_comp/lane_7/VALID_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 alu_comp/pmul_comp/lane_1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.195%)  route 0.166ns (46.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.580     1.463    alu_comp/pmul_comp/lane_1/CLK
    SLICE_X4Y25          FDRE                                         r  alu_comp/pmul_comp/lane_1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  alu_comp/pmul_comp/lane_1/FSM_onehot_state_reg[1]/Q
                         net (fo=25, routed)          0.166     1.770    alu_comp/pmul_comp/lane_1/FSM_onehot_state_reg_n_0_[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.048     1.818 r  alu_comp/pmul_comp/lane_1/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    alu_comp/pmul_comp/lane_1/count[2]
    SLICE_X5Y25          FDRE                                         r  alu_comp/pmul_comp/lane_1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.848     1.975    alu_comp/pmul_comp/lane_1/CLK
    SLICE_X5Y25          FDRE                                         r  alu_comp/pmul_comp/lane_1/count_reg[2]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.107     1.583    alu_comp/pmul_comp/lane_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.553     1.436    alu_comp/pmul_comp/lane_4/CLK
    SLICE_X8Y24          FDSE                                         r  alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDSE (Prop_fdse_C_Q)         0.164     1.600 r  alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.149     1.749    alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg_n_0_[0]
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.045     1.794 r  alu_comp/pmul_comp/lane_4/FSM_onehot_state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.794    alu_comp/pmul_comp/lane_4/FSM_onehot_state[0]_i_1__3_n_0
    SLICE_X8Y24          FDSE                                         r  alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.820     1.947    alu_comp/pmul_comp/lane_4/CLK
    SLICE_X8Y24          FDSE                                         r  alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X8Y24          FDSE (Hold_fdse_C_D)         0.121     1.557    alu_comp/pmul_comp/lane_4/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 alu_comp/pmul_comp/lane_4/VALID_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/pmul_comp/lane_4/VALID_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.553     1.436    alu_comp/pmul_comp/lane_4/CLK
    SLICE_X8Y24          FDRE                                         r  alu_comp/pmul_comp/lane_4/VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  alu_comp/pmul_comp/lane_4/VALID_reg/Q
                         net (fo=2, routed)           0.149     1.749    alu_comp/pmul_comp/lane_4/lane_status_4
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.045     1.794 r  alu_comp/pmul_comp/lane_4/VALID_i_1__3/O
                         net (fo=1, routed)           0.000     1.794    alu_comp/pmul_comp/lane_4/VALID_i_1__3_n_0
    SLICE_X8Y24          FDRE                                         r  alu_comp/pmul_comp/lane_4/VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.820     1.947    alu_comp/pmul_comp/lane_4/CLK
    SLICE_X8Y24          FDRE                                         r  alu_comp/pmul_comp/lane_4/VALID_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.121     1.557    alu_comp/pmul_comp/lane_4/VALID_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    rom_addr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    rom_addr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    rom_addr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    rom_addr_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y25    alu_comp/BUSY_REG_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    alu_comp/DONE_REG_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    alu_comp/RES_REG_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y23    alu_comp/RES_REG_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y23    alu_comp/RES_REG_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    alu_comp/BUSY_REG_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    alu_comp/BUSY_REG_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    rom_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    alu_comp/BUSY_REG_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    alu_comp/BUSY_REG_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/DONE_REG_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.606ns (14.179%)  route 3.668ns (85.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         2.757     9.419    alu_comp/AR[0]
    SLICE_X0Y20          FDCE                                         f  alu_comp/DONE_REG_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.508    14.849    alu_comp/CLK
    SLICE_X0Y20          FDCE                                         r  alu_comp/DONE_REG_reg/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDCE (Recov_fdce_C_CLR)     -0.607    14.467    alu_comp/DONE_REG_reg
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.606ns (14.151%)  route 3.676ns (85.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         2.766     9.428    alu_comp/AR[0]
    SLICE_X2Y21          FDCE                                         f  alu_comp/RES_REG_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.507    14.848    alu_comp/CLK
    SLICE_X2Y21          FDCE                                         r  alu_comp/RES_REG_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.521    14.552    alu_comp/RES_REG_reg[3]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.606ns (14.151%)  route 3.676ns (85.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         2.766     9.428    alu_comp/AR[0]
    SLICE_X2Y21          FDCE                                         f  alu_comp/RES_REG_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.507    14.848    alu_comp/CLK
    SLICE_X2Y21          FDCE                                         r  alu_comp/RES_REG_reg[4]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y21          FDCE (Recov_fdce_C_CLR)     -0.521    14.552    alu_comp/RES_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.606ns (14.786%)  route 3.492ns (85.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         2.582     9.244    alu_comp/AR[0]
    SLICE_X6Y21          FDCE                                         f  alu_comp/RES_REG_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.505    14.846    alu_comp/CLK
    SLICE_X6Y21          FDCE                                         r  alu_comp/RES_REG_reg[12]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y21          FDCE (Recov_fdce_C_CLR)     -0.521    14.563    alu_comp/RES_REG_reg[12]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/BUSY_REG_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.606ns (16.190%)  route 3.137ns (83.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         2.227     8.888    alu_comp/AR[0]
    SLICE_X8Y25          FDCE                                         f  alu_comp/BUSY_REG_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.433    14.774    alu_comp/CLK
    SLICE_X8Y25          FDCE                                         r  alu_comp/BUSY_REG_reg/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y25          FDCE (Recov_fdce_C_CLR)     -0.521    14.478    alu_comp/BUSY_REG_reg
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/START_PMUL_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.606ns (16.190%)  route 3.137ns (83.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         2.227     8.888    alu_comp/AR[0]
    SLICE_X8Y25          FDCE                                         f  alu_comp/START_PMUL_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.433    14.774    alu_comp/CLK
    SLICE_X8Y25          FDCE                                         r  alu_comp/START_PMUL_reg/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y25          FDCE (Recov_fdce_C_CLR)     -0.521    14.478    alu_comp/START_PMUL_reg
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.606ns (16.469%)  route 3.074ns (83.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         2.163     8.825    alu_comp/AR[0]
    SLICE_X6Y22          FDCE                                         f  alu_comp/RES_REG_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.503    14.844    alu_comp/CLK
    SLICE_X6Y22          FDCE                                         r  alu_comp/RES_REG_reg[13]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y22          FDCE (Recov_fdce_C_CLR)     -0.521    14.561    alu_comp/RES_REG_reg[13]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.606ns (16.469%)  route 3.074ns (83.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         2.163     8.825    alu_comp/AR[0]
    SLICE_X6Y22          FDCE                                         f  alu_comp/RES_REG_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.503    14.844    alu_comp/CLK
    SLICE_X6Y22          FDCE                                         r  alu_comp/RES_REG_reg[15]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y22          FDCE (Recov_fdce_C_CLR)     -0.521    14.561    alu_comp/RES_REG_reg[15]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.606ns (16.494%)  route 3.068ns (83.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         2.158     8.819    alu_comp/AR[0]
    SLICE_X6Y23          FDCE                                         f  alu_comp/RES_REG_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.502    14.843    alu_comp/CLK
    SLICE_X6Y23          FDCE                                         r  alu_comp/RES_REG_reg[11]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y23          FDCE (Recov_fdce_C_CLR)     -0.521    14.560    alu_comp/RES_REG_reg[11]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 debouncer_addr/Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.606ns (16.494%)  route 3.068ns (83.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624     5.145    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  debouncer_addr/Q2_reg/Q
                         net (fo=3, routed)           0.910     6.512    debouncer_addr/Q2
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.150     6.662 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         2.158     8.819    alu_comp/AR[0]
    SLICE_X6Y23          FDCE                                         f  alu_comp/RES_REG_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.502    14.843    alu_comp/CLK
    SLICE_X6Y23          FDCE                                         r  alu_comp/RES_REG_reg[9]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y23          FDCE (Recov_fdce_C_CLR)     -0.521    14.560    alu_comp/RES_REG_reg[9]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  5.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 debouncer_addr/Q3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.185ns (32.005%)  route 0.393ns (67.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.586     1.469    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  debouncer_addr/Q3_reg/Q
                         net (fo=2, routed)           0.221     1.831    debouncer_addr/Q3
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.044     1.875 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         0.172     2.047    alu_comp/AR[0]
    SLICE_X1Y22          FDCE                                         f  alu_comp/RES_REG_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.853     1.980    alu_comp/CLK
    SLICE_X1Y22          FDCE                                         r  alu_comp/RES_REG_reg[1]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X1Y22          FDCE (Remov_fdce_C_CLR)     -0.154     1.348    alu_comp/RES_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 debouncer_addr/Q3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.185ns (29.930%)  route 0.433ns (70.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.586     1.469    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  debouncer_addr/Q3_reg/Q
                         net (fo=2, routed)           0.221     1.831    debouncer_addr/Q3
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.044     1.875 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         0.212     2.087    alu_comp/AR[0]
    SLICE_X4Y21          FDCE                                         f  alu_comp/RES_REG_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.852     1.979    alu_comp/CLK
    SLICE_X4Y21          FDCE                                         r  alu_comp/RES_REG_reg[2]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.154     1.326    alu_comp/RES_REG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 debouncer_addr/Q3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.185ns (27.325%)  route 0.492ns (72.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.586     1.469    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  debouncer_addr/Q3_reg/Q
                         net (fo=2, routed)           0.221     1.831    debouncer_addr/Q3
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.044     1.875 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         0.271     2.146    alu_comp/AR[0]
    SLICE_X5Y22          FDCE                                         f  alu_comp/RES_REG_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.851     1.978    alu_comp/CLK
    SLICE_X5Y22          FDCE                                         r  alu_comp/RES_REG_reg[14]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y22          FDCE (Remov_fdce_C_CLR)     -0.154     1.325    alu_comp/RES_REG_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 debouncer_addr/Q3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[56]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.185ns (27.325%)  route 0.492ns (72.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.586     1.469    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  debouncer_addr/Q3_reg/Q
                         net (fo=2, routed)           0.221     1.831    debouncer_addr/Q3
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.044     1.875 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         0.271     2.146    alu_comp/AR[0]
    SLICE_X5Y22          FDCE                                         f  alu_comp/RES_REG_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.851     1.978    alu_comp/CLK
    SLICE_X5Y22          FDCE                                         r  alu_comp/RES_REG_reg[56]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y22          FDCE (Remov_fdce_C_CLR)     -0.154     1.325    alu_comp/RES_REG_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 debouncer_addr/Q3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[63]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.185ns (27.325%)  route 0.492ns (72.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.586     1.469    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  debouncer_addr/Q3_reg/Q
                         net (fo=2, routed)           0.221     1.831    debouncer_addr/Q3
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.044     1.875 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         0.271     2.146    alu_comp/AR[0]
    SLICE_X5Y22          FDCE                                         f  alu_comp/RES_REG_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.851     1.978    alu_comp/CLK
    SLICE_X5Y22          FDCE                                         r  alu_comp/RES_REG_reg[63]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y22          FDCE (Remov_fdce_C_CLR)     -0.154     1.325    alu_comp/RES_REG_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 debouncer_addr/Q3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.185ns (24.658%)  route 0.565ns (75.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.586     1.469    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  debouncer_addr/Q3_reg/Q
                         net (fo=2, routed)           0.221     1.831    debouncer_addr/Q3
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.044     1.875 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         0.344     2.219    alu_comp/AR[0]
    SLICE_X5Y23          FDCE                                         f  alu_comp/RES_REG_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.849     1.976    alu_comp/CLK
    SLICE_X5Y23          FDCE                                         r  alu_comp/RES_REG_reg[10]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y23          FDCE (Remov_fdce_C_CLR)     -0.154     1.323    alu_comp/RES_REG_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 debouncer_addr/Q3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.185ns (24.658%)  route 0.565ns (75.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.586     1.469    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  debouncer_addr/Q3_reg/Q
                         net (fo=2, routed)           0.221     1.831    debouncer_addr/Q3
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.044     1.875 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         0.344     2.219    alu_comp/AR[0]
    SLICE_X5Y23          FDCE                                         f  alu_comp/RES_REG_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.849     1.976    alu_comp/CLK
    SLICE_X5Y23          FDCE                                         r  alu_comp/RES_REG_reg[6]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y23          FDCE (Remov_fdce_C_CLR)     -0.154     1.323    alu_comp/RES_REG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 debouncer_addr/Q3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.185ns (24.658%)  route 0.565ns (75.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.586     1.469    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  debouncer_addr/Q3_reg/Q
                         net (fo=2, routed)           0.221     1.831    debouncer_addr/Q3
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.044     1.875 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         0.344     2.219    alu_comp/AR[0]
    SLICE_X5Y23          FDCE                                         f  alu_comp/RES_REG_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.849     1.976    alu_comp/CLK
    SLICE_X5Y23          FDCE                                         r  alu_comp/RES_REG_reg[8]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y23          FDCE (Remov_fdce_C_CLR)     -0.154     1.323    alu_comp/RES_REG_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 debouncer_addr/Q3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.185ns (21.100%)  route 0.692ns (78.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.586     1.469    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  debouncer_addr/Q3_reg/Q
                         net (fo=2, routed)           0.221     1.831    debouncer_addr/Q3
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.044     1.875 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         0.471     2.346    alu_comp/AR[0]
    SLICE_X3Y23          FDCE                                         f  alu_comp/RES_REG_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.851     1.978    alu_comp/CLK
    SLICE_X3Y23          FDCE                                         r  alu_comp/RES_REG_reg[0]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X3Y23          FDCE (Remov_fdce_C_CLR)     -0.154     1.346    alu_comp/RES_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 debouncer_addr/Q3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_comp/RES_REG_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.185ns (21.100%)  route 0.692ns (78.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.586     1.469    debouncer_addr/CLK
    SLICE_X4Y18          FDCE                                         r  debouncer_addr/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  debouncer_addr/Q3_reg/Q
                         net (fo=2, routed)           0.221     1.831    debouncer_addr/Q3
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.044     1.875 f  debouncer_addr/FSM_onehot_state[2]_i_1__6/O
                         net (fo=124, routed)         0.471     2.346    alu_comp/AR[0]
    SLICE_X3Y23          FDCE                                         f  alu_comp/RES_REG_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.851     1.978    alu_comp/CLK
    SLICE_X3Y23          FDCE                                         r  alu_comp/RES_REG_reg[5]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X3Y23          FDCE (Remov_fdce_C_CLR)     -0.154     1.346    alu_comp/RES_REG_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  1.000    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.503ns  (logic 4.961ns (43.129%)  route 6.542ns (56.871%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  SW_IBUF[14]_inst/O
                         net (fo=25, routed)          6.542     7.997    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.503 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.503    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.913ns  (logic 4.957ns (45.423%)  route 5.956ns (54.577%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=26, routed)          5.956     7.412    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    10.913 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.913    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.818ns  (logic 1.426ns (37.353%)  route 2.392ns (62.647%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=26, routed)          2.392     2.616    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.818 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.818    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.019ns  (logic 1.431ns (35.598%)  route 2.588ns (64.402%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  SW_IBUF[14]_inst/O
                         net (fo=25, routed)          2.588     2.811    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     4.019 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.019    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_comp/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.090ns  (logic 4.388ns (48.274%)  route 4.702ns (51.726%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.622     5.143    display_comp/CLK
    SLICE_X6Y20          FDRE                                         r  display_comp/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  display_comp/count_reg[14]/Q
                         net (fo=14, routed)          1.352     7.013    display_comp/p_0_in[0]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.153     7.166 r  display_comp/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.350    10.516    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.717    14.234 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.234    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.862ns  (logic 4.165ns (47.000%)  route 4.697ns (53.000%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.622     5.143    display_comp/CLK
    SLICE_X6Y20          FDRE                                         r  display_comp/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  display_comp/count_reg[14]/Q
                         net (fo=14, routed)          1.352     7.013    display_comp/p_0_in[0]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.124     7.137 r  display_comp/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.345    10.482    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.005 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.005    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.833ns  (logic 4.145ns (46.923%)  route 4.688ns (53.077%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.622     5.143    display_comp/CLK
    SLICE_X6Y20          FDRE                                         r  display_comp/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  display_comp/count_reg[15]/Q
                         net (fo=13, routed)          1.430     7.091    display_comp/p_0_in[1]
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.124     7.215 r  display_comp/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.259    10.474    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.977 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.977    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.610ns  (logic 4.393ns (51.024%)  route 4.217ns (48.976%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.622     5.143    display_comp/CLK
    SLICE_X6Y20          FDRE                                         r  display_comp/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.518     5.661 r  display_comp/count_reg[15]/Q
                         net (fo=13, routed)          1.430     7.091    display_comp/p_0_in[1]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.152     7.243 r  display_comp/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.787    10.030    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.723    13.753 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.753    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.686ns  (logic 4.179ns (54.371%)  route 3.507ns (45.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.478     5.624 r  rom_addr_reg[1]/Q
                         net (fo=59, routed)          3.507     9.131    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.701    12.832 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.832    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/cat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.582ns  (logic 4.029ns (53.138%)  route 3.553ns (46.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.555     5.076    display_comp/CLK
    SLICE_X8Y21          FDRE                                         r  display_comp/cat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  display_comp/cat_reg[0]/Q
                         net (fo=1, routed)           3.553     9.147    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.658 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.658    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/cat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.540ns  (logic 4.038ns (53.555%)  route 3.502ns (46.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.555     5.076    display_comp/CLK
    SLICE_X8Y21          FDRE                                         r  display_comp/cat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  display_comp/cat_reg[4]/Q
                         net (fo=1, routed)           3.502     9.096    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.616 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.616    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/cat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.531ns  (logic 4.184ns (55.562%)  route 3.346ns (44.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.555     5.076    display_comp/CLK
    SLICE_X8Y21          FDRE                                         r  display_comp/cat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.478     5.554 r  display_comp/cat_reg[2]/Q
                         net (fo=1, routed)           3.346     8.901    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.706    12.607 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.607    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/cat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.530ns  (logic 4.154ns (55.172%)  route 3.376ns (44.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.555     5.076    display_comp/CLK
    SLICE_X8Y21          FDRE                                         r  display_comp/cat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.478     5.554 r  display_comp/cat_reg[5]/Q
                         net (fo=1, routed)           3.376     8.930    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.676    12.606 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.606    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/cat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 4.049ns (54.930%)  route 3.323ns (45.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.555     5.076    display_comp/CLK
    SLICE_X8Y21          FDRE                                         r  display_comp/cat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 r  display_comp/cat_reg[6]/Q
                         net (fo=1, routed)           3.323     8.917    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.448 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.448    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.366ns (75.275%)  route 0.449ns (24.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.586     1.469    CLK_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  rom_addr_reg[2]/Q
                         net (fo=57, routed)          0.449     2.082    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.284 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.284    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.412ns (73.997%)  route 0.496ns (26.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.586     1.469    CLK_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.148     1.617 r  rom_addr_reg[3]/Q
                         net (fo=56, routed)          0.496     2.113    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.264     3.377 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.377    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_comp/DONE_REG_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.357ns (69.980%)  route 0.582ns (30.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.586     1.469    alu_comp/CLK
    SLICE_X0Y20          FDCE                                         r  alu_comp/DONE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  alu_comp/DONE_REG_reg/Q
                         net (fo=1, routed)           0.582     2.192    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.408 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.408    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.370ns (67.253%)  route 0.667ns (32.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.586     1.469    CLK_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  rom_addr_reg[0]/Q
                         net (fo=55, routed)          0.667     2.300    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.506 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.506    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_comp/BUSY_REG_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.374ns (61.566%)  route 0.858ns (38.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.553     1.436    alu_comp/CLK
    SLICE_X8Y25          FDCE                                         r  alu_comp/BUSY_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.164     1.600 r  alu_comp/BUSY_REG_reg/Q
                         net (fo=27, routed)          0.858     2.458    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.667 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.667    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/cat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.438ns (58.764%)  route 1.009ns (41.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.556     1.439    display_comp/CLK
    SLICE_X8Y21          FDRE                                         r  display_comp/cat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.148     1.587 r  display_comp/cat_reg[3]/Q
                         net (fo=1, routed)           1.009     2.596    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.290     3.887 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.887    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/cat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.394ns (55.618%)  route 1.112ns (44.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.556     1.439    display_comp/CLK
    SLICE_X8Y21          FDRE                                         r  display_comp/cat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  display_comp/cat_reg[1]/Q
                         net (fo=1, routed)           1.112     2.716    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.946 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.946    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/cat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.396ns (55.085%)  route 1.139ns (44.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.556     1.439    display_comp/CLK
    SLICE_X8Y21          FDRE                                         r  display_comp/cat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  display_comp/cat_reg[6]/Q
                         net (fo=1, routed)           1.139     2.742    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.974 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.974    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/cat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.407ns (54.137%)  route 1.192ns (45.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.556     1.439    display_comp/CLK
    SLICE_X8Y21          FDRE                                         r  display_comp/cat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.148     1.587 r  display_comp/cat_reg[5]/Q
                         net (fo=1, routed)           1.192     2.779    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.259     4.037 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.037    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/cat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.437ns (54.985%)  route 1.176ns (45.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.556     1.439    display_comp/CLK
    SLICE_X8Y21          FDRE                                         r  display_comp/cat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.148     1.587 r  display_comp/cat_reg[2]/Q
                         net (fo=1, routed)           1.176     2.764    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.289     4.053 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.053    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           195 Endpoints
Min Delay           195 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu_comp/RES_REG_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.707ns  (logic 2.058ns (23.639%)  route 6.648ns (76.361%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SW_IBUF[15]_inst/O
                         net (fo=26, routed)          5.021     6.477    alu_comp/DONE_REG_reg_0[5]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.152     6.629 r  alu_comp/RES_REG[7]_i_2/O
                         net (fo=7, routed)           1.224     7.854    alu_comp/pmul_comp/lane_0/RES_REG_reg[7]
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.326     8.180 r  alu_comp/pmul_comp/lane_0/RES_REG[0]_i_2/O
                         net (fo=1, routed)           0.403     8.583    alu_comp/pmul_comp/lane_0/RES_REG[0]_i_2_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.707 r  alu_comp/pmul_comp/lane_0/RES_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     8.707    alu_comp/p_1_in[0]
    SLICE_X3Y23          FDCE                                         r  alu_comp/RES_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.504     4.845    alu_comp/CLK
    SLICE_X3Y23          FDCE                                         r  alu_comp/RES_REG_reg[0]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu_comp/RES_REG_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.595ns  (logic 2.058ns (23.945%)  route 6.537ns (76.055%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SW_IBUF[15]_inst/O
                         net (fo=26, routed)          5.021     6.477    alu_comp/DONE_REG_reg_0[5]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.152     6.629 r  alu_comp/RES_REG[7]_i_2/O
                         net (fo=7, routed)           0.836     7.465    alu_comp/pmul_comp/lane_1/RES_REG_reg[12]_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I4_O)        0.326     7.791 r  alu_comp/pmul_comp/lane_1/RES_REG[12]_i_2/O
                         net (fo=1, routed)           0.680     8.471    alu_comp/pmul_comp/lane_1/RES_REG[12]_i_2_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124     8.595 r  alu_comp/pmul_comp/lane_1/RES_REG[12]_i_1/O
                         net (fo=1, routed)           0.000     8.595    alu_comp/p_1_in[12]
    SLICE_X6Y21          FDCE                                         r  alu_comp/RES_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.505     4.846    alu_comp/CLK
    SLICE_X6Y21          FDCE                                         r  alu_comp/RES_REG_reg[12]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu_comp/RES_REG_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.567ns  (logic 1.828ns (21.339%)  route 6.739ns (78.661%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=26, routed)          5.021     6.477    alu_comp/DONE_REG_reg_0[5]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124     6.601 f  alu_comp/RES_REG[14]_i_2/O
                         net (fo=8, routed)           1.038     7.639    alu_comp/pmul_comp/lane_1/RES_REG_reg[14]
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  alu_comp/pmul_comp/lane_1/RES_REG[13]_i_2/O
                         net (fo=1, routed)           0.680     8.443    alu_comp/pmul_comp/lane_1/RES_REG[13]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124     8.567 r  alu_comp/pmul_comp/lane_1/RES_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     8.567    alu_comp/p_1_in[13]
    SLICE_X6Y22          FDCE                                         r  alu_comp/RES_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.503     4.844    alu_comp/CLK
    SLICE_X6Y22          FDCE                                         r  alu_comp/RES_REG_reg[13]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu_comp/RES_REG_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.429ns  (logic 1.828ns (21.688%)  route 6.601ns (78.312%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=26, routed)          4.746     6.202    alu_comp/DONE_REG_reg_0[5]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.326 r  alu_comp/RES_REG[63]_i_1/O
                         net (fo=11, routed)          1.285     7.611    alu_comp/p_1_in[63]
    SLICE_X1Y21          LUT5 (Prop_lut5_I1_O)        0.124     7.735 r  alu_comp/RES_REG[4]_i_2/O
                         net (fo=1, routed)           0.570     8.305    alu_comp/pmul_comp/lane_0/RES_REG_reg[4]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.124     8.429 r  alu_comp/pmul_comp/lane_0/RES_REG[4]_i_1/O
                         net (fo=1, routed)           0.000     8.429    alu_comp/p_1_in[4]
    SLICE_X2Y21          FDCE                                         r  alu_comp/RES_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.507     4.848    alu_comp/CLK
    SLICE_X2Y21          FDCE                                         r  alu_comp/RES_REG_reg[4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu_comp/RES_REG_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.250ns  (logic 1.828ns (22.159%)  route 6.422ns (77.841%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=26, routed)          4.746     6.202    alu_comp/DONE_REG_reg_0[5]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.326 r  alu_comp/RES_REG[63]_i_1/O
                         net (fo=11, routed)          0.884     7.210    alu_comp/p_1_in[63]
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.124     7.334 r  alu_comp/RES_REG[7]_i_5/O
                         net (fo=3, routed)           0.792     8.126    alu_comp/pmul_comp/lane_0/RES_REG_reg[7]_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.250 r  alu_comp/pmul_comp/lane_0/RES_REG[5]_i_1/O
                         net (fo=1, routed)           0.000     8.250    alu_comp/p_1_in[5]
    SLICE_X3Y23          FDCE                                         r  alu_comp/RES_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.504     4.845    alu_comp/CLK
    SLICE_X3Y23          FDCE                                         r  alu_comp/RES_REG_reg[5]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu_comp/RES_REG_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.200ns  (logic 1.828ns (22.295%)  route 6.372ns (77.705%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=26, routed)          4.746     6.202    alu_comp/DONE_REG_reg_0[5]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.326 r  alu_comp/RES_REG[63]_i_1/O
                         net (fo=11, routed)          0.884     7.210    alu_comp/p_1_in[63]
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.124     7.334 r  alu_comp/RES_REG[7]_i_5/O
                         net (fo=3, routed)           0.742     8.076    alu_comp/pmul_comp/lane_0/RES_REG_reg[7]_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.200 r  alu_comp/pmul_comp/lane_0/RES_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     8.200    alu_comp/p_1_in[6]
    SLICE_X5Y23          FDCE                                         r  alu_comp/RES_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.502     4.843    alu_comp/CLK
    SLICE_X5Y23          FDCE                                         r  alu_comp/RES_REG_reg[6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu_comp/RES_REG_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.165ns  (logic 1.828ns (22.390%)  route 6.337ns (77.610%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=26, routed)          4.746     6.202    alu_comp/DONE_REG_reg_0[5]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.326 r  alu_comp/RES_REG[63]_i_1/O
                         net (fo=11, routed)          0.884     7.210    alu_comp/p_1_in[63]
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.124     7.334 r  alu_comp/RES_REG[7]_i_5/O
                         net (fo=3, routed)           0.707     8.041    alu_comp/pmul_comp/lane_0/RES_REG_reg[7]_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.165 r  alu_comp/pmul_comp/lane_0/RES_REG[7]_i_1/O
                         net (fo=1, routed)           0.000     8.165    alu_comp/p_1_in[7]
    SLICE_X3Y23          FDCE                                         r  alu_comp/RES_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.504     4.845    alu_comp/CLK
    SLICE_X3Y23          FDCE                                         r  alu_comp/RES_REG_reg[7]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu_comp/RES_REG_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.146ns  (logic 1.828ns (22.441%)  route 6.318ns (77.559%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=26, routed)          4.746     6.202    alu_comp/DONE_REG_reg_0[5]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.326 r  alu_comp/RES_REG[63]_i_1/O
                         net (fo=11, routed)          1.277     7.603    alu_comp/p_1_in[63]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.727 r  alu_comp/RES_REG[1]_i_2/O
                         net (fo=1, routed)           0.295     8.022    alu_comp/pmul_comp/lane_0/RES_REG_reg[1]_1
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  alu_comp/pmul_comp/lane_0/RES_REG[1]_i_1/O
                         net (fo=1, routed)           0.000     8.146    alu_comp/p_1_in[1]
    SLICE_X1Y22          FDCE                                         r  alu_comp/RES_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.505     4.846    alu_comp/CLK
    SLICE_X1Y22          FDCE                                         r  alu_comp/RES_REG_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            alu_comp/RES_REG_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.859ns  (logic 1.828ns (23.261%)  route 6.031ns (76.739%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SW_IBUF[15]_inst/O
                         net (fo=26, routed)          4.746     6.202    alu_comp/DONE_REG_reg_0[5]
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.326 r  alu_comp/RES_REG[63]_i_1/O
                         net (fo=11, routed)          1.120     7.446    alu_comp/p_1_in[63]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.570 r  alu_comp/RES_REG[3]_i_2/O
                         net (fo=1, routed)           0.165     7.735    alu_comp/pmul_comp/lane_0/RES_REG_reg[3]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.859 r  alu_comp/pmul_comp/lane_0/RES_REG[3]_i_1/O
                         net (fo=1, routed)           0.000     7.859    alu_comp/p_1_in[3]
    SLICE_X2Y21          FDCE                                         r  alu_comp/RES_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.507     4.848    alu_comp/CLK
    SLICE_X2Y21          FDCE                                         r  alu_comp/RES_REG_reg[3]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            alu_comp/RES_REG_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.859ns  (logic 1.703ns (21.673%)  route 6.155ns (78.327%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  SW_IBUF[14]_inst/O
                         net (fo=25, routed)          5.196     6.651    alu_comp/pmul_comp/lane_1/RES_REG_reg[10]_0[4]
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124     6.775 r  alu_comp/pmul_comp/lane_1/RES_REG[15]_i_2/O
                         net (fo=1, routed)           0.959     7.735    alu_comp/pmul_comp/lane_1/RES_REG[15]_i_2_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I0_O)        0.124     7.859 r  alu_comp/pmul_comp/lane_1/RES_REG[15]_i_1/O
                         net (fo=1, routed)           0.000     7.859    alu_comp/p_1_in[15]
    SLICE_X6Y22          FDCE                                         r  alu_comp/RES_REG_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.503     4.844    alu_comp/CLK
    SLICE_X6Y22          FDCE                                         r  alu_comp/RES_REG_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN
                            (input port)
  Destination:            debouncer_addr/Q1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.210ns (35.488%)  route 0.381ns (64.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN (IN)
                         net (fo=0)                   0.000     0.000    BTN
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_IBUF_inst/O
                         net (fo=1, routed)           0.381     0.590    debouncer_addr/BTN_IBUF
    SLICE_X4Y17          FDCE                                         r  debouncer_addr/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.856     1.983    debouncer_addr/CLK
    SLICE_X4Y17          FDCE                                         r  debouncer_addr/Q1_reg/C

Slack:                    inf
  Source:                 BTNRST
                            (input port)
  Destination:            debouncer_addr/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.219ns (30.446%)  route 0.501ns (69.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  BTNRST (IN)
                         net (fo=0)                   0.000     0.000    BTNRST
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  BTNRST_IBUF_inst/O
                         net (fo=25, routed)          0.501     0.720    debouncer_addr/BTNRST_IBUF
    SLICE_X5Y17          FDCE                                         f  debouncer_addr/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.856     1.983    debouncer_addr/CLK
    SLICE_X5Y17          FDCE                                         r  debouncer_addr/clk_counter_reg[0]/C

Slack:                    inf
  Source:                 BTNRST
                            (input port)
  Destination:            debouncer_addr/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.219ns (30.446%)  route 0.501ns (69.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  BTNRST (IN)
                         net (fo=0)                   0.000     0.000    BTNRST
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  BTNRST_IBUF_inst/O
                         net (fo=25, routed)          0.501     0.720    debouncer_addr/BTNRST_IBUF
    SLICE_X5Y17          FDCE                                         f  debouncer_addr/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.856     1.983    debouncer_addr/CLK
    SLICE_X5Y17          FDCE                                         r  debouncer_addr/clk_counter_reg[1]/C

Slack:                    inf
  Source:                 BTNRST
                            (input port)
  Destination:            debouncer_addr/clk_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.219ns (30.446%)  route 0.501ns (69.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  BTNRST (IN)
                         net (fo=0)                   0.000     0.000    BTNRST
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  BTNRST_IBUF_inst/O
                         net (fo=25, routed)          0.501     0.720    debouncer_addr/BTNRST_IBUF
    SLICE_X5Y17          FDCE                                         f  debouncer_addr/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.856     1.983    debouncer_addr/CLK
    SLICE_X5Y17          FDCE                                         r  debouncer_addr/clk_counter_reg[2]/C

Slack:                    inf
  Source:                 BTNRST
                            (input port)
  Destination:            debouncer_addr/clk_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.219ns (30.446%)  route 0.501ns (69.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  BTNRST (IN)
                         net (fo=0)                   0.000     0.000    BTNRST
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  BTNRST_IBUF_inst/O
                         net (fo=25, routed)          0.501     0.720    debouncer_addr/BTNRST_IBUF
    SLICE_X5Y17          FDCE                                         f  debouncer_addr/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.856     1.983    debouncer_addr/CLK
    SLICE_X5Y17          FDCE                                         r  debouncer_addr/clk_counter_reg[3]/C

Slack:                    inf
  Source:                 BTNRST
                            (input port)
  Destination:            debouncer_addr/Q1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.219ns (30.263%)  route 0.505ns (69.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  BTNRST (IN)
                         net (fo=0)                   0.000     0.000    BTNRST
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  BTNRST_IBUF_inst/O
                         net (fo=25, routed)          0.505     0.725    debouncer_addr/BTNRST_IBUF
    SLICE_X4Y17          FDCE                                         f  debouncer_addr/Q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.856     1.983    debouncer_addr/CLK
    SLICE_X4Y17          FDCE                                         r  debouncer_addr/Q1_reg/C

Slack:                    inf
  Source:                 BTNRST
                            (input port)
  Destination:            debouncer_addr/clk_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.219ns (26.944%)  route 0.595ns (73.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  BTNRST (IN)
                         net (fo=0)                   0.000     0.000    BTNRST
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  BTNRST_IBUF_inst/O
                         net (fo=25, routed)          0.595     0.814    debouncer_addr/BTNRST_IBUF
    SLICE_X5Y18          FDCE                                         f  debouncer_addr/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.855     1.982    debouncer_addr/CLK
    SLICE_X5Y18          FDCE                                         r  debouncer_addr/clk_counter_reg[4]/C

Slack:                    inf
  Source:                 BTNRST
                            (input port)
  Destination:            debouncer_addr/clk_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.219ns (26.944%)  route 0.595ns (73.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  BTNRST (IN)
                         net (fo=0)                   0.000     0.000    BTNRST
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  BTNRST_IBUF_inst/O
                         net (fo=25, routed)          0.595     0.814    debouncer_addr/BTNRST_IBUF
    SLICE_X5Y18          FDCE                                         f  debouncer_addr/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.855     1.982    debouncer_addr/CLK
    SLICE_X5Y18          FDCE                                         r  debouncer_addr/clk_counter_reg[5]/C

Slack:                    inf
  Source:                 BTNRST
                            (input port)
  Destination:            debouncer_addr/clk_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.219ns (26.944%)  route 0.595ns (73.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  BTNRST (IN)
                         net (fo=0)                   0.000     0.000    BTNRST
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  BTNRST_IBUF_inst/O
                         net (fo=25, routed)          0.595     0.814    debouncer_addr/BTNRST_IBUF
    SLICE_X5Y18          FDCE                                         f  debouncer_addr/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.855     1.982    debouncer_addr/CLK
    SLICE_X5Y18          FDCE                                         r  debouncer_addr/clk_counter_reg[6]/C

Slack:                    inf
  Source:                 BTNRST
                            (input port)
  Destination:            debouncer_addr/clk_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.219ns (26.944%)  route 0.595ns (73.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  BTNRST (IN)
                         net (fo=0)                   0.000     0.000    BTNRST
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  BTNRST_IBUF_inst/O
                         net (fo=25, routed)          0.595     0.814    debouncer_addr/BTNRST_IBUF
    SLICE_X5Y18          FDCE                                         f  debouncer_addr/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.855     1.982    debouncer_addr/CLK
    SLICE_X5Y18          FDCE                                         r  debouncer_addr/clk_counter_reg[7]/C





