// Seed: 3318425521
module module_0 (
    input  wire id_0,
    input  tri  id_1,
    input  tri1 id_2,
    output tri1 id_3
);
  wire id_5;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  wor   id_2,
    output uwire id_3,
    output tri0  id_4,
    output wor   id_5,
    output wire  id_6,
    input  wor   id_7,
    input  wire  id_8,
    output uwire id_9
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_9
  );
  assign modCall_1.id_3 = 0;
  tri id_11;
  assign id_11 = 1;
  wire id_12;
  assign id_12 = id_1;
endmodule
