Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Tue Feb  3 21:27:29 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.159ns (3.002%)  route 5.137ns (96.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X19Y159        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y159        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/Q
                         net (fo=101, routed)         1.086     1.220    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_fu_518_reg[23]_0
    SLICE_X20Y150        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     1.282 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1/O
                         net (fo=192, routed)         4.051     5.333    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X19Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X19Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[4]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X19Y173        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[4]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.159ns (3.002%)  route 5.137ns (96.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X19Y159        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y159        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/Q
                         net (fo=101, routed)         1.086     1.220    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_fu_518_reg[23]_0
    SLICE_X20Y150        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     1.282 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1/O
                         net (fo=192, routed)         4.051     5.333    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X19Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X19Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[5]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X19Y173        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_61_fu_274_reg[5]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/rowC_7_U/ram_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 3.344ns (63.584%)  route 1.915ns (36.416%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 10.052 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.075     0.075    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/CLK
    DSP48E2_X2Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X2Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.553     3.492    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/trunc_ln5_fu_1409_p4[7]
    SLICE_X28Y170        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     3.642 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     3.670    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9_n_3
    SLICE_X28Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.693 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.721    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2_n_3
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6/O[7]
                         net (fo=24, routed)          0.461     4.328    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_5_fu_1445_p3
    SLICE_X27Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.505 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1/O
                         net (fo=8, routed)           0.830     5.334    bd_0_i/hls_inst/inst/rowC_7_U/ram_reg_0_7_20_20/D
    SLICE_X20Y174        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_7_U/ram_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.052    10.052    bd_0_i/hls_inst/inst/rowC_7_U/ram_reg_0_7_20_20/WCLK
    SLICE_X20Y174        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_7_U/ram_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X20Y174        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     9.930    bd_0_i/hls_inst/inst/rowC_7_U/ram_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.159ns (3.022%)  route 5.103ns (96.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X19Y159        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y159        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/Q
                         net (fo=101, routed)         1.086     1.220    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_fu_518_reg[23]_0
    SLICE_X20Y150        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     1.282 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1/O
                         net (fo=192, routed)         4.017     5.299    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X16Y174        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X16Y174        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[8]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X16Y174        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[8]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/rowC_6_U/ram_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 3.344ns (64.150%)  route 1.869ns (35.850%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 10.052 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.075     0.075    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/CLK
    DSP48E2_X2Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X2Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.553     3.492    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/trunc_ln5_fu_1409_p4[7]
    SLICE_X28Y170        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     3.642 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     3.670    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9_n_3
    SLICE_X28Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.693 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.721    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2_n_3
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6/O[7]
                         net (fo=24, routed)          0.461     4.328    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_5_fu_1445_p3
    SLICE_X27Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.505 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1/O
                         net (fo=8, routed)           0.783     5.288    bd_0_i/hls_inst/inst/rowC_6_U/ram_reg_0_7_20_20/D
    SLICE_X24Y177        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_6_U/ram_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.052    10.052    bd_0_i/hls_inst/inst/rowC_6_U/ram_reg_0_7_20_20/WCLK
    SLICE_X24Y177        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_6_U/ram_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X24Y177        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     9.930    bd_0_i/hls_inst/inst/rowC_6_U/ram_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/rowC_U/ram_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 3.344ns (64.254%)  route 1.860ns (35.746%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 10.052 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.075     0.075    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/CLK
    DSP48E2_X2Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X2Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.553     3.492    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/trunc_ln5_fu_1409_p4[7]
    SLICE_X28Y170        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     3.642 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     3.670    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9_n_3
    SLICE_X28Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.693 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.721    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2_n_3
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6/O[7]
                         net (fo=24, routed)          0.461     4.328    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_5_fu_1445_p3
    SLICE_X27Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.505 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1/O
                         net (fo=8, routed)           0.775     5.279    bd_0_i/hls_inst/inst/rowC_U/ram_reg_0_7_20_20/D
    SLICE_X20Y175        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_U/ram_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.052    10.052    bd_0_i/hls_inst/inst/rowC_U/ram_reg_0_7_20_20/WCLK
    SLICE_X20Y175        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_U/ram_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X20Y175        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     9.930    bd_0_i/hls_inst/inst/rowC_U/ram_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/rowC_1_U/ram_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 3.344ns (64.260%)  route 1.860ns (35.740%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 10.052 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.075     0.075    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/CLK
    DSP48E2_X2Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X2Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.553     3.492    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/trunc_ln5_fu_1409_p4[7]
    SLICE_X28Y170        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     3.642 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     3.670    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9_n_3
    SLICE_X28Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.693 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.721    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2_n_3
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6/O[7]
                         net (fo=24, routed)          0.461     4.328    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_5_fu_1445_p3
    SLICE_X27Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.505 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1/O
                         net (fo=8, routed)           0.774     5.279    bd_0_i/hls_inst/inst/rowC_1_U/ram_reg_0_7_20_20/D
    SLICE_X20Y176        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_1_U/ram_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.052    10.052    bd_0_i/hls_inst/inst/rowC_1_U/ram_reg_0_7_20_20/WCLK
    SLICE_X20Y176        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_1_U/ram_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X20Y176        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     9.930    bd_0_i/hls_inst/inst/rowC_1_U/ram_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/rowC_5_U/ram_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 3.344ns (64.959%)  route 1.804ns (35.041%))
  Logic Levels:           11  (CARRY8=3 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 10.052 - 10.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.075     0.075    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/CLK
    DSP48E2_X2Y68        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y68        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y68        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y68        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y68        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y68        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y68        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.100    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/PCIN[47]
    DSP48E2_X2Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.698     2.798 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     2.798    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X2Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     2.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.553     3.492    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/trunc_ln5_fu_1409_p4[7]
    SLICE_X28Y170        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     3.642 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     3.670    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_9_n_3
    SLICE_X28Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.693 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.721    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_8_8_i_2_n_3
    SLICE_X28Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.867 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_0_0_i_6/O[7]
                         net (fo=24, routed)          0.461     4.328    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/tmp_5_fu_1445_p3
    SLICE_X27Y173        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     4.505 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_fu_1125/mul_24s_24s_48_1_1_U248/ram_reg_0_7_20_20_i_1/O
                         net (fo=8, routed)           0.718     5.223    bd_0_i/hls_inst/inst/rowC_5_U/ram_reg_0_7_20_20/D
    SLICE_X20Y177        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_5_U/ram_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.052    10.052    bd_0_i/hls_inst/inst/rowC_5_U/ram_reg_0_7_20_20/WCLK
    SLICE_X20Y177        RAMS32                                       r  bd_0_i/hls_inst/inst/rowC_5_U/ram_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000    10.052    
                         clock uncertainty           -0.035    10.017    
    SLICE_X20Y177        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     9.930    bd_0_i/hls_inst/inst/rowC_5_U/ram_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.159ns (3.092%)  route 4.984ns (96.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X19Y159        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y159        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/Q
                         net (fo=101, routed)         1.086     1.220    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_fu_518_reg[23]_0
    SLICE_X20Y150        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     1.282 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1/O
                         net (fo=192, routed)         3.898     5.180    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X16Y171        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X16Y171        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[0]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X16Y171        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[0]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.159ns (3.092%)  route 4.984ns (96.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X19Y159        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y159        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/b_reg_6267_pp0_iter41_reg_reg[1]__0/Q
                         net (fo=101, routed)         1.086     1.220    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_fu_518_reg[23]_0
    SLICE_X20Y150        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     1.282 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U/col_sum_56_fu_294[23]_i_1/O
                         net (fo=192, routed)         3.898     5.180    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X16Y171        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24408, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/ap_clk
    SLICE_X16Y171        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[12]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X16Y171        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_58_4_fu_891/col_sum_60_fu_278_reg[12]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                  4.739    




