# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition
# Date created = 11:18:53  June 29, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		testNeuralNet01_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY testNeuralNet01
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:18:53  JUNE 29, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"



# clock
set_location_assignment PIN_R8 -to CLOCK_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50

# RST
set_location_assignment PIN_J15 -to RST_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to RST_N

# Key
set_location_assignment PIN_E1 -to KEY
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY

# Button.
set_location_assignment PIN_J13 -to BUTTON01
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON01

# LED
set_location_assignment PIN_A15 -to LED[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[0]
set_location_assignment PIN_A13 -to LED[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[1]
set_location_assignment PIN_B13 -to LED[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[2]
set_location_assignment PIN_A11 -to LED[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[3]
set_location_assignment PIN_D1 -to LED[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[4]
set_location_assignment PIN_F3 -to LED[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[5]
set_location_assignment PIN_B1 -to LED[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[6]
set_location_assignment PIN_L3 -to LED[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[7]

# GPIO/SPI
set_location_assignment PIN_F13 -to SPI_MISO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SPI_MISO
set_location_assignment PIN_T15 -to SPI_MOSI
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SPI_MOSI
set_location_assignment PIN_T14 -to SPI_CLOCK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SPI_CLOCK
set_location_assignment PIN_T13 -to SPI_ENABLE_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SPI_ENABLE_N

# GPIO VGA
set_location_assignment PIN_P14 -to VGA_R[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2]
set_location_assignment PIN_N16 -to VGA_R[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1]
set_location_assignment PIN_P16 -to VGA_R[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0]

set_location_assignment PIN_N14 -to VGA_G[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2]
set_location_assignment PIN_N15 -to VGA_G[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1]
set_location_assignment PIN_L14 -to VGA_G[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0]

set_location_assignment PIN_L13 -to VGA_B[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2]
set_location_assignment PIN_M10 -to VGA_B[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1]
set_location_assignment PIN_J16 -to VGA_B[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0]

set_location_assignment PIN_K15 -to VGA_V_SYNC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_V_SYNC
set_location_assignment PIN_J14 -to VGA_H_SYNC
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_H_SYNC

# Key Button 3x3
set_location_assignment PIN_A2 -to KEY_X[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY_X[0]
set_location_assignment PIN_B3 -to KEY_X[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY_X[1]
set_location_assignment PIN_A4 -to KEY_X[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY_X[2]

set_location_assignment PIN_D3 -to KEY_Y[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY_Y[0]
set_location_assignment PIN_C3 -to KEY_Y[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY_Y[1]
set_location_assignment PIN_A3 -to KEY_Y[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY_Y[2]

# SDRAM
set_location_assignment PIN_P2 -to DRAM_A[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_A[0]
set_location_assignment PIN_N5 -to DRAM_A[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_A[1]
set_location_assignment PIN_N6 -to DRAM_A[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_A[2]
set_location_assignment PIN_M8 -to DRAM_A[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_A[3]
set_location_assignment PIN_P8 -to DRAM_A[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_A[4]
set_location_assignment PIN_T7 -to DRAM_A[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_A[5]
set_location_assignment PIN_N8 -to DRAM_A[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_A[6]
set_location_assignment PIN_T6 -to DRAM_A[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_A[7]
set_location_assignment PIN_R1 -to DRAM_A[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_A[8]
set_location_assignment PIN_P1 -to DRAM_A[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_A[9]
set_location_assignment PIN_N2 -to DRAM_A[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_A[10]
set_location_assignment PIN_N1 -to DRAM_A[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_A[11]
set_location_assignment PIN_L4 -to DRAM_A[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_A[12]

set_location_assignment PIN_G2 -to DRAM_DQ[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0]
set_location_assignment PIN_G1 -to DRAM_DQ[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1]
set_location_assignment PIN_L8 -to DRAM_DQ[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2]
set_location_assignment PIN_K5 -to DRAM_DQ[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3]
set_location_assignment PIN_K2 -to DRAM_DQ[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4]
set_location_assignment PIN_J2 -to DRAM_DQ[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5]
set_location_assignment PIN_J1 -to DRAM_DQ[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6]
set_location_assignment PIN_R7 -to DRAM_DQ[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7]
set_location_assignment PIN_T4 -to DRAM_DQ[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8]
set_location_assignment PIN_T2 -to DRAM_DQ[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9]
set_location_assignment PIN_T3 -to DRAM_DQ[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10]
set_location_assignment PIN_R3 -to DRAM_DQ[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11]
set_location_assignment PIN_R5 -to DRAM_DQ[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12]
set_location_assignment PIN_P3 -to DRAM_DQ[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13]
set_location_assignment PIN_N3 -to DRAM_DQ[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14]
set_location_assignment PIN_K1 -to DRAM_DQ[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15]

set_location_assignment PIN_M7 -to DRAM_BA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0]
set_location_assignment PIN_M6 -to DRAM_BA[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1]

set_location_assignment PIN_R6 -to DRAM_DQM[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[0]
set_location_assignment PIN_T5 -to DRAM_DQM[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[1]

set_location_assignment PIN_L2 -to DRAM_RAS_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N
set_location_assignment PIN_L1 -to DRAM_CAS_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N

set_location_assignment PIN_L7 -to DRAM_CKE
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE
set_location_assignment PIN_R4 -to DRAM_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK

set_location_assignment PIN_C2 -to DRAM_WE_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N
set_location_assignment PIN_P6 -to DRAM_CS_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N






set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to BUTTON01
set_global_assignment -name VERILOG_FILE procMemory01.v
set_global_assignment -name VERILOG_FILE receiveDataConv.v
set_global_assignment -name VERILOG_FILE connectSPI01.v
set_global_assignment -name VERILOG_FILE connectSDRAM.v
set_global_assignment -name VERILOG_FILE textDraw02.v
set_global_assignment -name VERILOG_FILE connectVGA.v
set_global_assignment -name VERILOG_FILE testNeuralNet01.v
set_global_assignment -name SDC_FILE testNeuralNet01.sdc
set_global_assignment -name VERILOG_FILE memoryM9K50W.v
set_global_assignment -name VERILOG_FILE memoryM9K100W.v
set_global_assignment -name VERILOG_FILE textDraw03.v
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to KEY_X[0]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to KEY_X[1]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to KEY_X[2]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to KEY_Y[0]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to KEY_Y[1]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to KEY_Y[2]
set_global_assignment -name VERILOG_FILE connectKey3x3.v
set_global_assignment -name VERILOG_FILE imageDraw784.v
set_global_assignment -name VERILOG_FILE memoryM9Kdual.v
set_global_assignment -name VERILOG_FILE memoryM9K10W.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top