INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hvito/fun/vivado/lab12/lab12.srcs/sources_1/new/decoder_3_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3to8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hvito/fun/vivado/lab12/lab12.srcs/sim_1/new/decoder_3_to_8_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3to8_testbench
