### HERCULES RUN: STARTED ###
NAC file: c2vwavelet.nac
Generating VHDL package file: c2vwavelet_pkg.vhd
Generating VHDL compound data types package file: c2vwavelet_cdt_pkg.vhd
Generating main.c
Generating main.h
Generating ansic.mk Makefile
Generating NAC export file for procedure c2vwavelet: c2vwavelet_ssa.nac
Generating ANSI C file for procedure c2vwavelet: c2vwavelet_nac.c
Generating dot file for the CDFG of procedure c2vwavelet: c2vwavelet.dot
Generating the dot representation of the CFG for procedure c2vwavelet: c2vwavelet_cfg.dot
Generating dot file for call-graph: c2vwavelet_cg.dot
Generating a plain graph for the CDFG of the current procedure: c2vwavelet_cdfg.txt
Generating the dot representation of the current procedure CFG: c2vwavelet_cfg.dot
Generating RTL VHDL for the current procedure: c2vwavelet.vhd
Generating the VHDL testbench for the root procedure: c2vwavelet_tb.vhd
Generating the Makefile for Modelsim simulation: c2vwavelet.do
Generating the shell script for VHDL simulation: c2vwavelet.sh
Generating the shell script for XST synthesis: c2vwavelet-syn.sh
rm -rf *.o main main.exe
gcc -O2 -o main main.c c2vwavelet_nac.c 
Running main() for benchmark c2vwavelet
Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 

# 10.1d

# do c2vwavelet.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package std_logic_1164_tinyadditions
# -- Compiling package body std_logic_1164_tinyadditions
# -- Loading package std_logic_1164_tinyadditions
# ** Warning: [3] c:/hercules/cdfg2hdl/contrib/vhdl/std_logic_1164_tinyadditions.vhd(117): (vcom-1246) Range 2 to 1 is null.
# 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package STD_LOGIC_TEXTIO
# -- Compiling package body STD_LOGIC_TEXTIO
# -- Loading package STD_LOGIC_TEXTIO
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package operpack
# -- Compiling package body operpack
# -- Loading package operpack
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package c2vwavelet_cdt_pkg
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package operpack
# -- Loading package c2vwavelet_cdt_pkg
# -- Loading package std_logic_1164_tinyadditions
# -- Compiling entity c2vwavelet
# -- Compiling architecture fsmd of c2vwavelet
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package STD_LOGIC_TEXTIO
# -- Loading package NUMERIC_STD
# -- Loading package c2vwavelet_cdt_pkg
# -- Loading package std_logic_1164_tinyadditions
# -- Compiling entity c2vwavelet_tb
# -- Compiling architecture tb_arch of c2vwavelet_tb
# vsim c2vwavelet_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.c2vwavelet_cdt_pkg
# Loading work.std_logic_1164_tinyadditions(body)
# Loading work.c2vwavelet_tb(tb_arch)
# Loading work.operpack(body)
# Loading work.c2vwavelet(fsmd)
# ** Failure: NONE. End simulation time reached
#    Time: 460 ns  Iteration: 2  Process: /c2vwavelet_tb/C2VWAVELET_BENCH File: c2vwavelet_tb.vhd
# Break in Process C2VWAVELET_BENCH at c2vwavelet_tb.vhd line 138
This script has been running for 5 seconds.
rm -f *.work *.xst
rm -f *.ngc *.ngd *.bld *.srp *.lso *.prj
rm -f *.map.mrp *.map.ncd *.map.ngm *.mcs *.par.ncd *.par.pad
rm -f *.pcf *.prm *.bgn *.drc
rm -f *.par_pad.csv *.par_pad.txt *.par.par *.par.xpi
rm -f *.bit
rm -f *.vcd *.vvp
rm -f verilog.dump verilog.log
rm -rf _ngo/
rm -rf xst/
> c2vwavelet.work
for a in c:/hercules/cdfg2hdl/contrib/vhdl/std_logic_1164_tinyadditions.vhd c:/hercules/cdfg2hdl/contrib/vhdl/operpack_ieee.vhd c2vwavelet_cdt_pkg.vhd c2vwavelet.vhd; do echo "vhdl work $a" >> c2vwavelet.work; done
> c2vwavelet.xst
echo -n "run -ifn c2vwavelet.work -ifmt mixed -top c2vwavelet -ofn c2vwavelet.ngc" >> c2vwavelet.xst
echo " -ofmt NGC -p xc6vlx75t-ff484-1 -iobuf no -opt_mode Speed -opt_level 1" >> c2vwavelet.xst
c:/XilinxISE/14.6/ISE_DS/ISE/bin/nt/xst -ifn c2vwavelet.xst
Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "c2vwavelet.work"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "c2vwavelet.ngc"
Output Format                      : NGC
Target Device                      : xc6vlx75t-ff484-1

---- Source Options
Top Module Name                    : c2vwavelet

---- Target Options
Add IO Buffers                     : no

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "c:/hercules/cdfg2hdl/contrib/vhdl/std_logic_1164_tinyadditions.vhd" into library work
Parsing package <std_logic_1164_tinyadditions>.
Parsing package body <std_logic_1164_tinyadditions>.
Parsing VHDL file "c:/hercules/cdfg2hdl/contrib/vhdl/operpack_ieee.vhd" into library work
Parsing package <operpack>.
Parsing package body <operpack>.
Parsing VHDL file "C:\hercules\tests\ansic\c2vwavelet\c2vwavelet_cdt_pkg.vhd" into library work
Parsing package <c2vwavelet_cdt_pkg>.
Parsing VHDL file "C:\hercules\tests\ansic\c2vwavelet\c2vwavelet.vhd" into library work
Parsing entity <c2vwavelet>.
Parsing architecture <fsmd> of entity <c2vwavelet>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <c2vwavelet> (architecture <fsmd>) from library <work>.
WARNING:HDLCompiler:92 - "C:\hercules\tests\ansic\c2vwavelet\c2vwavelet.vhd" Line 235: input should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\hercules\tests\ansic\c2vwavelet\c2vwavelet.vhd" Line 236: input should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\hercules\tests\ansic\c2vwavelet\c2vwavelet.vhd" Line 237: input should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\hercules\tests\ansic\c2vwavelet\c2vwavelet.vhd" Line 238: input should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "C:\hercules\tests\ansic\c2vwavelet\c2vwavelet.vhd" Line 164: Assignment to output ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <c2vwavelet>.
    Related source file is "C:\hercules\tests\ansic\c2vwavelet\c2vwavelet.vhd".
WARNING:Xst:647 - Input <length<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <i_31_reg>.
    Found 32-bit register for signal <i_21_reg>.
    Found 32-bit register for signal <len_reg>.
    Found 32-bit register for signal <i_reg>.
    Found 32-bit register for signal <len_11_reg>.
    Found 32-bit register for signal <len_51_reg>.
    Found 32-bit register for signal <y>.
    Found 5-bit register for signal <current_state>.
INFO:Xst:1799 - State s_001_002 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_001_003 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_002_002 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_002_003 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_003_002 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_003_003 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_003_004 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_003_005 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_003_006 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_003_007 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_005_002 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_005_003 is never reached in FSM <current_state>.
INFO:Xst:1799 - State s_007_002 is never reached in FSM <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_entry                                        |
    | Power Up State     | s_entry                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <i_reg[31]_GND_8_o_add_23_OUT> created at line 228.
    Found 32-bit comparator greater for signal <i_reg[31]_len_reg[31]_LessThan_67_o> created at line 246
    Found 32-bit comparator greater for signal <GND_8_o_len_reg[31]_LessThan_69_o> created at line 256
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 224 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <c2vwavelet> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 7
 32-bit register                                       : 7
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 6
 32-bit 2-to-1 multiplexer                             : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <y_reg<31:1>> (without init value) have a constant value of 0 in block <c2vwavelet>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 193
 Flip-Flops                                            : 193
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 6
 32-bit 2-to-1 multiplexer                             : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:5]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 s_entry   | 00000
 s_exit    | 00001
 s_001_001 | 00010
 s_001_002 | unreached
 s_001_003 | unreached
 s_002_001 | 00101
 s_002_002 | unreached
 s_002_003 | unreached
 s_003_001 | 01000
 s_003_002 | unreached
 s_003_003 | unreached
 s_003_004 | unreached
 s_003_005 | unreached
 s_003_006 | unreached
 s_003_007 | unreached
 s_004_001 | 01111
 s_005_001 | 10000
 s_005_002 | unreached
 s_005_003 | unreached
 s_006_001 | 10011
 s_007_001 | 10100
 s_007_002 | unreached
 s_008_001 | 10110
-----------------------
WARNING:Xst:1710 - FF/Latch <i_21_reg_16> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_17> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_18> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_19> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_20> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_21> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_22> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_23> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_24> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_25> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_26> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_27> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_28> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_29> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_30> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_31> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <len_51_reg_31> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <len_11_reg_31> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_0> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_1> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_2> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_3> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_4> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_5> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_6> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_7> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_8> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_9> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_10> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_11> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_12> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_13> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_14> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21_reg_15> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <len_reg_31> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <len_51_reg_30> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <c2vwavelet> ...
WARNING:Xst:1710 - FF/Latch <i_reg_31> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_31_reg_31> (without init value) has a constant value of 0 in block <c2vwavelet>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block c2vwavelet, actual ratio is 0.
FlipFlop current_state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 161
 Flip-Flops                                            : 161

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : c2vwavelet.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 329
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 3
#      LUT3                        : 94
#      LUT4                        : 64
#      LUT5                        : 43
#      LUT6                        : 3
#      MUXCY                       : 57
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 161
#      FDC                         : 99
#      FDCE                        : 62

Device utilization summary:
---------------------------

Selected Device : 6vlx75tff484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             161  out of  93120     0%  
 Number of Slice LUTs:                  239  out of  46560     0%  
    Number used as Logic:               239  out of  46560     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    241
   Number with an unused Flip Flop:      80  out of    241    33%  
   Number with an unused LUT:             2  out of    241     0%  
   Number of fully used LUT-FF pairs:   159  out of    241    65%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          69
 Number of bonded IOBs:                   0  out of    240     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | NONE(len_11_reg_0)     | 161   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.471ns (Maximum Frequency: 404.776MHz)
   Minimum input arrival time before clock: 0.434ns
   Maximum output required time after clock: 1.236ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.471ns (frequency: 404.776MHz)
  Total number of paths / destination ports: 2999 / 223
-------------------------------------------------------------------------
Delay:               2.471ns (Levels of Logic = 33)
  Source:            i_reg_0 (FF)
  Destination:       i_reg_30 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i_reg_0 to i_reg_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.375   0.413  i_reg_0 (i_reg_0)
     INV:I->O              1   0.086   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_lut<0>_INV_0 (Madd_i_reg[31]_GND_8_o_add_23_OUT_lut<0>)
     MUXCY:S->O            1   0.290   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<0> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<1> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<2> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<3> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<4> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<5> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<5>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<6> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<6>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<7> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<7>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<8> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<8>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<9> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<9>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<10> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<10>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<11> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<11>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<12> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<12>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<13> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<13>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<14> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<14>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<15> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<15>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<16> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<16>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<17> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<17>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<18> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<18>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<19> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<19>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<20> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<20>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<21> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<21>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<22> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<22>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<23> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<23>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<24> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<24>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<25> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<25>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<26> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<26>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<27> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<27>)
     MUXCY:CI->O           1   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<28> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<28>)
     MUXCY:CI->O           0   0.020   0.000  Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<29> (Madd_i_reg[31]_GND_8_o_add_23_OUT_cy<29>)
     XORCY:CI->O           2   0.239   0.423  Madd_i_reg[31]_GND_8_o_add_23_OUT_xor<30> (i_reg[31]_GND_8_o_add_23_OUT<30>)
     LUT3:I2->O            1   0.068   0.000  Mmux_i_31_next241 (i_31_next<30>)
     FDC:D                     0.011          i_31_reg_30
    ----------------------------------------
    Total                      2.471ns (1.635ns logic, 0.836ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 224 / 224
-------------------------------------------------------------------------
Offset:              0.434ns (Levels of Logic = 0)
  Source:            reset (PAD)
  Destination:       len_11_reg_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to len_11_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:CLR                   0.434          len_11_reg_0
    ----------------------------------------
    Total                      0.434ns (0.434ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 3
-------------------------------------------------------------------------
Offset:              1.236ns (Levels of Logic = 1)
  Source:            current_state_FSM_FFd1 (FF)
  Destination:       ready (PAD)
  Source Clock:      clk rising

  Data Path: current_state_FSM_FFd1 to ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             44   0.375   0.793  current_state_FSM_FFd1 (current_state_FSM_FFd1)
     LUT4:I0->O            0   0.068   0.000  current_state__n0182<0>1 (ready)
    ----------------------------------------
    Total                      1.236ns (0.443ns logic, 0.793ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.471|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.43 secs
 
--> 

Total memory usage is 230992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :   14 (   0 filtered)

The XST synthesis script has been running for 15 seconds.
### HERCULES RUN: ENDED ###

