{"files":[{"patch":"@@ -1098,0 +1098,4 @@\n+  void wfet(Register rt) {\n+    system(0b00, 0b011, 0b0001, 0b0000, 0b000, rt);\n+  }\n+\n","filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp","additions":4,"deletions":0,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -120,1 +120,1 @@\n-          \"Valid values are: none, nop, isb, yield, sb.\")               \\\n+          \"Valid values are: none, nop, isb, yield, sb, wfet.\")         \\\n@@ -124,1 +124,2 @@\n-          \"It cannot be used with OnSpinWaitInst=none.\")                \\\n+          \"It cannot be used with OnSpinWaitInst=none.\"                 \\\n+          \"For OnSpinWaitInst=wfet it is required to be 1.\")            \\\n@@ -126,0 +127,4 @@\n+  product(uint, OnSpinWaitDelay, 1, EXPERIMENTAL,                       \\\n+          \"The target delay (in nanoseconds) of the OnSpinWait loop.\"   \\\n+          \"It can only be used with OnSpinWaitInst=wfet.\")              \\\n+          range(1, 1000)                                                \\\n","filename":"src\/hotspot\/cpu\/aarch64\/globals_aarch64.hpp","additions":7,"deletions":2,"binary":false,"changes":9,"status":"modified"},{"patch":"@@ -6665,0 +6665,3 @@\n+      case SpinWait::WFET:\n+        spin_wait_wfet(VM_Version::spin_wait_desc().delay());\n+        break;\n@@ -6672,0 +6675,18 @@\n+void MacroAssembler::spin_wait_wfet(int delay_ns) {\n+  Register target = rscratch1;\n+  Register current = rscratch2;\n+  get_cntvctss_el0(current);\n+  add(target, current, delay_ns);\n+\n+  Label L_wait_loop;\n+  bind(L_wait_loop);\n+\n+  wfet(target);\n+  get_cntvctss_el0(current);\n+\n+  cmp(current, target);\n+  br(LT, L_wait_loop);\n+\n+  sb();\n+}\n+\n","filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.cpp","additions":21,"deletions":0,"binary":false,"changes":21,"status":"modified"},{"patch":"@@ -663,0 +663,8 @@\n+  \/\/ CNTVCTSS_EL0:   op1 == 011\n+  \/\/                 CRn == 1110\n+  \/\/                 CRm == 0000\n+  \/\/                 op2 == 110\n+  inline void get_cntvctss_el0(Register reg) {\n+    mrs(0b011, 0b1110, 0b0000, 0b110, reg);\n+  }\n+\n@@ -1723,0 +1731,1 @@\n+  void spin_wait_wfet(int delay_ns);\n","filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.hpp","additions":9,"deletions":0,"binary":false,"changes":9,"status":"modified"},{"patch":"@@ -35,0 +35,1 @@\n+          strcmp(name, \"wfet\")  == 0 ||\n@@ -49,0 +50,2 @@\n+  } else if (strcmp(name, \"wfet\") == 0) {\n+    return SpinWait::WFET;\n","filename":"src\/hotspot\/cpu\/aarch64\/spin_wait_aarch64.cpp","additions":3,"deletions":0,"binary":false,"changes":3,"status":"modified"},{"patch":"@@ -27,0 +27,2 @@\n+#include \"utilities\/debug.hpp\"\n+\n@@ -34,1 +36,2 @@\n-    SB\n+    SB,\n+    WFET\n@@ -40,0 +43,1 @@\n+  int _delay;\n@@ -44,2 +48,4 @@\n-  SpinWait(Inst inst = NONE, int count = 0) : _inst(inst), _count(inst == NONE ? 0 : count) {}\n-  SpinWait(const char *name, int count) : SpinWait(from_name(name), count) {}\n+  SpinWait(Inst inst = NONE, int count = 0, int delay = -1)\n+    : _inst(inst), _count(inst == NONE ? 0 : count), _delay(delay) {}\n+  SpinWait(const char *name, int count, int delay)\n+    : SpinWait(from_name(name), count, delay) {}\n@@ -49,0 +55,5 @@\n+  int delay() const {\n+    assert(_inst == WFET, \"Specifying the delay value is only supported for WFET\");\n+    assert(_delay > 0, \"The delay value should be positive\");\n+    return _delay;\n+  }\n","filename":"src\/hotspot\/cpu\/aarch64\/spin_wait_aarch64.hpp","additions":14,"deletions":3,"binary":false,"changes":17,"status":"modified"},{"patch":"@@ -58,1 +58,1 @@\n-  SpinWait spin_wait(OnSpinWaitInst, OnSpinWaitInstCount);\n+  SpinWait spin_wait(OnSpinWaitInst, OnSpinWaitInstCount, OnSpinWaitDelay);\n@@ -62,0 +62,22 @@\n+\n+  if (spin_wait.inst() == SpinWait::WFET) {\n+    if (!VM_Version::supports_wfxt()) {\n+      vm_exit_during_initialization(\"OnSpinWaitInst is WFET but current CPU does not support WFET instruction\");\n+    }\n+\n+    if (!VM_Version::supports_ecv()) {\n+      vm_exit_during_initialization(\"OnSpinWaitInst is WFET but current CPU does not support FEAT_ECV\");\n+    }\n+\n+    if (!VM_Version::supports_sb()) {\n+      vm_exit_during_initialization(\"OnSpinWaitInst is WFET but current CPU does not support SB instruction\");\n+    }\n+\n+    if (!FLAG_IS_DEFAULT(OnSpinWaitInstCount) && OnSpinWaitInstCount != 1) {\n+      vm_exit_during_initialization(\"OnSpinWaitInstCount value other than one cannot be used for OnSpinWaitInst 'wfet'\");\n+    }\n+  } else {\n+    if (!FLAG_IS_DEFAULT(OnSpinWaitDelay)) {\n+      vm_exit_during_initialization(\"OnSpinWaitDelay can only be used with OnSpinWaitInst 'wfet'\");\n+    }\n+  }\n","filename":"src\/hotspot\/cpu\/aarch64\/vm_version_aarch64.cpp","additions":23,"deletions":1,"binary":false,"changes":24,"status":"modified"},{"patch":"@@ -145,1 +145,3 @@\n-    decl(A53MAC,        a53mac,        31)\n+    decl(A53MAC,        a53mac,        31)    \\\n+    decl(ECV,           ecv,           32)    \\\n+    decl(WFXT,          wfxt,          33)\n","filename":"src\/hotspot\/cpu\/aarch64\/vm_version_aarch64.hpp","additions":3,"deletions":1,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -550,0 +550,2 @@\n+    case SpinWait::WFET:\n+      ShouldNotReachHere();\n","filename":"src\/hotspot\/os_cpu\/bsd_aarch64\/os_bsd_aarch64.cpp","additions":2,"deletions":0,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -98,0 +98,7 @@\n+#ifndef HWCAP2_ECV\n+#define HWCAP2_ECV (1 << 19)\n+#endif\n+\n+#ifndef HWCAP2_WFXT\n+#define HWCAP2_WFXT (1u << 31)\n+#endif\n@@ -161,0 +168,6 @@\n+  if (auxv2 & HWCAP2_ECV) {\n+    set_feature(CPU_ECV);\n+  }\n+  if (auxv2 & HWCAP2_WFXT) {\n+    set_feature(CPU_WFXT);\n+  }\n","filename":"src\/hotspot\/os_cpu\/linux_aarch64\/vm_version_linux_aarch64.cpp","additions":13,"deletions":0,"binary":false,"changes":13,"status":"modified"},{"patch":"@@ -156,0 +156,13 @@\n+#ifdef LINUX\n+  if (strcmp(value, \"wfet\") == 0) {\n+    if (UnlockExperimentalVMOptions) {\n+      return JVMFlag::SUCCESS;\n+    } else {\n+      JVMFlag::printError(verbose,\n+                          \"'wfet' value for OnSpinWaitInst is experimental and \"\n+                          \"must be enabled via -XX:+UnlockExperimentalVMOptions\\n\");\n+      return JVMFlag::VIOLATES_CONSTRAINT;\n+    }\n+  }\n+#endif\n+\n@@ -163,1 +176,1 @@\n-                        \"nop, isb, yield, sb, none\\n\",\n+                        \"nop, isb, yield, sb,\" LINUX_ONLY(\" wfet,\") \" none\\n\",\n","filename":"src\/hotspot\/share\/runtime\/flags\/jvmFlagConstraintsRuntime.cpp","additions":14,"deletions":1,"binary":false,"changes":15,"status":"modified"},{"patch":"@@ -187,0 +187,2 @@\n+        ECV,\n+        WFXT,\n","filename":"src\/jdk.internal.vm.ci\/share\/classes\/jdk\/vm\/ci\/aarch64\/AArch64.java","additions":2,"deletions":0,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -394,0 +394,5 @@\n+        elif self.system_reg == 'cntvctss_el0':\n+            self.op1 = 0b011\n+            self.CRn = 0b1110\n+            self.CRm = 0b0000\n+            self.op2 = 0b110\n@@ -1610,0 +1615,2 @@\n+generate (OneRegOp, [\"wfet\"])\n+\n@@ -1626,1 +1633,1 @@\n-for system_reg in [\"fpsr\", \"nzcv\", \"dczid_el0\", \"ctr_el0\"]:\n+for system_reg in [\"fpsr\", \"nzcv\", \"dczid_el0\", \"ctr_el0\", \"cntvctss_el0\"]:\n@@ -2272,1 +2279,1 @@\n-# compile for sve with armv9-a+sha3+sve2-bitperm because of SHA3 crypto extension and SVE2 bitperm instructions.\n+# compile for sve with armv9.2-a+sha3+sve2-bitperm because of SHA3 crypto extension and SVE2 bitperm instructions.\n@@ -2274,1 +2281,1 @@\n-subprocess.check_call([AARCH64_AS, \"-march=armv9-a+sha3+sve2-bitperm\", \"aarch64ops.s\", \"-o\", \"aarch64ops.o\"])\n+subprocess.check_call([AARCH64_AS, \"-march=armv9.2-a+sha3+sve2-bitperm\", \"aarch64ops.s\", \"-o\", \"aarch64ops.o\"])\n","filename":"test\/hotspot\/gtest\/aarch64\/aarch64-asmtest.py","additions":10,"deletions":3,"binary":false,"changes":13,"status":"modified"},{"patch":"@@ -192,0 +192,3 @@\n+\/\/ OneRegOp\n+    __ wfet(r26);                                      \/\/       wfet    x26\n+\n@@ -197,2 +200,2 @@\n-    __ dsb(Assembler::ST);                             \/\/       dsb     ST\n-    __ dmb(Assembler::OSHST);                          \/\/       dmb     OSHST\n+    __ dsb(Assembler::OSHST);                          \/\/       dsb     OSHST\n+    __ dmb(Assembler::ISHLD);                          \/\/       dmb     ISHLD\n@@ -201,9 +204,9 @@\n-    __ br(r16);                                        \/\/       br      x16\n-    __ blr(r20);                                       \/\/       blr     x20\n-    __ paciza(r10);                                    \/\/       paciza  x10\n-    __ pacizb(r27);                                    \/\/       pacizb  x27\n-    __ pacdza(r8);                                     \/\/       pacdza  x8\n-    __ pacdzb(r0);                                     \/\/       pacdzb  x0\n-    __ autiza(r1);                                     \/\/       autiza  x1\n-    __ autizb(r21);                                    \/\/       autizb  x21\n-    __ autdza(r17);                                    \/\/       autdza  x17\n+    __ br(r20);                                        \/\/       br      x20\n+    __ blr(r10);                                       \/\/       blr     x10\n+    __ paciza(r27);                                    \/\/       paciza  x27\n+    __ pacizb(r8);                                     \/\/       pacizb  x8\n+    __ pacdza(r0);                                     \/\/       pacdza  x0\n+    __ pacdzb(r1);                                     \/\/       pacdzb  x1\n+    __ autiza(r21);                                    \/\/       autiza  x21\n+    __ autizb(r17);                                    \/\/       autizb  x17\n+    __ autdza(r29);                                    \/\/       autdza  x29\n@@ -211,5 +214,5 @@\n-    __ xpacd(r29);                                     \/\/       xpacd   x29\n-    __ braaz(r28);                                     \/\/       braaz   x28\n-    __ brabz(r1);                                      \/\/       brabz   x1\n-    __ blraaz(r23);                                    \/\/       blraaz  x23\n-    __ blrabz(r21);                                    \/\/       blrabz  x21\n+    __ xpacd(r28);                                     \/\/       xpacd   x28\n+    __ braaz(r1);                                      \/\/       braaz   x1\n+    __ brabz(r23);                                     \/\/       brabz   x23\n+    __ blraaz(r21);                                    \/\/       blraaz  x21\n+    __ blrabz(r20);                                    \/\/       blrabz  x20\n@@ -218,1 +221,1 @@\n-    __ msr(3, 4, 4, 1, r20);                           \/\/       msr     fpsr, x20\n+    __ msr(3, 4, 4, 1, r22);                           \/\/       msr     fpsr, x22\n@@ -221,1 +224,4 @@\n-    __ msr(3, 4, 2, 0, r22);                           \/\/       msr     nzcv, x22\n+    __ msr(3, 4, 2, 0, r27);                           \/\/       msr     nzcv, x27\n+\n+\/\/ OneRegSystemOp\n+    __ mrs(3, 4, 4, 1, r19);                           \/\/       mrs     x19, fpsr\n@@ -224,1 +230,1 @@\n-    __ mrs(3, 4, 4, 1, r27);                           \/\/       mrs     x27, fpsr\n+    __ mrs(3, 4, 2, 0, r11);                           \/\/       mrs     x11, nzcv\n@@ -227,1 +233,1 @@\n-    __ mrs(3, 4, 2, 0, r19);                           \/\/       mrs     x19, nzcv\n+    __ mrs(3, 0, 0, 7, r16);                           \/\/       mrs     x16, dczid_el0\n@@ -230,1 +236,1 @@\n-    __ mrs(3, 0, 0, 7, r11);                           \/\/       mrs     x11, dczid_el0\n+    __ mrs(3, 0, 0, 1, r6);                            \/\/       mrs     x6, ctr_el0\n@@ -233,1 +239,1 @@\n-    __ mrs(3, 0, 0, 1, r16);                           \/\/       mrs     x16, ctr_el0\n+    __ mrs(3, 14, 0, 6, r17);                          \/\/       mrs     x17, cntvctss_el0\n@@ -236,1 +242,1 @@\n-    __ xpaci(r6);                                      \/\/       xpaci   x6\n+    __ xpaci(r0);                                      \/\/       xpaci   x0\n@@ -239,6 +245,6 @@\n-    __ stxr(r17, r0, r4);                              \/\/       stxr    w17, x0, [x4]\n-    __ stlxr(r10, r24, r22);                           \/\/       stlxr   w10, x24, [x22]\n-    __ ldxr(r10, r19);                                 \/\/       ldxr    x10, [x19]\n-    __ ldaxr(r1, r5);                                  \/\/       ldaxr   x1, [x5]\n-    __ stlr(r30, r8);                                  \/\/       stlr    x30, [x8]\n-    __ ldar(r12, r17);                                 \/\/       ldar    x12, [x17]\n+    __ stxr(r4, r10, r24);                             \/\/       stxr    w4, x10, [x24]\n+    __ stlxr(r22, r10, r19);                           \/\/       stlxr   w22, x10, [x19]\n+    __ ldxr(r1, r5);                                   \/\/       ldxr    x1, [x5]\n+    __ ldaxr(r30, r8);                                 \/\/       ldaxr   x30, [x8]\n+    __ stlr(r12, r17);                                 \/\/       stlr    x12, [x17]\n+    __ ldar(r9, r14);                                  \/\/       ldar    x9, [x14]\n@@ -247,6 +253,6 @@\n-    __ stxrw(r9, r14, r7);                             \/\/       stxr    w9, w14, [x7]\n-    __ stlxrw(r1, r5, r16);                            \/\/       stlxr   w1, w5, [x16]\n-    __ ldxrw(r2, r12);                                 \/\/       ldxr    w2, [x12]\n-    __ ldaxrw(r10, r12);                               \/\/       ldaxr   w10, [x12]\n-    __ stlrw(r3, r28);                                 \/\/       stlr    w3, [x28]\n-    __ ldarw(r14, r26);                                \/\/       ldar    w14, [x26]\n+    __ stxrw(r7, r1, r5);                              \/\/       stxr    w7, w1, [x5]\n+    __ stlxrw(r16, r2, r12);                           \/\/       stlxr   w16, w2, [x12]\n+    __ ldxrw(r10, r12);                                \/\/       ldxr    w10, [x12]\n+    __ ldaxrw(r3, r28);                                \/\/       ldaxr   w3, [x28]\n+    __ stlrw(r14, r26);                                \/\/       stlr    w14, [x26]\n+    __ ldarw(r30, r10);                                \/\/       ldar    w30, [x10]\n@@ -255,6 +261,6 @@\n-    __ stxrh(r30, r10, r14);                           \/\/       stxrh   w30, w10, [x14]\n-    __ stlxrh(r21, r13, r9);                           \/\/       stlxrh  w21, w13, [x9]\n-    __ ldxrh(r22, r27);                                \/\/       ldxrh   w22, [x27]\n-    __ ldaxrh(r28, r19);                               \/\/       ldaxrh  w28, [x19]\n-    __ stlrh(r11, r30);                                \/\/       stlrh   w11, [x30]\n-    __ ldarh(r19, r2);                                 \/\/       ldarh   w19, [x2]\n+    __ stxrh(r14, r21, r13);                           \/\/       stxrh   w14, w21, [x13]\n+    __ stlxrh(r9, r22, r27);                           \/\/       stlxrh  w9, w22, [x27]\n+    __ ldxrh(r28, r19);                                \/\/       ldxrh   w28, [x19]\n+    __ ldaxrh(r11, r30);                               \/\/       ldaxrh  w11, [x30]\n+    __ stlrh(r19, r2);                                 \/\/       stlrh   w19, [x2]\n+    __ ldarh(r2, r23);                                 \/\/       ldarh   w2, [x23]\n@@ -263,6 +269,6 @@\n-    __ stxrb(r2, r23, r1);                             \/\/       stxrb   w2, w23, [x1]\n-    __ stlxrb(r0, r12, r16);                           \/\/       stlxrb  w0, w12, [x16]\n-    __ ldxrb(r13, r15);                                \/\/       ldxrb   w13, [x15]\n-    __ ldaxrb(r17, r21);                               \/\/       ldaxrb  w17, [x21]\n-    __ stlrb(r13, r11);                                \/\/       stlrb   w13, [x11]\n-    __ ldarb(r30, r8);                                 \/\/       ldarb   w30, [x8]\n+    __ stxrb(r1, r0, r12);                             \/\/       stxrb   w1, w0, [x12]\n+    __ stlxrb(r16, r13, r15);                          \/\/       stlxrb  w16, w13, [x15]\n+    __ ldxrb(r17, r21);                                \/\/       ldxrb   w17, [x21]\n+    __ ldaxrb(r13, r11);                               \/\/       ldaxrb  w13, [x11]\n+    __ stlrb(r30, r8);                                 \/\/       stlrb   w30, [x8]\n+    __ ldarb(r24, r13);                                \/\/       ldarb   w24, [x13]\n@@ -271,4 +277,4 @@\n-    __ ldxp(r24, r13, r11);                            \/\/       ldxp    x24, x13, [x11]\n-    __ ldaxp(r1, r26, r21);                            \/\/       ldaxp   x1, x26, [x21]\n-    __ stxp(r27, r13, r20, r3);                        \/\/       stxp    w27, x13, x20, [x3]\n-    __ stlxp(r12, r6, r1, r29);                        \/\/       stlxp   w12, x6, x1, [x29]\n+    __ ldxp(r11, r1, r26);                             \/\/       ldxp    x11, x1, [x26]\n+    __ ldaxp(r21, r27, r13);                           \/\/       ldaxp   x21, x27, [x13]\n+    __ stxp(r20, r3, r12, r6);                         \/\/       stxp    w20, x3, x12, [x6]\n+    __ stlxp(r1, r29, r6, r4);                         \/\/       stlxp   w1, x29, x6, [x4]\n@@ -277,4 +283,4 @@\n-    __ ldxpw(r6, r4, r11);                             \/\/       ldxp    w6, w4, [x11]\n-    __ ldaxpw(r16, r4, r30);                           \/\/       ldaxp   w16, w4, [x30]\n-    __ stxpw(r30, r4, r12, r21);                       \/\/       stxp    w30, w4, w12, [x21]\n-    __ stlxpw(r27, r15, r28, r9);                      \/\/       stlxp   w27, w15, w28, [x9]\n+    __ ldxpw(r6, r11, r16);                            \/\/       ldxp    w6, w11, [x16]\n+    __ ldaxpw(r4, r30, r12);                           \/\/       ldaxp   w4, w30, [x12]\n+    __ stxpw(r21, r27, r15, r28);                      \/\/       stxp    w21, w27, w15, [x28]\n+    __ stlxpw(r9, r15, r20, r6);                       \/\/       stlxp   w9, w15, w20, [x6]\n@@ -284,16 +290,16 @@\n-    __ str(r25, Address(r15, 1));                      \/\/       str     x25, [x15, 1]\n-    __ strw(r2, Address(r1, -79));                     \/\/       str     w2, [x1, -79]\n-    __ strb(r20, Address(r26, -22));                   \/\/       strb    w20, [x26, -22]\n-    __ strh(r23, Address(r30, 22));                    \/\/       strh    w23, [x30, 22]\n-    __ ldr(r26, Address(r28, -49));                    \/\/       ldr     x26, [x28, -49]\n-    __ ldrw(r9, Address(r24, -128));                   \/\/       ldr     w9, [x24, -128]\n-    __ ldrb(r12, Address(r12, -30));                   \/\/       ldrb    w12, [x12, -30]\n-    __ ldrh(r1, Address(r15, 5));                      \/\/       ldrh    w1, [x15, 5]\n-    __ ldrsb(r24, Address(r14, -31));                  \/\/       ldrsb   x24, [x14, -31]\n-    __ ldrsh(r24, Address(r15, -6));                   \/\/       ldrsh   x24, [x15, -6]\n-    __ ldrshw(r5, Address(r3, 12));                    \/\/       ldrsh   w5, [x3, 12]\n-    __ ldrsw(r27, Address(r24, 17));                   \/\/       ldrsw   x27, [x24, 17]\n-    __ ldrd(v13, Address(r29, -35));                   \/\/       ldr     d13, [x29, -35]\n-    __ ldrs(v23, Address(r9, -47));                    \/\/       ldr     s23, [x9, -47]\n-    __ strd(v11, Address(r0, 9));                      \/\/       str     d11, [x0, 9]\n-    __ strs(v21, Address(r0, -127));                   \/\/       str     s21, [x0, -127]\n+    __ str(r24, Address(r17, -125));                   \/\/       str     x24, [x17, -125]\n+    __ strw(r1, Address(r26, 10));                     \/\/       str     w1, [x26, 10]\n+    __ strb(r15, Address(r0, -17));                    \/\/       strb    w15, [x0, -17]\n+    __ strh(r17, Address(r17, 13));                    \/\/       strh    w17, [x17, 13]\n+    __ ldr(r5, Address(r25, 49));                      \/\/       ldr     x5, [x25, 49]\n+    __ ldrw(r19, Address(r15, -116));                  \/\/       ldr     w19, [x15, -116]\n+    __ ldrb(r20, Address(r3, 7));                      \/\/       ldrb    w20, [x3, 7]\n+    __ ldrh(r19, Address(r4, -25));                    \/\/       ldrh    w19, [x4, -25]\n+    __ ldrsb(r14, Address(r19, -6));                   \/\/       ldrsb   x14, [x19, -6]\n+    __ ldrsh(r28, Address(r19, -53));                  \/\/       ldrsh   x28, [x19, -53]\n+    __ ldrshw(r14, Address(r27, 13));                  \/\/       ldrsh   w14, [x27, 13]\n+    __ ldrsw(r6, Address(r24, -120));                  \/\/       ldrsw   x6, [x24, -120]\n+    __ ldrd(v18, Address(r2, 87));                     \/\/       ldr     d18, [x2, 87]\n+    __ ldrs(v0, Address(r28, -48));                    \/\/       ldr     s0, [x28, -48]\n+    __ strd(v31, Address(r28, 23));                    \/\/       str     d31, [x28, 23]\n+    __ strs(v11, Address(r25, 43));                    \/\/       str     s11, [x25, 43]\n@@ -303,16 +309,16 @@\n-    __ str(r29, Address(__ pre(r3, -114)));            \/\/       str     x29, [x3, -114]!\n-    __ strw(r17, Address(__ pre(r4, -72)));            \/\/       str     w17, [x4, -72]!\n-    __ strb(r0, Address(__ pre(r2, -17)));             \/\/       strb    w0, [x2, -17]!\n-    __ strh(r29, Address(__ pre(r1, 7)));              \/\/       strh    w29, [x1, 7]!\n-    __ ldr(r16, Address(__ pre(r21, -133)));           \/\/       ldr     x16, [x21, -133]!\n-    __ ldrw(r20, Address(__ pre(r14, 19)));            \/\/       ldr     w20, [x14, 19]!\n-    __ ldrb(r22, Address(__ pre(r14, -3)));            \/\/       ldrb    w22, [x14, -3]!\n-    __ ldrh(r15, Address(__ pre(r17, 9)));             \/\/       ldrh    w15, [x17, 9]!\n-    __ ldrsb(r10, Address(__ pre(r15, -19)));          \/\/       ldrsb   x10, [x15, -19]!\n-    __ ldrsh(r20, Address(__ pre(r12, -25)));          \/\/       ldrsh   x20, [x12, -25]!\n-    __ ldrshw(r21, Address(__ pre(r10, -29)));         \/\/       ldrsh   w21, [x10, -29]!\n-    __ ldrsw(r19, Address(__ pre(r0, 5)));             \/\/       ldrsw   x19, [x0, 5]!\n-    __ ldrd(v0, Address(__ pre(r14, -54)));            \/\/       ldr     d0, [x14, -54]!\n-    __ ldrs(v3, Address(__ pre(r1, 40)));              \/\/       ldr     s3, [x1, 40]!\n-    __ strd(v4, Address(__ pre(r14, -94)));            \/\/       str     d4, [x14, -94]!\n-    __ strs(v18, Address(__ pre(r28, -54)));           \/\/       str     s18, [x28, -54]!\n+    __ str(r14, Address(__ pre(r8, -185)));            \/\/       str     x14, [x8, -185]!\n+    __ strw(r25, Address(__ pre(r9, -93)));            \/\/       str     w25, [x9, -93]!\n+    __ strb(r16, Address(__ pre(r23, -12)));           \/\/       strb    w16, [x23, -12]!\n+    __ strh(r22, Address(__ pre(r9, -56)));            \/\/       strh    w22, [x9, -56]!\n+    __ ldr(r11, Address(__ pre(r24, 109)));            \/\/       ldr     x11, [x24, 109]!\n+    __ ldrw(r21, Address(__ pre(r19, 52)));            \/\/       ldr     w21, [x19, 52]!\n+    __ ldrb(r6, Address(__ pre(r23, -2)));             \/\/       ldrb    w6, [x23, -2]!\n+    __ ldrh(r7, Address(__ pre(r8, 21)));              \/\/       ldrh    w7, [x8, 21]!\n+    __ ldrsb(r4, Address(__ pre(r12, -31)));           \/\/       ldrsb   x4, [x12, -31]!\n+    __ ldrsh(r8, Address(__ pre(r11, -4)));            \/\/       ldrsh   x8, [x11, -4]!\n+    __ ldrshw(r14, Address(__ pre(r21, -28)));         \/\/       ldrsh   w14, [x21, -28]!\n+    __ ldrsw(r0, Address(__ pre(r15, -71)));           \/\/       ldrsw   x0, [x15, -71]!\n+    __ ldrd(v27, Address(__ pre(r2, 29)));             \/\/       ldr     d27, [x2, 29]!\n+    __ ldrs(v13, Address(__ pre(r21, 16)));            \/\/       ldr     s13, [x21, 16]!\n+    __ strd(v12, Address(__ pre(r27, 16)));            \/\/       str     d12, [x27, 16]!\n+    __ strs(v2, Address(__ pre(r25, -91)));            \/\/       str     s2, [x25, -91]!\n@@ -322,16 +328,16 @@\n-    __ str(r22, Address(__ post(r15, -185)));          \/\/       str     x22, [x15], -185\n-    __ strw(r17, Address(__ post(r14, -7)));           \/\/       str     w17, [x14], -7\n-    __ strb(r30, Address(__ post(r11, -25)));          \/\/       strb    w30, [x11], -25\n-    __ strh(r1, Address(__ post(r11, 20)));            \/\/       strh    w1, [x11], 20\n-    __ ldr(r22, Address(__ post(r1, 2)));              \/\/       ldr     x22, [x1], 2\n-    __ ldrw(r2, Address(__ post(r23, -119)));          \/\/       ldr     w2, [x23], -119\n-    __ ldrb(r3, Address(__ post(r27, -12)));           \/\/       ldrb    w3, [x27], -12\n-    __ ldrh(r16, Address(__ post(r7, -37)));           \/\/       ldrh    w16, [x7], -37\n-    __ ldrsb(r15, Address(__ post(r26, 3)));           \/\/       ldrsb   x15, [x26], 3\n-    __ ldrsh(r7, Address(__ post(r15, -30)));          \/\/       ldrsh   x7, [x15], -30\n-    __ ldrshw(r3, Address(__ post(r11, -48)));         \/\/       ldrsh   w3, [x11], -48\n-    __ ldrsw(r25, Address(__ post(r23, 22)));          \/\/       ldrsw   x25, [x23], 22\n-    __ ldrd(v0, Address(__ post(r10, -215)));          \/\/       ldr     d0, [x10], -215\n-    __ ldrs(v19, Address(__ post(r6, 55)));            \/\/       ldr     s19, [x6], 55\n-    __ strd(v14, Address(__ post(r21, -234)));         \/\/       str     d14, [x21], -234\n-    __ strs(v0, Address(__ post(r22, -70)));           \/\/       str     s0, [x22], -70\n+    __ str(r10, Address(__ post(r13, -21)));           \/\/       str     x10, [x13], -21\n+    __ strw(r7, Address(__ post(r1, 50)));             \/\/       str     w7, [x1], 50\n+    __ strb(r10, Address(__ post(r3, 5)));             \/\/       strb    w10, [x3], 5\n+    __ strh(r5, Address(__ post(r6, -33)));            \/\/       strh    w5, [x6], -33\n+    __ ldr(r13, Address(__ post(r22, -158)));          \/\/       ldr     x13, [x22], -158\n+    __ ldrw(r13, Address(__ post(r2, -106)));          \/\/       ldr     w13, [x2], -106\n+    __ ldrb(r13, Address(__ post(r16, -24)));          \/\/       ldrb    w13, [x16], -24\n+    __ ldrh(r24, Address(__ post(r2, -22)));           \/\/       ldrh    w24, [x2], -22\n+    __ ldrsb(r3, Address(__ post(r23, -1)));           \/\/       ldrsb   x3, [x23], -1\n+    __ ldrsh(r19, Address(__ post(r8, -43)));          \/\/       ldrsh   x19, [x8], -43\n+    __ ldrshw(r2, Address(__ post(r23, -8)));          \/\/       ldrsh   w2, [x23], -8\n+    __ ldrsw(r19, Address(__ post(r28, -87)));         \/\/       ldrsw   x19, [x28], -87\n+    __ ldrd(v15, Address(__ post(r3, -81)));           \/\/       ldr     d15, [x3], -81\n+    __ ldrs(v12, Address(__ post(r29, -79)));          \/\/       ldr     s12, [x29], -79\n+    __ strd(v21, Address(__ post(r1, -124)));          \/\/       str     d21, [x1], -124\n+    __ strs(v7, Address(__ post(r9, -99)));            \/\/       str     s7, [x9], -99\n@@ -341,16 +347,16 @@\n-    __ str(r27, Address(r19, r0, Address::sxtx(0)));   \/\/       str     x27, [x19, x0, sxtx #0]\n-    __ strw(r8, Address(r6, r13, Address::lsl(0)));    \/\/       str     w8, [x6, x13, lsl #0]\n-    __ strb(r4, Address(r16, r22, Address::lsl(0)));   \/\/       strb    w4, [x16, x22, lsl #0]\n-    __ strh(r25, Address(r26, r15, Address::uxtw(0))); \/\/       strh    w25, [x26, w15, uxtw #0]\n-    __ ldr(r4, Address(r5, r24, Address::sxtw(0)));    \/\/       ldr     x4, [x5, w24, sxtw #0]\n-    __ ldrw(r4, Address(r17, r7, Address::uxtw(0)));   \/\/       ldr     w4, [x17, w7, uxtw #0]\n-    __ ldrb(r17, Address(r7, r11, Address::lsl(0)));   \/\/       ldrb    w17, [x7, x11, lsl #0]\n-    __ ldrh(r0, Address(r30, r23, Address::lsl(0)));   \/\/       ldrh    w0, [x30, x23, lsl #0]\n-    __ ldrsb(r10, Address(r22, r1, Address::uxtw(0))); \/\/       ldrsb   x10, [x22, w1, uxtw #0]\n-    __ ldrsh(r21, Address(r30, r30, Address::sxtw(1))); \/\/      ldrsh   x21, [x30, w30, sxtw #1]\n-    __ ldrshw(r11, Address(r10, r28, Address::sxtw(1))); \/\/     ldrsh   w11, [x10, w28, sxtw #1]\n-    __ ldrsw(r28, Address(r19, r10, Address::uxtw(0))); \/\/      ldrsw   x28, [x19, w10, uxtw #0]\n-    __ ldrd(v30, Address(r29, r14, Address::sxtw(0))); \/\/       ldr     d30, [x29, w14, sxtw #0]\n-    __ ldrs(v8, Address(r5, r5, Address::sxtw(2)));    \/\/       ldr     s8, [x5, w5, sxtw #2]\n-    __ strd(v25, Address(r8, r13, Address::sxtx(0)));  \/\/       str     d25, [x8, x13, sxtx #0]\n-    __ strs(v17, Address(r24, r26, Address::lsl(2)));  \/\/       str     s17, [x24, x26, lsl #2]\n+    __ str(r5, Address(r20, r2, Address::lsl(0)));     \/\/       str     x5, [x20, x2, lsl #0]\n+    __ strw(r14, Address(r10, r30, Address::sxtw(2))); \/\/       str     w14, [x10, w30, sxtw #2]\n+    __ strb(r4, Address(r1, r28, Address::sxtw(0)));   \/\/       strb    w4, [x1, w28, sxtw #0]\n+    __ strh(r5, Address(r10, r26, Address::sxtx(1)));  \/\/       strh    w5, [x10, x26, sxtx #1]\n+    __ ldr(r22, Address(r2, r28, Address::lsl(3)));    \/\/       ldr     x22, [x2, x28, lsl #3]\n+    __ ldrw(r12, Address(r0, r28, Address::lsl(2)));   \/\/       ldr     w12, [x0, x28, lsl #2]\n+    __ ldrb(r8, Address(r8, r15, Address::sxtx(0)));   \/\/       ldrb    w8, [x8, x15, sxtx #0]\n+    __ ldrh(r17, Address(r21, r14, Address::uxtw(1))); \/\/       ldrh    w17, [x21, w14, uxtw #1]\n+    __ ldrsb(r17, Address(r24, r8, Address::sxtx(0))); \/\/       ldrsb   x17, [x24, x8, sxtx #0]\n+    __ ldrsh(r10, Address(r10, r30, Address::sxtx(1))); \/\/      ldrsh   x10, [x10, x30, sxtx #1]\n+    __ ldrshw(r17, Address(r23, r0, Address::lsl(1))); \/\/       ldrsh   w17, [x23, x0, lsl #1]\n+    __ ldrsw(r25, Address(r30, r0, Address::lsl(2)));  \/\/       ldrsw   x25, [x30, x0, lsl #2]\n+    __ ldrd(v5, Address(r24, r23, Address::uxtw(3)));  \/\/       ldr     d5, [x24, w23, uxtw #3]\n+    __ ldrs(v22, Address(r3, r15, Address::lsl(2)));   \/\/       ldr     s22, [x3, x15, lsl #2]\n+    __ strd(v4, Address(r29, r16, Address::sxtx(3)));  \/\/       str     d4, [x29, x16, sxtx #3]\n+    __ strs(v7, Address(r20, r28, Address::sxtw(2)));  \/\/       str     s7, [x20, w28, sxtw #2]\n@@ -360,16 +366,16 @@\n-    __ str(r19, Address(r12, 15904));                  \/\/       str     x19, [x12, 15904]\n-    __ strw(r23, Address(r15, 7892));                  \/\/       str     w23, [x15, 7892]\n-    __ strb(r29, Address(r13, 1970));                  \/\/       strb    w29, [x13, 1970]\n-    __ strh(r11, Address(r7, 3094));                   \/\/       strh    w11, [x7, 3094]\n-    __ ldr(r10, Address(r24, 14992));                  \/\/       ldr     x10, [x24, 14992]\n-    __ ldrw(r16, Address(r0, 6160));                   \/\/       ldr     w16, [x0, 6160]\n-    __ ldrb(r20, Address(r1, 2032));                   \/\/       ldrb    w20, [x1, 2032]\n-    __ ldrh(r1, Address(r17, 4056));                   \/\/       ldrh    w1, [x17, 4056]\n-    __ ldrsb(r17, Address(r25, 1889));                 \/\/       ldrsb   x17, [x25, 1889]\n-    __ ldrsh(r27, Address(r25, 3964));                 \/\/       ldrsh   x27, [x25, 3964]\n-    __ ldrshw(r14, Address(r17, 3724));                \/\/       ldrsh   w14, [x17, 3724]\n-    __ ldrsw(r10, Address(r7, 6372));                  \/\/       ldrsw   x10, [x7, 6372]\n-    __ ldrd(v3, Address(r25, 12392));                  \/\/       ldr     d3, [x25, 12392]\n-    __ ldrs(v12, Address(r9, 7840));                   \/\/       ldr     s12, [x9, 7840]\n-    __ strd(v24, Address(r1, 12728));                  \/\/       str     d24, [x1, 12728]\n-    __ strs(v3, Address(r20, 6924));                   \/\/       str     s3, [x20, 6924]\n+    __ str(r27, Address(r0, 16360));                   \/\/       str     x27, [x0, 16360]\n+    __ strw(r21, Address(r8, 7984));                   \/\/       str     w21, [x8, 7984]\n+    __ strb(r17, Address(r29, 1795));                  \/\/       strb    w17, [x29, 1795]\n+    __ strh(r27, Address(r2, 3636));                   \/\/       strh    w27, [x2, 3636]\n+    __ ldr(r1, Address(r1, 12480));                    \/\/       ldr     x1, [x1, 12480]\n+    __ ldrw(r29, Address(r17, 6320));                  \/\/       ldr     w29, [x17, 6320]\n+    __ ldrb(r1, Address(r9, 1634));                    \/\/       ldrb    w1, [x9, 1634]\n+    __ ldrh(r23, Address(r3, 3736));                   \/\/       ldrh    w23, [x3, 3736]\n+    __ ldrsb(r21, Address(r19, 1857));                 \/\/       ldrsb   x21, [x19, 1857]\n+    __ ldrsh(r19, Address(r7, 3180));                  \/\/       ldrsh   x19, [x7, 3180]\n+    __ ldrshw(r10, Address(r1, 3560));                 \/\/       ldrsh   w10, [x1, 3560]\n+    __ ldrsw(r10, Address(r20, 7428));                 \/\/       ldrsw   x10, [x20, 7428]\n+    __ ldrd(v0, Address(r13, 14880));                  \/\/       ldr     d0, [x13, 14880]\n+    __ ldrs(v11, Address(r27, 6356));                  \/\/       ldr     s11, [x27, 6356]\n+    __ strd(v13, Address(r25, 13704));                 \/\/       str     d13, [x25, 13704]\n+    __ strs(v20, Address(r0, 7580));                   \/\/       str     s20, [x0, 7580]\n@@ -379,2 +385,2 @@\n-    __ ldr(r2, back);                                  \/\/       ldr     x2, back\n-    __ ldrw(r29, __ pc());                             \/\/       ldr     w29, .\n+    __ ldr(r26, __ pc());                              \/\/       ldr     x26, .\n+    __ ldrw(r19, back);                                \/\/       ldr     w19, back\n@@ -383,1 +389,1 @@\n-    __ prfm(Address(r14, 93));                         \/\/       prfm    PLDL1KEEP, [x14, 93]\n+    __ prfm(Address(r8, -111));                        \/\/       prfm    PLDL1KEEP, [x8, -111]\n@@ -386,1 +392,1 @@\n-    __ prfm(back);                                     \/\/       prfm    PLDL1KEEP, back\n+    __ prfm(forth);                                    \/\/       prfm    PLDL1KEEP, forth\n@@ -389,1 +395,1 @@\n-    __ prfm(Address(r1, r7, Address::lsl(3)));         \/\/       prfm    PLDL1KEEP, [x1, x7, lsl #3]\n+    __ prfm(Address(r7, r7, Address::uxtw(3)));        \/\/       prfm    PLDL1KEEP, [x7, w7, uxtw #3]\n@@ -392,1 +398,1 @@\n-    __ prfm(Address(r17, 12288));                      \/\/       prfm    PLDL1KEEP, [x17, 12288]\n+    __ prfm(Address(r12, 12600));                      \/\/       prfm    PLDL1KEEP, [x12, 12600]\n@@ -395,8 +401,8 @@\n-    __ adcw(r1, r24, r3);                              \/\/       adc     w1, w24, w3\n-    __ adcsw(r17, r24, r20);                           \/\/       adcs    w17, w24, w20\n-    __ sbcw(r11, r0, r13);                             \/\/       sbc     w11, w0, w13\n-    __ sbcsw(r28, r10, r7);                            \/\/       sbcs    w28, w10, w7\n-    __ adc(r4, r15, r16);                              \/\/       adc     x4, x15, x16\n-    __ adcs(r2, r12, r20);                             \/\/       adcs    x2, x12, x20\n-    __ sbc(r29, r13, r13);                             \/\/       sbc     x29, x13, x13\n-    __ sbcs(r14, r6, r12);                             \/\/       sbcs    x14, x6, x12\n+    __ adcw(r24, r20, r11);                            \/\/       adc     w24, w20, w11\n+    __ adcsw(r0, r13, r28);                            \/\/       adcs    w0, w13, w28\n+    __ sbcw(r10, r7, r4);                              \/\/       sbc     w10, w7, w4\n+    __ sbcsw(r15, r16, r2);                            \/\/       sbcs    w15, w16, w2\n+    __ adc(r12, r20, r29);                             \/\/       adc     x12, x20, x29\n+    __ adcs(r13, r13, r14);                            \/\/       adcs    x13, x13, x14\n+    __ sbc(r6, r12, r20);                              \/\/       sbc     x6, x12, x20\n+    __ sbcs(r12, r17, r25);                            \/\/       sbcs    x12, x17, x25\n@@ -405,8 +411,8 @@\n-    __ addw(r20, r12, r17, ext::sxtx, 4);              \/\/       add     w20, w12, w17, sxtx #4\n-    __ addsw(r27, r11, r0, ext::uxtx, 3);              \/\/       adds    w27, w11, w0, uxtx #3\n-    __ sub(r7, r1, r9, ext::sxtx, 4);                  \/\/       sub     x7, x1, x9, sxtx #4\n-    __ subsw(r3, r27, r1, ext::uxtb, 3);               \/\/       subs    w3, w27, w1, uxtb #3\n-    __ add(r13, r26, r12, ext::sxth, 4);               \/\/       add     x13, x26, x12, sxth #4\n-    __ adds(r17, r5, r10, ext::sxtb, 2);               \/\/       adds    x17, x5, x10, sxtb #2\n-    __ sub(r30, r8, r15, ext::uxtw, 4);                \/\/       sub     x30, x8, x15, uxtw #4\n-    __ subs(r19, r23, r19, ext::uxth, 4);              \/\/       subs    x19, x23, x19, uxth #4\n+    __ addw(r30, r27, r11, ext::sxtb, 1);              \/\/       add     w30, w27, w11, sxtb #1\n+    __ addsw(r14, r7, r1, ext::sxtw, 2);               \/\/       adds    w14, w7, w1, sxtw #2\n+    __ sub(r29, r3, r27, ext::sxth, 1);                \/\/       sub     x29, x3, x27, sxth #1\n+    __ subsw(r0, r13, r26, ext::sxtx, 2);              \/\/       subs    w0, w13, w26, sxtx #2\n+    __ add(r22, r17, r5, ext::uxtx, 2);                \/\/       add     x22, x17, x5, uxtx #2\n+    __ adds(r17, r30, r8, ext::sxtx, 3);               \/\/       adds    x17, x30, x8, sxtx #3\n+    __ sub(r10, r19, r23, ext::sxtw, 3);               \/\/       sub     x10, x19, x23, sxtw #3\n+    __ subs(r6, r29, r5, ext::uxtw, 3);                \/\/       subs    x6, x29, x5, uxtw #3\n@@ -415,4 +421,4 @@\n-    __ ccmnw(r29, r5, 10u, Assembler::LO);             \/\/       ccmn    w29, w5, #10, LO\n-    __ ccmpw(r9, r13, 11u, Assembler::LO);             \/\/       ccmp    w9, w13, #11, LO\n-    __ ccmn(r10, r4, 6u, Assembler::HS);               \/\/       ccmn    x10, x4, #6, HS\n-    __ ccmp(r12, r2, 12u, Assembler::HI);              \/\/       ccmp    x12, x2, #12, HI\n+    __ ccmnw(r19, r9, 4u, Assembler::HI);              \/\/       ccmn    w19, w9, #4, HI\n+    __ ccmpw(r22, r10, 2u, Assembler::VC);             \/\/       ccmp    w22, w10, #2, VC\n+    __ ccmn(r13, r12, 10u, Assembler::LS);             \/\/       ccmn    x13, x12, #10, LS\n+    __ ccmp(r24, r16, 3u, Assembler::HS);              \/\/       ccmp    x24, x16, #3, HS\n@@ -421,4 +427,4 @@\n-    __ ccmnw(r16, 6, 2, Assembler::VS);                \/\/       ccmn    w16, #6, #2, VS\n-    __ ccmpw(r7, 11, 13, Assembler::VS);               \/\/       ccmp    w7, #11, #13, VS\n-    __ ccmn(r27, 10, 11, Assembler::LS);               \/\/       ccmn    x27, #10, #11, LS\n-    __ ccmp(r3, 13, 13, Assembler::LE);                \/\/       ccmp    x3, #13, #13, LE\n+    __ ccmnw(r7, 11, 13, Assembler::VS);               \/\/       ccmn    w7, #11, #13, VS\n+    __ ccmpw(r27, 10, 11, Assembler::LS);              \/\/       ccmp    w27, #10, #11, LS\n+    __ ccmn(r3, 13, 13, Assembler::LE);                \/\/       ccmn    x3, #13, #13, LE\n+    __ ccmp(r26, 16, 5, Assembler::GT);                \/\/       ccmp    x26, #16, #5, GT\n@@ -427,8 +433,8 @@\n-    __ cselw(r26, r27, r10, Assembler::VS);            \/\/       csel    w26, w27, w10, VS\n-    __ csincw(r10, r21, r28, Assembler::LE);           \/\/       csinc   w10, w21, w28, LE\n-    __ csinvw(r23, r9, r27, Assembler::LE);            \/\/       csinv   w23, w9, w27, LE\n-    __ csnegw(r10, r29, r15, Assembler::LE);           \/\/       csneg   w10, w29, w15, LE\n-    __ csel(r30, r25, r21, Assembler::HS);             \/\/       csel    x30, x25, x21, HS\n-    __ csinc(r0, r17, r21, Assembler::GT);             \/\/       csinc   x0, x17, x21, GT\n-    __ csinv(r16, r21, r20, Assembler::CS);            \/\/       csinv   x16, x21, x20, CS\n-    __ csneg(r19, r30, r3, Assembler::LS);             \/\/       csneg   x19, x30, x3, LS\n+    __ cselw(r10, r21, r28, Assembler::LE);            \/\/       csel    w10, w21, w28, LE\n+    __ csincw(r23, r9, r27, Assembler::LE);            \/\/       csinc   w23, w9, w27, LE\n+    __ csinvw(r10, r29, r15, Assembler::LE);           \/\/       csinv   w10, w29, w15, LE\n+    __ csnegw(r30, r25, r21, Assembler::HS);           \/\/       csneg   w30, w25, w21, HS\n+    __ csel(r0, r17, r21, Assembler::GT);              \/\/       csel    x0, x17, x21, GT\n+    __ csinc(r16, r21, r20, Assembler::CS);            \/\/       csinc   x16, x21, x20, CS\n+    __ csinv(r19, r30, r3, Assembler::LS);             \/\/       csinv   x19, x30, x3, LS\n+    __ csneg(r19, r11, r24, Assembler::EQ);            \/\/       csneg   x19, x11, x24, EQ\n@@ -437,23 +443,23 @@\n-    __ rbitw(r19, r11);                                \/\/       rbit    w19, w11\n-    __ rev16w(r24, r0);                                \/\/       rev16   w24, w0\n-    __ revw(r27, r25);                                 \/\/       rev     w27, w25\n-    __ clzw(r14, r3);                                  \/\/       clz     w14, w3\n-    __ clsw(r14, r17);                                 \/\/       cls     w14, w17\n-    __ rbit(r7, r15);                                  \/\/       rbit    x7, x15\n-    __ rev16(r24, r28);                                \/\/       rev16   x24, x28\n-    __ rev32(r17, r25);                                \/\/       rev32   x17, x25\n-    __ rev(r2, r26);                                   \/\/       rev     x2, x26\n-    __ clz(r28, r5);                                   \/\/       clz     x28, x5\n-    __ cls(r25, r26);                                  \/\/       cls     x25, x26\n-    __ pacia(r27, r16);                                \/\/       pacia   x27, x16\n-    __ pacib(r17, r6);                                 \/\/       pacib   x17, x6\n-    __ pacda(r21, r12);                                \/\/       pacda   x21, x12\n-    __ pacdb(r0, r4);                                  \/\/       pacdb   x0, x4\n-    __ autia(r12, r27);                                \/\/       autia   x12, x27\n-    __ autib(r17, r28);                                \/\/       autib   x17, x28\n-    __ autda(r28, r2);                                 \/\/       autda   x28, x2\n-    __ autdb(r17, r10);                                \/\/       autdb   x17, x10\n-    __ braa(r15, r14);                                 \/\/       braa    x15, x14\n-    __ brab(r14, r3);                                  \/\/       brab    x14, x3\n-    __ blraa(r25, r15);                                \/\/       blraa   x25, x15\n-    __ blrab(r19, r14);                                \/\/       blrab   x19, x14\n+    __ rbitw(r27, r25);                                \/\/       rbit    w27, w25\n+    __ rev16w(r14, r3);                                \/\/       rev16   w14, w3\n+    __ revw(r14, r17);                                 \/\/       rev     w14, w17\n+    __ clzw(r7, r15);                                  \/\/       clz     w7, w15\n+    __ clsw(r24, r28);                                 \/\/       cls     w24, w28\n+    __ rbit(r17, r25);                                 \/\/       rbit    x17, x25\n+    __ rev16(r2, r26);                                 \/\/       rev16   x2, x26\n+    __ rev32(r28, r5);                                 \/\/       rev32   x28, x5\n+    __ rev(r25, r26);                                  \/\/       rev     x25, x26\n+    __ clz(r27, r16);                                  \/\/       clz     x27, x16\n+    __ cls(r17, r6);                                   \/\/       cls     x17, x6\n+    __ pacia(r21, r12);                                \/\/       pacia   x21, x12\n+    __ pacib(r0, r4);                                  \/\/       pacib   x0, x4\n+    __ pacda(r12, r27);                                \/\/       pacda   x12, x27\n+    __ pacdb(r17, r28);                                \/\/       pacdb   x17, x28\n+    __ autia(r28, r2);                                 \/\/       autia   x28, x2\n+    __ autib(r17, r10);                                \/\/       autib   x17, x10\n+    __ autda(r15, r14);                                \/\/       autda   x15, x14\n+    __ autdb(r14, r3);                                 \/\/       autdb   x14, x3\n+    __ braa(r25, r15);                                 \/\/       braa    x25, x15\n+    __ brab(r19, r14);                                 \/\/       brab    x19, x14\n+    __ blraa(r5, r16);                                 \/\/       blraa   x5, x16\n+    __ blrab(r4, r26);                                 \/\/       blrab   x4, x26\n@@ -462,14 +468,14 @@\n-    __ udivw(r5, r16, r4);                             \/\/       udiv    w5, w16, w4\n-    __ sdivw(r26, r25, r4);                            \/\/       sdiv    w26, w25, w4\n-    __ lslvw(r2, r2, r12);                             \/\/       lslv    w2, w2, w12\n-    __ lsrvw(r29, r17, r8);                            \/\/       lsrv    w29, w17, w8\n-    __ asrvw(r7, r3, r4);                              \/\/       asrv    w7, w3, w4\n-    __ rorvw(r25, r4, r26);                            \/\/       rorv    w25, w4, w26\n-    __ udiv(r25, r4, r17);                             \/\/       udiv    x25, x4, x17\n-    __ sdiv(r0, r26, r17);                             \/\/       sdiv    x0, x26, x17\n-    __ lslv(r23, r15, r21);                            \/\/       lslv    x23, x15, x21\n-    __ lsrv(r28, r17, r27);                            \/\/       lsrv    x28, x17, x27\n-    __ asrv(r10, r3, r0);                              \/\/       asrv    x10, x3, x0\n-    __ rorv(r7, r25, r9);                              \/\/       rorv    x7, x25, x9\n-    __ umulh(r6, r15, r29);                            \/\/       umulh   x6, x15, x29\n-    __ smulh(r15, r10, r2);                            \/\/       smulh   x15, x10, x2\n+    __ udivw(r25, r4, r2);                             \/\/       udiv    w25, w4, w2\n+    __ sdivw(r2, r12, r29);                            \/\/       sdiv    w2, w12, w29\n+    __ lslvw(r17, r8, r7);                             \/\/       lslv    w17, w8, w7\n+    __ lsrvw(r3, r4, r25);                             \/\/       lsrv    w3, w4, w25\n+    __ asrvw(r4, r26, r25);                            \/\/       asrv    w4, w26, w25\n+    __ rorvw(r4, r17, r0);                             \/\/       rorv    w4, w17, w0\n+    __ udiv(r26, r17, r23);                            \/\/       udiv    x26, x17, x23\n+    __ sdiv(r15, r21, r28);                            \/\/       sdiv    x15, x21, x28\n+    __ lslv(r17, r27, r10);                            \/\/       lslv    x17, x27, x10\n+    __ lsrv(r3, r0, r7);                               \/\/       lsrv    x3, x0, x7\n+    __ asrv(r25, r9, r6);                              \/\/       asrv    x25, x9, x6\n+    __ rorv(r15, r29, r15);                            \/\/       rorv    x15, x29, x15\n+    __ umulh(r10, r2, r17);                            \/\/       umulh   x10, x2, x17\n+    __ smulh(r7, r11, r11);                            \/\/       smulh   x7, x11, x11\n@@ -478,8 +484,8 @@\n-    __ maddw(r17, r7, r11, r11);                       \/\/       madd    w17, w7, w11, w11\n-    __ msubw(r23, r7, r29, r23);                       \/\/       msub    w23, w7, w29, w23\n-    __ madd(r14, r27, r11, r11);                       \/\/       madd    x14, x27, x11, x11\n-    __ msub(r4, r24, r12, r15);                        \/\/       msub    x4, x24, x12, x15\n-    __ smaddl(r14, r20, r11, r28);                     \/\/       smaddl  x14, w20, w11, x28\n-    __ smsubl(r13, r11, r12, r23);                     \/\/       smsubl  x13, w11, w12, x23\n-    __ umaddl(r30, r26, r14, r9);                      \/\/       umaddl  x30, w26, w14, x9\n-    __ umsubl(r13, r10, r7, r5);                       \/\/       umsubl  x13, w10, w7, x5\n+    __ maddw(r23, r7, r29, r23);                       \/\/       madd    w23, w7, w29, w23\n+    __ msubw(r14, r27, r11, r11);                      \/\/       msub    w14, w27, w11, w11\n+    __ madd(r4, r24, r12, r15);                        \/\/       madd    x4, x24, x12, x15\n+    __ msub(r14, r20, r11, r28);                       \/\/       msub    x14, x20, x11, x28\n+    __ smaddl(r13, r11, r12, r23);                     \/\/       smaddl  x13, w11, w12, x23\n+    __ smsubl(r30, r26, r14, r9);                      \/\/       smsubl  x30, w26, w14, x9\n+    __ umaddl(r13, r10, r7, r5);                       \/\/       umaddl  x13, w10, w7, x5\n+    __ umsubl(r29, r15, r3, r11);                      \/\/       umsubl  x29, w15, w3, x11\n@@ -488,24 +494,24 @@\n-    __ fabdh(v30, v15, v3);                            \/\/       fabd    h30, h15, h3\n-    __ fmulh(v12, v12, v16);                           \/\/       fmul    h12, h12, h16\n-    __ fdivh(v31, v31, v18);                           \/\/       fdiv    h31, h31, h18\n-    __ faddh(v19, v21, v16);                           \/\/       fadd    h19, h21, h16\n-    __ fsubh(v15, v10, v21);                           \/\/       fsub    h15, h10, h21\n-    __ fmaxh(v2, v10, v28);                            \/\/       fmax    h2, h10, h28\n-    __ fminh(v7, v30, v31);                            \/\/       fmin    h7, h30, h31\n-    __ fnmulh(v18, v1, v2);                            \/\/       fnmul   h18, h1, h2\n-    __ fabds(v6, v10, v3);                             \/\/       fabd    s6, s10, s3\n-    __ fmuls(v25, v11, v7);                            \/\/       fmul    s25, s11, s7\n-    __ fdivs(v1, v12, v0);                             \/\/       fdiv    s1, s12, s0\n-    __ fadds(v3, v19, v29);                            \/\/       fadd    s3, s19, s29\n-    __ fsubs(v6, v23, v6);                             \/\/       fsub    s6, s23, s6\n-    __ fmaxs(v0, v28, v27);                            \/\/       fmax    s0, s28, s27\n-    __ fmins(v2, v5, v7);                              \/\/       fmin    s2, s5, s7\n-    __ fnmuls(v29, v12, v25);                          \/\/       fnmul   s29, s12, s25\n-    __ fabdd(v13, v12, v24);                           \/\/       fabd    d13, d12, d24\n-    __ fmuld(v19, v8, v18);                            \/\/       fmul    d19, d8, d18\n-    __ fdivd(v22, v26, v21);                           \/\/       fdiv    d22, d26, d21\n-    __ faddd(v20, v19, v2);                            \/\/       fadd    d20, d19, d2\n-    __ fsubd(v30, v22, v8);                            \/\/       fsub    d30, d22, d8\n-    __ fmaxd(v22, v19, v21);                           \/\/       fmax    d22, d19, d21\n-    __ fmind(v12, v18, v21);                           \/\/       fmin    d12, d18, d21\n-    __ fnmuld(v6, v16, v3);                            \/\/       fnmul   d6, d16, d3\n+    __ fabdh(v12, v16, v31);                           \/\/       fabd    h12, h16, h31\n+    __ fmulh(v31, v18, v19);                           \/\/       fmul    h31, h18, h19\n+    __ fdivh(v21, v16, v15);                           \/\/       fdiv    h21, h16, h15\n+    __ faddh(v10, v21, v2);                            \/\/       fadd    h10, h21, h2\n+    __ fsubh(v10, v28, v7);                            \/\/       fsub    h10, h28, h7\n+    __ fmaxh(v30, v31, v18);                           \/\/       fmax    h30, h31, h18\n+    __ fminh(v1, v2, v6);                              \/\/       fmin    h1, h2, h6\n+    __ fnmulh(v10, v3, v25);                           \/\/       fnmul   h10, h3, h25\n+    __ fabds(v11, v7, v1);                             \/\/       fabd    s11, s7, s1\n+    __ fmuls(v12, v0, v3);                             \/\/       fmul    s12, s0, s3\n+    __ fdivs(v19, v29, v6);                            \/\/       fdiv    s19, s29, s6\n+    __ fadds(v23, v6, v0);                             \/\/       fadd    s23, s6, s0\n+    __ fsubs(v28, v27, v2);                            \/\/       fsub    s28, s27, s2\n+    __ fmaxs(v5, v7, v29);                             \/\/       fmax    s5, s7, s29\n+    __ fmins(v12, v25, v13);                           \/\/       fmin    s12, s25, s13\n+    __ fnmuls(v12, v24, v19);                          \/\/       fnmul   s12, s24, s19\n+    __ fabdd(v8, v18, v22);                            \/\/       fabd    d8, d18, d22\n+    __ fmuld(v26, v21, v20);                           \/\/       fmul    d26, d21, d20\n+    __ fdivd(v19, v2, v30);                            \/\/       fdiv    d19, d2, d30\n+    __ faddd(v22, v8, v22);                            \/\/       fadd    d22, d8, d22\n+    __ fsubd(v19, v21, v12);                           \/\/       fsub    d19, d21, d12\n+    __ fmaxd(v18, v21, v6);                            \/\/       fmax    d18, d21, d6\n+    __ fmind(v16, v3, v3);                             \/\/       fmin    d16, d3, d3\n+    __ fnmuld(v29, v3, v28);                           \/\/       fnmul   d29, d3, d28\n@@ -514,4 +520,3 @@\n-    __ fmaddh(v3, v29, v3, v28);                       \/\/       fmadd   h3, h29, h3, h28\n-    __ fmadds(v15, v14, v10, v13);                     \/\/       fmadd   s15, s14, s10, s13\n-    __ fmsubs(v12, v18, v10, v26);                     \/\/       fmsub   s12, s18, s10, s26\n-    __ fnmadds(v7, v7, v15, v29);                      \/\/       fnmadd  s7, s7, s15, s29\n+    __ fmaddh(v15, v14, v10, v13);                     \/\/       fmadd   h15, h14, h10, h13\n+    __ fmadds(v12, v18, v10, v26);                     \/\/       fmadd   s12, s18, s10, s26\n+    __ fmsubs(v7, v7, v15, v29);                       \/\/       fmsub   s7, s7, s15, s29\n@@ -519,3 +524,3 @@\n-    __ fmaddd(v24, v14, v13, v8);                      \/\/       fmadd   d24, d14, d13, d8\n-    __ fmsubd(v15, v7, v9, v20);                       \/\/       fmsub   d15, d7, d9, d20\n-    __ fnmaddd(v19, v29, v31, v16);                    \/\/       fnmadd  d19, d29, d31, d16\n+    __ fnmadds(v24, v14, v13, v8);                     \/\/       fnmadd  s24, s14, s13, s8\n+    __ fmaddd(v15, v7, v9, v20);                       \/\/       fmadd   d15, d7, d9, d20\n+    __ fmsubd(v19, v29, v31, v16);                     \/\/       fmsub   d19, d29, d31, d16\n@@ -523,0 +528,1 @@\n+    __ fnmaddd(v30, v4, v1, v27);                      \/\/       fnmadd  d30, d4, d1, d27\n@@ -525,13 +531,13 @@\n-    __ fmovs(v30, v4);                                 \/\/       fmov    s30, s4\n-    __ fabss(v1, v27);                                 \/\/       fabs    s1, s27\n-    __ fnegs(v25, v24);                                \/\/       fneg    s25, s24\n-    __ fsqrts(v14, v21);                               \/\/       fsqrt   s14, s21\n-    __ fcvts(v13, v6);                                 \/\/       fcvt    d13, s6\n-    __ fcvtsh(v12, v25);                               \/\/       fcvt    h12, s25\n-    __ fcvths(v25, v30);                               \/\/       fcvt    s25, h30\n-    __ fmovd(v28, v21);                                \/\/       fmov    d28, d21\n-    __ fabsd(v16, v23);                                \/\/       fabs    d16, d23\n-    __ fnegd(v5, v29);                                 \/\/       fneg    d5, d29\n-    __ fsqrtd(v22, v19);                               \/\/       fsqrt   d22, d19\n-    __ fcvtd(v13, v20);                                \/\/       fcvt    s13, d20\n-    __ fsqrth(v19, v28);                               \/\/       fsqrt   h19, h28\n+    __ fmovs(v25, v24);                                \/\/       fmov    s25, s24\n+    __ fabss(v14, v21);                                \/\/       fabs    s14, s21\n+    __ fnegs(v13, v6);                                 \/\/       fneg    s13, s6\n+    __ fsqrts(v12, v25);                               \/\/       fsqrt   s12, s25\n+    __ fcvts(v25, v30);                                \/\/       fcvt    d25, s30\n+    __ fcvtsh(v28, v21);                               \/\/       fcvt    h28, s21\n+    __ fcvths(v16, v23);                               \/\/       fcvt    s16, h23\n+    __ fmovd(v5, v29);                                 \/\/       fmov    d5, d29\n+    __ fabsd(v22, v19);                                \/\/       fabs    d22, d19\n+    __ fnegd(v13, v20);                                \/\/       fneg    d13, d20\n+    __ fsqrtd(v19, v28);                               \/\/       fsqrt   d19, d28\n+    __ fcvtd(v18, v6);                                 \/\/       fcvt    s18, d6\n+    __ fsqrth(v14, v7);                                \/\/       fsqrt   h14, h7\n@@ -540,16 +546,16 @@\n-    __ fcvtzsw(r17, v6);                               \/\/       fcvtzs  w17, s6\n-    __ fcvtzs(r13, v7);                                \/\/       fcvtzs  x13, s7\n-    __ fcvtzdw(r28, v26);                              \/\/       fcvtzs  w28, d26\n-    __ fcvtzd(r17, v6);                                \/\/       fcvtzs  x17, d6\n-    __ scvtfws(v1, r4);                                \/\/       scvtf   s1, w4\n-    __ scvtfs(v14, r20);                               \/\/       scvtf   s14, x20\n-    __ scvtfwd(v7, r21);                               \/\/       scvtf   d7, w21\n-    __ scvtfd(v27, r23);                               \/\/       scvtf   d27, x23\n-    __ fcvtassw(r13, v20);                             \/\/       fcvtas  w13, s20\n-    __ fcvtasd(r30, v28);                              \/\/       fcvtas  x30, d28\n-    __ fcvtmssw(r10, v21);                             \/\/       fcvtms  w10, s21\n-    __ fcvtmsd(r5, v17);                               \/\/       fcvtms  x5, d17\n-    __ fmovs(r11, v14);                                \/\/       fmov    w11, s14\n-    __ fmovd(r13, v21);                                \/\/       fmov    x13, d21\n-    __ fmovs(v27, r14);                                \/\/       fmov    s27, w14\n-    __ fmovd(v4, r23);                                 \/\/       fmov    d4, x23\n+    __ fcvtzsw(r28, v26);                              \/\/       fcvtzs  w28, s26\n+    __ fcvtzs(r17, v6);                                \/\/       fcvtzs  x17, s6\n+    __ fcvtzdw(r1, v4);                                \/\/       fcvtzs  w1, d4\n+    __ fcvtzd(r13, v21);                               \/\/       fcvtzs  x13, d21\n+    __ scvtfws(v7, r21);                               \/\/       scvtf   s7, w21\n+    __ scvtfs(v27, r23);                               \/\/       scvtf   s27, x23\n+    __ scvtfwd(v13, r20);                              \/\/       scvtf   d13, w20\n+    __ scvtfd(v31, r27);                               \/\/       scvtf   d31, x27\n+    __ fcvtassw(r10, v21);                             \/\/       fcvtas  w10, s21\n+    __ fcvtasd(r5, v17);                               \/\/       fcvtas  x5, d17\n+    __ fcvtmssw(r11, v14);                             \/\/       fcvtms  w11, s14\n+    __ fcvtmsd(r13, v21);                              \/\/       fcvtms  x13, d21\n+    __ fmovs(r26, v14);                                \/\/       fmov    w26, s14\n+    __ fmovd(r4, v24);                                 \/\/       fmov    x4, d24\n+    __ fmovs(v24, r29);                                \/\/       fmov    s24, w29\n+    __ fmovd(v12, r14);                                \/\/       fmov    d12, x14\n@@ -558,4 +564,4 @@\n-    __ fcmps(v24, v30);                                \/\/       fcmp    s24, s30\n-    __ fcmpd(v12, v14);                                \/\/       fcmp    d12, d14\n-    __ fcmps(v17, 0.0);                                \/\/       fcmp    s17, #0.0\n-    __ fcmpd(v28, 0.0);                                \/\/       fcmp    d28, #0.0\n+    __ fcmps(v17, v28);                                \/\/       fcmp    s17, s28\n+    __ fcmpd(v22, v0);                                 \/\/       fcmp    d22, d0\n+    __ fcmps(v6, 0.0);                                 \/\/       fcmp    s6, #0.0\n+    __ fcmpd(v27, 0.0);                                \/\/       fcmp    d27, #0.0\n@@ -564,5 +570,5 @@\n-    __ stpw(r0, r6, Address(r26, 16));                 \/\/       stp     w0, w6, [x26, #16]\n-    __ ldpw(r0, r30, Address(r6, -32));                \/\/       ldp     w0, w30, [x6, #-32]\n-    __ ldpsw(r16, r2, Address(r11, -208));             \/\/       ldpsw   x16, x2, [x11, #-208]\n-    __ stp(r15, r0, Address(r12, 128));                \/\/       stp     x15, x0, [x12, #128]\n-    __ ldp(r7, r30, Address(r23, 32));                 \/\/       ldp     x7, x30, [x23, #32]\n+    __ stpw(r27, r12, Address(r6, -32));               \/\/       stp     w27, w12, [x6, #-32]\n+    __ ldpw(r14, r11, Address(r19, -256));             \/\/       ldp     w14, w11, [x19, #-256]\n+    __ ldpsw(r0, r12, Address(r15, -48));              \/\/       ldpsw   x0, x12, [x15, #-48]\n+    __ stp(r9, r23, Address(r23, 32));                 \/\/       stp     x9, x23, [x23, #32]\n+    __ ldp(r15, r4, Address(r26, -176));               \/\/       ldp     x15, x4, [x26, #-176]\n@@ -571,5 +577,5 @@\n-    __ stpw(r26, r15, Address(__ pre(r7, -256)));      \/\/       stp     w26, w15, [x7, #-256]!\n-    __ ldpw(r11, r15, Address(__ pre(r10, -32)));      \/\/       ldp     w11, w15, [x10, #-32]!\n-    __ ldpsw(r19, r16, Address(__ pre(r1, 64)));       \/\/       ldpsw   x19, x16, [x1, #64]!\n-    __ stp(r14, r9, Address(__ pre(r0, 128)));         \/\/       stp     x14, x9, [x0, #128]!\n-    __ ldp(r27, r3, Address(__ pre(r12, -96)));        \/\/       ldp     x27, x3, [x12, #-96]!\n+    __ stpw(r17, r8, Address(__ pre(r6, -160)));       \/\/       stp     w17, w8, [x6, #-160]!\n+    __ ldpw(r7, r2, Address(__ pre(r4, -112)));        \/\/       ldp     w7, w2, [x4, #-112]!\n+    __ ldpsw(r14, r9, Address(__ pre(r22, -16)));      \/\/       ldpsw   x14, x9, [x22, #-16]!\n+    __ stp(r13, r20, Address(__ pre(r24, -256)));      \/\/       stp     x13, x20, [x24, #-256]!\n+    __ ldp(r8, r11, Address(__ pre(r10, 96)));         \/\/       ldp     x8, x11, [x10, #96]!\n@@ -578,5 +584,5 @@\n-    __ stpw(r8, r11, Address(__ post(r12, -256)));     \/\/       stp     w8, w11, [x12], #-256\n-    __ ldpw(r10, r16, Address(__ post(r4, 64)));       \/\/       ldp     w10, w16, [x4], #64\n-    __ ldpsw(r10, r30, Address(__ post(r19, -64)));    \/\/       ldpsw   x10, x30, [x19], #-64\n-    __ stp(r24, r2, Address(__ post(r15, -96)));       \/\/       stp     x24, x2, [x15], #-96\n-    __ ldp(r24, r10, Address(__ post(r16, 80)));       \/\/       ldp     x24, x10, [x16], #80\n+    __ stpw(r24, r5, Address(__ post(r16, -112)));     \/\/       stp     w24, w5, [x16], #-112\n+    __ ldpw(r0, r26, Address(__ post(r9, -128)));      \/\/       ldp     w0, w26, [x9], #-128\n+    __ ldpsw(r24, r2, Address(__ post(r17, -128)));    \/\/       ldpsw   x24, x2, [x17], #-128\n+    __ stp(r26, r17, Address(__ post(r14, -48)));      \/\/       stp     x26, x17, [x14], #-48\n+    __ ldp(r30, r21, Address(__ post(r29, 48)));       \/\/       ldp     x30, x21, [x29], #48\n@@ -585,4 +591,4 @@\n-    __ stnpw(r30, r21, Address(r29, 16));              \/\/       stnp    w30, w21, [x29, #16]\n-    __ ldnpw(r8, r30, Address(r10, -112));             \/\/       ldnp    w8, w30, [x10, #-112]\n-    __ stnp(r30, r26, Address(r6, -128));              \/\/       stnp    x30, x26, [x6, #-128]\n-    __ ldnp(r24, r2, Address(r20, 64));                \/\/       ldnp    x24, x2, [x20, #64]\n+    __ stnpw(r17, r23, Address(r10, -112));            \/\/       stnp    w17, w23, [x10, #-112]\n+    __ ldnpw(r26, r6, Address(r30, -160));             \/\/       ldnp    w26, w6, [x30, #-160]\n+    __ stnp(r30, r8, Address(r20, 64));                \/\/       stnp    x30, x8, [x20, #64]\n+    __ ldnp(r22, r29, Address(r9, 48));                \/\/       ldnp    x22, x29, [x9, #48]\n@@ -591,22 +597,22 @@\n-    __ ld1(v31, __ T8B, Address(r25));                 \/\/       ld1     {v31.8B}, [x25]\n-    __ ld1(v5, v6, __ T16B, Address(__ post(r15, 32))); \/\/      ld1     {v5.16B, v6.16B}, [x15], 32\n-    __ ld1(v10, v11, v12, __ T1D, Address(__ post(r7, r13))); \/\/        ld1     {v10.1D, v11.1D, v12.1D}, [x7], x13\n-    __ ld1(v13, v14, v15, v16, __ T8H, Address(__ post(r16, 64))); \/\/   ld1     {v13.8H, v14.8H, v15.8H, v16.8H}, [x16], 64\n-    __ ld1r(v7, __ T8B, Address(r17));                 \/\/       ld1r    {v7.8B}, [x17]\n-    __ ld1r(v16, __ T4S, Address(__ post(r25, 4)));    \/\/       ld1r    {v16.4S}, [x25], 4\n-    __ ld1r(v11, __ T1D, Address(__ post(r3, r7)));    \/\/       ld1r    {v11.1D}, [x3], x7\n-    __ ld2(v13, v14, __ T2D, Address(r7));             \/\/       ld2     {v13.2D, v14.2D}, [x7]\n-    __ ld2(v9, v10, __ T4H, Address(__ post(r27, 16))); \/\/      ld2     {v9.4H, v10.4H}, [x27], 16\n-    __ ld2r(v6, v7, __ T16B, Address(r26));            \/\/       ld2r    {v6.16B, v7.16B}, [x26]\n-    __ ld2r(v23, v24, __ T2S, Address(__ post(r16, 8))); \/\/     ld2r    {v23.2S, v24.2S}, [x16], 8\n-    __ ld2r(v6, v7, __ T2D, Address(__ post(r13, r8))); \/\/      ld2r    {v6.2D, v7.2D}, [x13], x8\n-    __ ld3(v20, v21, v22, __ T4S, Address(__ post(r1, r26))); \/\/        ld3     {v20.4S, v21.4S, v22.4S}, [x1], x26\n-    __ ld3(v15, v16, v17, __ T2S, Address(r15));       \/\/       ld3     {v15.2S, v16.2S, v17.2S}, [x15]\n-    __ ld3r(v29, v30, v31, __ T8H, Address(r22));      \/\/       ld3r    {v29.8H, v30.8H, v31.8H}, [x22]\n-    __ ld3r(v6, v7, v8, __ T4S, Address(__ post(r10, 12))); \/\/  ld3r    {v6.4S, v7.4S, v8.4S}, [x10], 12\n-    __ ld3r(v15, v16, v17, __ T1D, Address(__ post(r6, r15))); \/\/       ld3r    {v15.1D, v16.1D, v17.1D}, [x6], x15\n-    __ ld4(v6, v7, v8, v9, __ T8H, Address(__ post(r10, 64))); \/\/       ld4     {v6.8H, v7.8H, v8.8H, v9.8H}, [x10], 64\n-    __ ld4(v11, v12, v13, v14, __ T8B, Address(__ post(r3, r7))); \/\/    ld4     {v11.8B, v12.8B, v13.8B, v14.8B}, [x3], x7\n-    __ ld4r(v12, v13, v14, v15, __ T8B, Address(r25)); \/\/       ld4r    {v12.8B, v13.8B, v14.8B, v15.8B}, [x25]\n-    __ ld4r(v11, v12, v13, v14, __ T4H, Address(__ post(r15, 8))); \/\/   ld4r    {v11.4H, v12.4H, v13.4H, v14.4H}, [x15], 8\n-    __ ld4r(v30, v31, v0, v1, __ T2S, Address(__ post(r6, r28))); \/\/    ld4r    {v30.2S, v31.2S, v0.2S, v1.2S}, [x6], x28\n+    __ ld1(v13, __ T8B, Address(r1));                  \/\/       ld1     {v13.8B}, [x1]\n+    __ ld1(v1, v2, __ T16B, Address(__ post(r16, 32))); \/\/      ld1     {v1.16B, v2.16B}, [x16], 32\n+    __ ld1(v22, v23, v24, __ T1D, Address(__ post(r25, r19))); \/\/       ld1     {v22.1D, v23.1D, v24.1D}, [x25], x19\n+    __ ld1(v25, v26, v27, v28, __ T8H, Address(__ post(r26, 64))); \/\/   ld1     {v25.8H, v26.8H, v27.8H, v28.8H}, [x26], 64\n+    __ ld1r(v9, __ T8B, Address(r15));                 \/\/       ld1r    {v9.8B}, [x15]\n+    __ ld1r(v12, __ T4S, Address(__ post(r25, 4)));    \/\/       ld1r    {v12.4S}, [x25], 4\n+    __ ld1r(v4, __ T1D, Address(__ post(r14, r29)));   \/\/       ld1r    {v4.1D}, [x14], x29\n+    __ ld2(v17, v18, __ T2D, Address(r17));            \/\/       ld2     {v17.2D, v18.2D}, [x17]\n+    __ ld2(v23, v24, __ T4H, Address(__ post(r27, 16))); \/\/     ld2     {v23.4H, v24.4H}, [x27], 16\n+    __ ld2r(v2, v3, __ T16B, Address(r24));            \/\/       ld2r    {v2.16B, v3.16B}, [x24]\n+    __ ld2r(v11, v12, __ T2S, Address(__ post(r0, 8))); \/\/      ld2r    {v11.2S, v12.2S}, [x0], 8\n+    __ ld2r(v2, v3, __ T2D, Address(__ post(r12, r22))); \/\/     ld2r    {v2.2D, v3.2D}, [x12], x22\n+    __ ld3(v21, v22, v23, __ T4S, Address(__ post(r13, r13))); \/\/       ld3     {v21.4S, v22.4S, v23.4S}, [x13], x13\n+    __ ld3(v12, v13, v14, __ T2S, Address(r11));       \/\/       ld3     {v12.2S, v13.2S, v14.2S}, [x11]\n+    __ ld3r(v18, v19, v20, __ T8H, Address(r14));      \/\/       ld3r    {v18.8H, v19.8H, v20.8H}, [x14]\n+    __ ld3r(v25, v26, v27, __ T4S, Address(__ post(r21, 12))); \/\/       ld3r    {v25.4S, v26.4S, v27.4S}, [x21], 12\n+    __ ld3r(v20, v21, v22, __ T1D, Address(__ post(r16, r27))); \/\/      ld3r    {v20.1D, v21.1D, v22.1D}, [x16], x27\n+    __ ld4(v0, v1, v2, v3, __ T8H, Address(__ post(r1, 64))); \/\/        ld4     {v0.8H, v1.8H, v2.8H, v3.8H}, [x1], 64\n+    __ ld4(v0, v1, v2, v3, __ T8B, Address(__ post(r27, r29))); \/\/      ld4     {v0.8B, v1.8B, v2.8B, v3.8B}, [x27], x29\n+    __ ld4r(v18, v19, v20, v21, __ T8B, Address(r17)); \/\/       ld4r    {v18.8B, v19.8B, v20.8B, v21.8B}, [x17]\n+    __ ld4r(v5, v6, v7, v8, __ T4H, Address(__ post(r24, 8))); \/\/       ld4r    {v5.4H, v6.4H, v7.4H, v8.4H}, [x24], 8\n+    __ ld4r(v28, v29, v30, v31, __ T2S, Address(__ post(r5, r20))); \/\/  ld4r    {v28.2S, v29.2S, v30.2S, v31.2S}, [x5], x20\n@@ -615,6 +621,6 @@\n-    __ addv(v27, __ T8B, v28);                         \/\/       addv    b27, v28.8B\n-    __ addv(v28, __ T16B, v29);                        \/\/       addv    b28, v29.16B\n-    __ addv(v1, __ T4H, v2);                           \/\/       addv    h1, v2.4H\n-    __ addv(v28, __ T8H, v29);                         \/\/       addv    h28, v29.8H\n-    __ addv(v1, __ T4S, v2);                           \/\/       addv    s1, v2.4S\n-    __ smaxv(v20, __ T8B, v21);                        \/\/       smaxv   b20, v21.8B\n+    __ addv(v1, __ T8B, v2);                           \/\/       addv    b1, v2.8B\n+    __ addv(v20, __ T16B, v21);                        \/\/       addv    b20, v21.16B\n+    __ addv(v29, __ T4H, v30);                         \/\/       addv    h29, v30.4H\n+    __ addv(v16, __ T8H, v17);                         \/\/       addv    h16, v17.8H\n+    __ addv(v13, __ T4S, v14);                         \/\/       addv    s13, v14.4S\n+    __ smaxv(v10, __ T8B, v11);                        \/\/       smaxv   b10, v11.8B\n@@ -622,19 +628,19 @@\n-    __ smaxv(v16, __ T4H, v17);                        \/\/       smaxv   h16, v17.4H\n-    __ smaxv(v13, __ T8H, v14);                        \/\/       smaxv   h13, v14.8H\n-    __ smaxv(v10, __ T4S, v11);                        \/\/       smaxv   s10, v11.4S\n-    __ fmaxv(v29, __ T4S, v30);                        \/\/       fmaxv   s29, v30.4S\n-    __ sminv(v29, __ T8B, v30);                        \/\/       sminv   b29, v30.8B\n-    __ uminv(v19, __ T8B, v20);                        \/\/       uminv   b19, v20.8B\n-    __ sminv(v22, __ T16B, v23);                       \/\/       sminv   b22, v23.16B\n-    __ uminv(v10, __ T16B, v11);                       \/\/       uminv   b10, v11.16B\n-    __ sminv(v4, __ T4H, v5);                          \/\/       sminv   h4, v5.4H\n-    __ uminv(v31, __ T4H, v0);                         \/\/       uminv   h31, v0.4H\n-    __ sminv(v21, __ T8H, v22);                        \/\/       sminv   h21, v22.8H\n-    __ uminv(v8, __ T8H, v9);                          \/\/       uminv   h8, v9.8H\n-    __ sminv(v31, __ T4S, v0);                         \/\/       sminv   s31, v0.4S\n-    __ uminv(v19, __ T4S, v20);                        \/\/       uminv   s19, v20.4S\n-    __ fminv(v10, __ T4S, v11);                        \/\/       fminv   s10, v11.4S\n-    __ fmaxp(v28, v29, __ S);                          \/\/       fmaxp   s28, v29.2S\n-    __ fmaxp(v2, v3, __ D);                            \/\/       fmaxp   d2, v3.2D\n-    __ fminp(v25, v26, __ S);                          \/\/       fminp   s25, v26.2S\n-    __ fminp(v5, v6, __ D);                            \/\/       fminp   d5, v6.2D\n+    __ smaxv(v29, __ T4H, v30);                        \/\/       smaxv   h29, v30.4H\n+    __ smaxv(v19, __ T8H, v20);                        \/\/       smaxv   h19, v20.8H\n+    __ smaxv(v22, __ T4S, v23);                        \/\/       smaxv   s22, v23.4S\n+    __ fmaxv(v10, __ T4S, v11);                        \/\/       fmaxv   s10, v11.4S\n+    __ sminv(v4, __ T8B, v5);                          \/\/       sminv   b4, v5.8B\n+    __ uminv(v31, __ T8B, v0);                         \/\/       uminv   b31, v0.8B\n+    __ sminv(v21, __ T16B, v22);                       \/\/       sminv   b21, v22.16B\n+    __ uminv(v8, __ T16B, v9);                         \/\/       uminv   b8, v9.16B\n+    __ sminv(v31, __ T4H, v0);                         \/\/       sminv   h31, v0.4H\n+    __ uminv(v19, __ T4H, v20);                        \/\/       uminv   h19, v20.4H\n+    __ sminv(v10, __ T8H, v11);                        \/\/       sminv   h10, v11.8H\n+    __ uminv(v28, __ T8H, v29);                        \/\/       uminv   h28, v29.8H\n+    __ sminv(v2, __ T4S, v3);                          \/\/       sminv   s2, v3.4S\n+    __ uminv(v25, __ T4S, v26);                        \/\/       uminv   s25, v26.4S\n+    __ fminv(v5, __ T4S, v6);                          \/\/       fminv   s5, v6.4S\n+    __ fmaxp(v3, v4, __ S);                            \/\/       fmaxp   s3, v4.2S\n+    __ fmaxp(v8, v9, __ D);                            \/\/       fmaxp   d8, v9.2D\n+    __ fminp(v22, v23, __ S);                          \/\/       fminp   s22, v23.2S\n+    __ fminp(v19, v20, __ D);                          \/\/       fminp   d19, v20.2D\n@@ -643,9 +649,9 @@\n-    __ fcm(Assembler::GT, v3, __ T2S, v4);             \/\/       fcmgt   v3.2S, v4.2S, #0.0\n-    __ fcm(Assembler::GT, v8, __ T4S, v9);             \/\/       fcmgt   v8.4S, v9.4S, #0.0\n-    __ fcm(Assembler::GT, v22, __ T2D, v23);           \/\/       fcmgt   v22.2D, v23.2D, #0.0\n-    __ fcm(Assembler::GE, v19, __ T2S, v20);           \/\/       fcmge   v19.2S, v20.2S, #0.0\n-    __ fcm(Assembler::GE, v13, __ T4S, v14);           \/\/       fcmge   v13.4S, v14.4S, #0.0\n-    __ fcm(Assembler::GE, v5, __ T2D, v6);             \/\/       fcmge   v5.2D, v6.2D, #0.0\n-    __ fcm(Assembler::EQ, v29, __ T2S, v30);           \/\/       fcmeq   v29.2S, v30.2S, #0.0\n-    __ fcm(Assembler::EQ, v24, __ T4S, v25);           \/\/       fcmeq   v24.4S, v25.4S, #0.0\n-    __ fcm(Assembler::EQ, v21, __ T2D, v22);           \/\/       fcmeq   v21.2D, v22.2D, #0.0\n+    __ fcm(Assembler::GT, v13, __ T2S, v14);           \/\/       fcmgt   v13.2S, v14.2S, #0.0\n+    __ fcm(Assembler::GT, v5, __ T4S, v6);             \/\/       fcmgt   v5.4S, v6.4S, #0.0\n+    __ fcm(Assembler::GT, v29, __ T2D, v30);           \/\/       fcmgt   v29.2D, v30.2D, #0.0\n+    __ fcm(Assembler::GE, v24, __ T2S, v25);           \/\/       fcmge   v24.2S, v25.2S, #0.0\n+    __ fcm(Assembler::GE, v21, __ T4S, v22);           \/\/       fcmge   v21.4S, v22.4S, #0.0\n+    __ fcm(Assembler::GE, v26, __ T2D, v27);           \/\/       fcmge   v26.2D, v27.2D, #0.0\n+    __ fcm(Assembler::EQ, v24, __ T2S, v25);           \/\/       fcmeq   v24.2S, v25.2S, #0.0\n+    __ fcm(Assembler::EQ, v3, __ T4S, v4);             \/\/       fcmeq   v3.4S, v4.4S, #0.0\n+    __ fcm(Assembler::EQ, v24, __ T2D, v25);           \/\/       fcmeq   v24.2D, v25.2D, #0.0\n@@ -653,5 +659,5 @@\n-    __ fcm(Assembler::LT, v24, __ T4S, v25);           \/\/       fcmlt   v24.4S, v25.4S, #0.0\n-    __ fcm(Assembler::LT, v3, __ T2D, v4);             \/\/       fcmlt   v3.2D, v4.2D, #0.0\n-    __ fcm(Assembler::LE, v24, __ T2S, v25);           \/\/       fcmle   v24.2S, v25.2S, #0.0\n-    __ fcm(Assembler::LE, v26, __ T4S, v27);           \/\/       fcmle   v26.4S, v27.4S, #0.0\n-    __ fcm(Assembler::LE, v23, __ T2D, v24);           \/\/       fcmle   v23.2D, v24.2D, #0.0\n+    __ fcm(Assembler::LT, v23, __ T4S, v24);           \/\/       fcmlt   v23.4S, v24.4S, #0.0\n+    __ fcm(Assembler::LT, v15, __ T2D, v16);           \/\/       fcmlt   v15.2D, v16.2D, #0.0\n+    __ fcm(Assembler::LE, v21, __ T2S, v22);           \/\/       fcmle   v21.2S, v22.2S, #0.0\n+    __ fcm(Assembler::LE, v3, __ T4S, v4);             \/\/       fcmle   v3.4S, v4.4S, #0.0\n+    __ fcm(Assembler::LE, v24, __ T2D, v25);           \/\/       fcmle   v24.2D, v25.2D, #0.0\n@@ -660,24 +666,24 @@\n-    __ absr(v15, __ T8B, v16);                         \/\/       abs     v15.8B, v16.8B\n-    __ absr(v21, __ T16B, v22);                        \/\/       abs     v21.16B, v22.16B\n-    __ absr(v3, __ T4H, v4);                           \/\/       abs     v3.4H, v4.4H\n-    __ absr(v24, __ T8H, v25);                         \/\/       abs     v24.8H, v25.8H\n-    __ absr(v8, __ T2S, v9);                           \/\/       abs     v8.2S, v9.2S\n-    __ absr(v25, __ T4S, v26);                         \/\/       abs     v25.4S, v26.4S\n-    __ absr(v20, __ T2D, v21);                         \/\/       abs     v20.2D, v21.2D\n-    __ fabs(v16, __ T2S, v17);                         \/\/       fabs    v16.2S, v17.2S\n-    __ fabs(v17, __ T4S, v18);                         \/\/       fabs    v17.4S, v18.4S\n-    __ fabs(v2, __ T2D, v3);                           \/\/       fabs    v2.2D, v3.2D\n-    __ fabs(v1, __ T4H, v2);                           \/\/       fabs    v1.4H, v2.4H\n-    __ fabs(v0, __ T8H, v1);                           \/\/       fabs    v0.8H, v1.8H\n-    __ fneg(v24, __ T2S, v25);                         \/\/       fneg    v24.2S, v25.2S\n-    __ fneg(v4, __ T4S, v5);                           \/\/       fneg    v4.4S, v5.4S\n-    __ fneg(v3, __ T2D, v4);                           \/\/       fneg    v3.2D, v4.2D\n-    __ fneg(v12, __ T4H, v13);                         \/\/       fneg    v12.4H, v13.4H\n-    __ fneg(v31, __ T8H, v0);                          \/\/       fneg    v31.8H, v0.8H\n-    __ fsqrt(v28, __ T2S, v29);                        \/\/       fsqrt   v28.2S, v29.2S\n-    __ fsqrt(v10, __ T4S, v11);                        \/\/       fsqrt   v10.4S, v11.4S\n-    __ fsqrt(v26, __ T2D, v27);                        \/\/       fsqrt   v26.2D, v27.2D\n-    __ fsqrt(v2, __ T4H, v3);                          \/\/       fsqrt   v2.4H, v3.4H\n-    __ fsqrt(v12, __ T8H, v13);                        \/\/       fsqrt   v12.8H, v13.8H\n-    __ notr(v18, __ T8B, v19);                         \/\/       not     v18.8B, v19.8B\n-    __ notr(v31, __ T16B, v0);                         \/\/       not     v31.16B, v0.16B\n+    __ absr(v8, __ T8B, v9);                           \/\/       abs     v8.8B, v9.8B\n+    __ absr(v25, __ T16B, v26);                        \/\/       abs     v25.16B, v26.16B\n+    __ absr(v20, __ T4H, v21);                         \/\/       abs     v20.4H, v21.4H\n+    __ absr(v16, __ T8H, v17);                         \/\/       abs     v16.8H, v17.8H\n+    __ absr(v17, __ T2S, v18);                         \/\/       abs     v17.2S, v18.2S\n+    __ absr(v2, __ T4S, v3);                           \/\/       abs     v2.4S, v3.4S\n+    __ absr(v1, __ T2D, v2);                           \/\/       abs     v1.2D, v2.2D\n+    __ fabs(v0, __ T2S, v1);                           \/\/       fabs    v0.2S, v1.2S\n+    __ fabs(v24, __ T4S, v25);                         \/\/       fabs    v24.4S, v25.4S\n+    __ fabs(v4, __ T2D, v5);                           \/\/       fabs    v4.2D, v5.2D\n+    __ fabs(v3, __ T4H, v4);                           \/\/       fabs    v3.4H, v4.4H\n+    __ fabs(v12, __ T8H, v13);                         \/\/       fabs    v12.8H, v13.8H\n+    __ fneg(v31, __ T2S, v0);                          \/\/       fneg    v31.2S, v0.2S\n+    __ fneg(v28, __ T4S, v29);                         \/\/       fneg    v28.4S, v29.4S\n+    __ fneg(v10, __ T2D, v11);                         \/\/       fneg    v10.2D, v11.2D\n+    __ fneg(v26, __ T4H, v27);                         \/\/       fneg    v26.4H, v27.4H\n+    __ fneg(v2, __ T8H, v3);                           \/\/       fneg    v2.8H, v3.8H\n+    __ fsqrt(v12, __ T2S, v13);                        \/\/       fsqrt   v12.2S, v13.2S\n+    __ fsqrt(v18, __ T4S, v19);                        \/\/       fsqrt   v18.4S, v19.4S\n+    __ fsqrt(v31, __ T2D, v0);                         \/\/       fsqrt   v31.2D, v0.2D\n+    __ fsqrt(v1, __ T4H, v2);                          \/\/       fsqrt   v1.4H, v2.4H\n+    __ fsqrt(v13, __ T8H, v14);                        \/\/       fsqrt   v13.8H, v14.8H\n+    __ notr(v29, __ T8B, v30);                         \/\/       not     v29.8B, v30.8B\n+    __ notr(v0, __ T16B, v1);                          \/\/       not     v0.16B, v1.16B\n@@ -686,28 +692,28 @@\n-    __ andr(v1, __ T8B, v2, v3);                       \/\/       and     v1.8B, v2.8B, v3.8B\n-    __ andr(v13, __ T16B, v14, v15);                   \/\/       and     v13.16B, v14.16B, v15.16B\n-    __ orr(v29, __ T8B, v30, v31);                     \/\/       orr     v29.8B, v30.8B, v31.8B\n-    __ orr(v0, __ T16B, v1, v2);                       \/\/       orr     v0.16B, v1.16B, v2.16B\n-    __ eor(v19, __ T8B, v20, v21);                     \/\/       eor     v19.8B, v20.8B, v21.8B\n-    __ eor(v12, __ T16B, v13, v14);                    \/\/       eor     v12.16B, v13.16B, v14.16B\n-    __ addv(v17, __ T8B, v18, v19);                    \/\/       add     v17.8B, v18.8B, v19.8B\n-    __ addv(v22, __ T16B, v23, v24);                   \/\/       add     v22.16B, v23.16B, v24.16B\n-    __ addv(v13, __ T4H, v14, v15);                    \/\/       add     v13.4H, v14.4H, v15.4H\n-    __ addv(v28, __ T8H, v29, v30);                    \/\/       add     v28.8H, v29.8H, v30.8H\n-    __ addv(v30, __ T2S, v31, v0);                     \/\/       add     v30.2S, v31.2S, v0.2S\n-    __ addv(v31, __ T4S, v0, v1);                      \/\/       add     v31.4S, v0.4S, v1.4S\n-    __ addv(v1, __ T2D, v2, v3);                       \/\/       add     v1.2D, v2.2D, v3.2D\n-    __ sqaddv(v26, __ T8B, v27, v28);                  \/\/       sqadd   v26.8B, v27.8B, v28.8B\n-    __ sqaddv(v28, __ T16B, v29, v30);                 \/\/       sqadd   v28.16B, v29.16B, v30.16B\n-    __ sqaddv(v4, __ T4H, v5, v6);                     \/\/       sqadd   v4.4H, v5.4H, v6.4H\n-    __ sqaddv(v30, __ T8H, v31, v0);                   \/\/       sqadd   v30.8H, v31.8H, v0.8H\n-    __ sqaddv(v4, __ T2S, v5, v6);                     \/\/       sqadd   v4.2S, v5.2S, v6.2S\n-    __ sqaddv(v6, __ T4S, v7, v8);                     \/\/       sqadd   v6.4S, v7.4S, v8.4S\n-    __ sqaddv(v30, __ T2D, v31, v0);                   \/\/       sqadd   v30.2D, v31.2D, v0.2D\n-    __ uqaddv(v26, __ T8B, v27, v28);                  \/\/       uqadd   v26.8B, v27.8B, v28.8B\n-    __ uqaddv(v18, __ T16B, v19, v20);                 \/\/       uqadd   v18.16B, v19.16B, v20.16B\n-    __ uqaddv(v9, __ T4H, v10, v11);                   \/\/       uqadd   v9.4H, v10.4H, v11.4H\n-    __ uqaddv(v8, __ T8H, v9, v10);                    \/\/       uqadd   v8.8H, v9.8H, v10.8H\n-    __ uqaddv(v12, __ T2S, v13, v14);                  \/\/       uqadd   v12.2S, v13.2S, v14.2S\n-    __ uqaddv(v0, __ T4S, v1, v2);                     \/\/       uqadd   v0.4S, v1.4S, v2.4S\n-    __ uqaddv(v20, __ T2D, v21, v22);                  \/\/       uqadd   v20.2D, v21.2D, v22.2D\n-    __ fadd(v1, __ T2S, v2, v3);                       \/\/       fadd    v1.2S, v2.2S, v3.2S\n+    __ andr(v19, __ T8B, v20, v21);                    \/\/       and     v19.8B, v20.8B, v21.8B\n+    __ andr(v12, __ T16B, v13, v14);                   \/\/       and     v12.16B, v13.16B, v14.16B\n+    __ orr(v17, __ T8B, v18, v19);                     \/\/       orr     v17.8B, v18.8B, v19.8B\n+    __ orr(v22, __ T16B, v23, v24);                    \/\/       orr     v22.16B, v23.16B, v24.16B\n+    __ eor(v13, __ T8B, v14, v15);                     \/\/       eor     v13.8B, v14.8B, v15.8B\n+    __ eor(v28, __ T16B, v29, v30);                    \/\/       eor     v28.16B, v29.16B, v30.16B\n+    __ addv(v30, __ T8B, v31, v0);                     \/\/       add     v30.8B, v31.8B, v0.8B\n+    __ addv(v31, __ T16B, v0, v1);                     \/\/       add     v31.16B, v0.16B, v1.16B\n+    __ addv(v1, __ T4H, v2, v3);                       \/\/       add     v1.4H, v2.4H, v3.4H\n+    __ addv(v26, __ T8H, v27, v28);                    \/\/       add     v26.8H, v27.8H, v28.8H\n+    __ addv(v28, __ T2S, v29, v30);                    \/\/       add     v28.2S, v29.2S, v30.2S\n+    __ addv(v4, __ T4S, v5, v6);                       \/\/       add     v4.4S, v5.4S, v6.4S\n+    __ addv(v30, __ T2D, v31, v0);                     \/\/       add     v30.2D, v31.2D, v0.2D\n+    __ sqaddv(v4, __ T8B, v5, v6);                     \/\/       sqadd   v4.8B, v5.8B, v6.8B\n+    __ sqaddv(v6, __ T16B, v7, v8);                    \/\/       sqadd   v6.16B, v7.16B, v8.16B\n+    __ sqaddv(v30, __ T4H, v31, v0);                   \/\/       sqadd   v30.4H, v31.4H, v0.4H\n+    __ sqaddv(v26, __ T8H, v27, v28);                  \/\/       sqadd   v26.8H, v27.8H, v28.8H\n+    __ sqaddv(v18, __ T2S, v19, v20);                  \/\/       sqadd   v18.2S, v19.2S, v20.2S\n+    __ sqaddv(v9, __ T4S, v10, v11);                   \/\/       sqadd   v9.4S, v10.4S, v11.4S\n+    __ sqaddv(v8, __ T2D, v9, v10);                    \/\/       sqadd   v8.2D, v9.2D, v10.2D\n+    __ uqaddv(v12, __ T8B, v13, v14);                  \/\/       uqadd   v12.8B, v13.8B, v14.8B\n+    __ uqaddv(v0, __ T16B, v1, v2);                    \/\/       uqadd   v0.16B, v1.16B, v2.16B\n+    __ uqaddv(v20, __ T4H, v21, v22);                  \/\/       uqadd   v20.4H, v21.4H, v22.4H\n+    __ uqaddv(v1, __ T8H, v2, v3);                     \/\/       uqadd   v1.8H, v2.8H, v3.8H\n+    __ uqaddv(v24, __ T2S, v25, v26);                  \/\/       uqadd   v24.2S, v25.2S, v26.2S\n+    __ uqaddv(v2, __ T4S, v3, v4);                     \/\/       uqadd   v2.4S, v3.4S, v4.4S\n+    __ uqaddv(v0, __ T2D, v1, v2);                     \/\/       uqadd   v0.2D, v1.2D, v2.2D\n+    __ fadd(v9, __ T2S, v10, v11);                     \/\/       fadd    v9.2S, v10.2S, v11.2S\n@@ -715,16 +721,16 @@\n-    __ fadd(v2, __ T2D, v3, v4);                       \/\/       fadd    v2.2D, v3.2D, v4.2D\n-    __ fadd(v0, __ T4H, v1, v2);                       \/\/       fadd    v0.4H, v1.4H, v2.4H\n-    __ fadd(v9, __ T8H, v10, v11);                     \/\/       fadd    v9.8H, v10.8H, v11.8H\n-    __ subv(v24, __ T8B, v25, v26);                    \/\/       sub     v24.8B, v25.8B, v26.8B\n-    __ subv(v26, __ T16B, v27, v28);                   \/\/       sub     v26.16B, v27.16B, v28.16B\n-    __ subv(v16, __ T4H, v17, v18);                    \/\/       sub     v16.4H, v17.4H, v18.4H\n-    __ subv(v30, __ T8H, v31, v0);                     \/\/       sub     v30.8H, v31.8H, v0.8H\n-    __ subv(v3, __ T2S, v4, v5);                       \/\/       sub     v3.2S, v4.2S, v5.2S\n-    __ subv(v10, __ T4S, v11, v12);                    \/\/       sub     v10.4S, v11.4S, v12.4S\n-    __ subv(v23, __ T2D, v24, v25);                    \/\/       sub     v23.2D, v24.2D, v25.2D\n-    __ sqsubv(v10, __ T8B, v11, v12);                  \/\/       sqsub   v10.8B, v11.8B, v12.8B\n-    __ sqsubv(v4, __ T16B, v5, v6);                    \/\/       sqsub   v4.16B, v5.16B, v6.16B\n-    __ sqsubv(v18, __ T4H, v19, v20);                  \/\/       sqsub   v18.4H, v19.4H, v20.4H\n-    __ sqsubv(v2, __ T8H, v3, v4);                     \/\/       sqsub   v2.8H, v3.8H, v4.8H\n-    __ sqsubv(v11, __ T2S, v12, v13);                  \/\/       sqsub   v11.2S, v12.2S, v13.2S\n-    __ sqsubv(v8, __ T4S, v9, v10);                    \/\/       sqsub   v8.4S, v9.4S, v10.4S\n+    __ fadd(v26, __ T2D, v27, v28);                    \/\/       fadd    v26.2D, v27.2D, v28.2D\n+    __ fadd(v16, __ T4H, v17, v18);                    \/\/       fadd    v16.4H, v17.4H, v18.4H\n+    __ fadd(v30, __ T8H, v31, v0);                     \/\/       fadd    v30.8H, v31.8H, v0.8H\n+    __ subv(v3, __ T8B, v4, v5);                       \/\/       sub     v3.8B, v4.8B, v5.8B\n+    __ subv(v10, __ T16B, v11, v12);                   \/\/       sub     v10.16B, v11.16B, v12.16B\n+    __ subv(v23, __ T4H, v24, v25);                    \/\/       sub     v23.4H, v24.4H, v25.4H\n+    __ subv(v10, __ T8H, v11, v12);                    \/\/       sub     v10.8H, v11.8H, v12.8H\n+    __ subv(v4, __ T2S, v5, v6);                       \/\/       sub     v4.2S, v5.2S, v6.2S\n+    __ subv(v18, __ T4S, v19, v20);                    \/\/       sub     v18.4S, v19.4S, v20.4S\n+    __ subv(v2, __ T2D, v3, v4);                       \/\/       sub     v2.2D, v3.2D, v4.2D\n+    __ sqsubv(v11, __ T8B, v12, v13);                  \/\/       sqsub   v11.8B, v12.8B, v13.8B\n+    __ sqsubv(v8, __ T16B, v9, v10);                   \/\/       sqsub   v8.16B, v9.16B, v10.16B\n+    __ sqsubv(v10, __ T4H, v11, v12);                  \/\/       sqsub   v10.4H, v11.4H, v12.4H\n+    __ sqsubv(v15, __ T8H, v16, v17);                  \/\/       sqsub   v15.8H, v16.8H, v17.8H\n+    __ sqsubv(v17, __ T2S, v18, v19);                  \/\/       sqsub   v17.2S, v18.2S, v19.2S\n+    __ sqsubv(v2, __ T4S, v3, v4);                     \/\/       sqsub   v2.4S, v3.4S, v4.4S\n@@ -732,18 +738,18 @@\n-    __ uqsubv(v15, __ T8B, v16, v17);                  \/\/       uqsub   v15.8B, v16.8B, v17.8B\n-    __ uqsubv(v17, __ T16B, v18, v19);                 \/\/       uqsub   v17.16B, v18.16B, v19.16B\n-    __ uqsubv(v2, __ T4H, v3, v4);                     \/\/       uqsub   v2.4H, v3.4H, v4.4H\n-    __ uqsubv(v10, __ T8H, v11, v12);                  \/\/       uqsub   v10.8H, v11.8H, v12.8H\n-    __ uqsubv(v12, __ T2S, v13, v14);                  \/\/       uqsub   v12.2S, v13.2S, v14.2S\n-    __ uqsubv(v12, __ T4S, v13, v14);                  \/\/       uqsub   v12.4S, v13.4S, v14.4S\n-    __ uqsubv(v15, __ T2D, v16, v17);                  \/\/       uqsub   v15.2D, v16.2D, v17.2D\n-    __ fsub(v13, __ T2S, v14, v15);                    \/\/       fsub    v13.2S, v14.2S, v15.2S\n-    __ fsub(v2, __ T4S, v3, v4);                       \/\/       fsub    v2.4S, v3.4S, v4.4S\n-    __ fsub(v7, __ T2D, v8, v9);                       \/\/       fsub    v7.2D, v8.2D, v9.2D\n-    __ fsub(v20, __ T4H, v21, v22);                    \/\/       fsub    v20.4H, v21.4H, v22.4H\n-    __ fsub(v26, __ T8H, v27, v28);                    \/\/       fsub    v26.8H, v27.8H, v28.8H\n-    __ mulv(v16, __ T8B, v17, v18);                    \/\/       mul     v16.8B, v17.8B, v18.8B\n-    __ mulv(v4, __ T16B, v5, v6);                      \/\/       mul     v4.16B, v5.16B, v6.16B\n-    __ mulv(v2, __ T4H, v3, v4);                       \/\/       mul     v2.4H, v3.4H, v4.4H\n-    __ mulv(v4, __ T8H, v5, v6);                       \/\/       mul     v4.8H, v5.8H, v6.8H\n-    __ mulv(v12, __ T2S, v13, v14);                    \/\/       mul     v12.2S, v13.2S, v14.2S\n-    __ mulv(v18, __ T4S, v19, v20);                    \/\/       mul     v18.4S, v19.4S, v20.4S\n+    __ uqsubv(v12, __ T8B, v13, v14);                  \/\/       uqsub   v12.8B, v13.8B, v14.8B\n+    __ uqsubv(v12, __ T16B, v13, v14);                 \/\/       uqsub   v12.16B, v13.16B, v14.16B\n+    __ uqsubv(v15, __ T4H, v16, v17);                  \/\/       uqsub   v15.4H, v16.4H, v17.4H\n+    __ uqsubv(v13, __ T8H, v14, v15);                  \/\/       uqsub   v13.8H, v14.8H, v15.8H\n+    __ uqsubv(v2, __ T2S, v3, v4);                     \/\/       uqsub   v2.2S, v3.2S, v4.2S\n+    __ uqsubv(v7, __ T4S, v8, v9);                     \/\/       uqsub   v7.4S, v8.4S, v9.4S\n+    __ uqsubv(v20, __ T2D, v21, v22);                  \/\/       uqsub   v20.2D, v21.2D, v22.2D\n+    __ fsub(v26, __ T2S, v27, v28);                    \/\/       fsub    v26.2S, v27.2S, v28.2S\n+    __ fsub(v16, __ T4S, v17, v18);                    \/\/       fsub    v16.4S, v17.4S, v18.4S\n+    __ fsub(v4, __ T2D, v5, v6);                       \/\/       fsub    v4.2D, v5.2D, v6.2D\n+    __ fsub(v2, __ T4H, v3, v4);                       \/\/       fsub    v2.4H, v3.4H, v4.4H\n+    __ fsub(v4, __ T8H, v5, v6);                       \/\/       fsub    v4.8H, v5.8H, v6.8H\n+    __ mulv(v12, __ T8B, v13, v14);                    \/\/       mul     v12.8B, v13.8B, v14.8B\n+    __ mulv(v18, __ T16B, v19, v20);                   \/\/       mul     v18.16B, v19.16B, v20.16B\n+    __ mulv(v21, __ T4H, v22, v23);                    \/\/       mul     v21.4H, v22.4H, v23.4H\n+    __ mulv(v16, __ T8H, v17, v18);                    \/\/       mul     v16.8H, v17.8H, v18.8H\n+    __ mulv(v18, __ T2S, v19, v20);                    \/\/       mul     v18.2S, v19.2S, v20.2S\n+    __ mulv(v11, __ T4S, v12, v13);                    \/\/       mul     v11.4S, v12.4S, v13.4S\n@@ -751,56 +757,56 @@\n-    __ fabd(v16, __ T4S, v17, v18);                    \/\/       fabd    v16.4S, v17.4S, v18.4S\n-    __ fabd(v18, __ T2D, v19, v20);                    \/\/       fabd    v18.2D, v19.2D, v20.2D\n-    __ fabd(v11, __ T4H, v12, v13);                    \/\/       fabd    v11.4H, v12.4H, v13.4H\n-    __ fabd(v21, __ T8H, v22, v23);                    \/\/       fabd    v21.8H, v22.8H, v23.8H\n-    __ faddp(v23, __ T2S, v24, v25);                   \/\/       faddp   v23.2S, v24.2S, v25.2S\n-    __ faddp(v12, __ T4S, v13, v14);                   \/\/       faddp   v12.4S, v13.4S, v14.4S\n-    __ faddp(v26, __ T2D, v27, v28);                   \/\/       faddp   v26.2D, v27.2D, v28.2D\n-    __ faddp(v23, __ T4H, v24, v25);                   \/\/       faddp   v23.4H, v24.4H, v25.4H\n-    __ faddp(v28, __ T8H, v29, v30);                   \/\/       faddp   v28.8H, v29.8H, v30.8H\n-    __ fmul(v14, __ T2S, v15, v16);                    \/\/       fmul    v14.2S, v15.2S, v16.2S\n-    __ fmul(v11, __ T4S, v12, v13);                    \/\/       fmul    v11.4S, v12.4S, v13.4S\n-    __ fmul(v24, __ T2D, v25, v26);                    \/\/       fmul    v24.2D, v25.2D, v26.2D\n-    __ fmul(v1, __ T4H, v2, v3);                       \/\/       fmul    v1.4H, v2.4H, v3.4H\n-    __ fmul(v12, __ T8H, v13, v14);                    \/\/       fmul    v12.8H, v13.8H, v14.8H\n-    __ mlav(v31, __ T4H, v0, v1);                      \/\/       mla     v31.4H, v0.4H, v1.4H\n-    __ mlav(v10, __ T8H, v11, v12);                    \/\/       mla     v10.8H, v11.8H, v12.8H\n-    __ mlav(v16, __ T2S, v17, v18);                    \/\/       mla     v16.2S, v17.2S, v18.2S\n-    __ mlav(v7, __ T4S, v8, v9);                       \/\/       mla     v7.4S, v8.4S, v9.4S\n-    __ fmla(v2, __ T2S, v3, v4);                       \/\/       fmla    v2.2S, v3.2S, v4.2S\n-    __ fmla(v3, __ T4S, v4, v5);                       \/\/       fmla    v3.4S, v4.4S, v5.4S\n-    __ fmla(v13, __ T2D, v14, v15);                    \/\/       fmla    v13.2D, v14.2D, v15.2D\n-    __ fmla(v19, __ T4H, v20, v21);                    \/\/       fmla    v19.4H, v20.4H, v21.4H\n-    __ fmla(v17, __ T8H, v18, v19);                    \/\/       fmla    v17.8H, v18.8H, v19.8H\n-    __ mlsv(v16, __ T4H, v17, v18);                    \/\/       mls     v16.4H, v17.4H, v18.4H\n-    __ mlsv(v3, __ T8H, v4, v5);                       \/\/       mls     v3.8H, v4.8H, v5.8H\n-    __ mlsv(v1, __ T2S, v2, v3);                       \/\/       mls     v1.2S, v2.2S, v3.2S\n-    __ mlsv(v11, __ T4S, v12, v13);                    \/\/       mls     v11.4S, v12.4S, v13.4S\n-    __ fmls(v30, __ T2S, v31, v0);                     \/\/       fmls    v30.2S, v31.2S, v0.2S\n-    __ fmls(v5, __ T4S, v6, v7);                       \/\/       fmls    v5.4S, v6.4S, v7.4S\n-    __ fmls(v8, __ T2D, v9, v10);                      \/\/       fmls    v8.2D, v9.2D, v10.2D\n-    __ fmls(v15, __ T4H, v16, v17);                    \/\/       fmls    v15.4H, v16.4H, v17.4H\n-    __ fmls(v29, __ T8H, v30, v31);                    \/\/       fmls    v29.8H, v30.8H, v31.8H\n-    __ fdiv(v30, __ T2S, v31, v0);                     \/\/       fdiv    v30.2S, v31.2S, v0.2S\n-    __ fdiv(v0, __ T4S, v1, v2);                       \/\/       fdiv    v0.4S, v1.4S, v2.4S\n-    __ fdiv(v20, __ T2D, v21, v22);                    \/\/       fdiv    v20.2D, v21.2D, v22.2D\n-    __ fdiv(v7, __ T4H, v8, v9);                       \/\/       fdiv    v7.4H, v8.4H, v9.4H\n-    __ fdiv(v20, __ T8H, v21, v22);                    \/\/       fdiv    v20.8H, v21.8H, v22.8H\n-    __ maxv(v23, __ T8B, v24, v25);                    \/\/       smax    v23.8B, v24.8B, v25.8B\n-    __ maxv(v28, __ T16B, v29, v30);                   \/\/       smax    v28.16B, v29.16B, v30.16B\n-    __ maxv(v21, __ T4H, v22, v23);                    \/\/       smax    v21.4H, v22.4H, v23.4H\n-    __ maxv(v27, __ T8H, v28, v29);                    \/\/       smax    v27.8H, v28.8H, v29.8H\n-    __ maxv(v25, __ T2S, v26, v27);                    \/\/       smax    v25.2S, v26.2S, v27.2S\n-    __ maxv(v5, __ T4S, v6, v7);                       \/\/       smax    v5.4S, v6.4S, v7.4S\n-    __ umaxv(v1, __ T8B, v2, v3);                      \/\/       umax    v1.8B, v2.8B, v3.8B\n-    __ umaxv(v23, __ T16B, v24, v25);                  \/\/       umax    v23.16B, v24.16B, v25.16B\n-    __ umaxv(v16, __ T4H, v17, v18);                   \/\/       umax    v16.4H, v17.4H, v18.4H\n-    __ umaxv(v31, __ T8H, v0, v1);                     \/\/       umax    v31.8H, v0.8H, v1.8H\n-    __ umaxv(v5, __ T2S, v6, v7);                      \/\/       umax    v5.2S, v6.2S, v7.2S\n-    __ umaxv(v12, __ T4S, v13, v14);                   \/\/       umax    v12.4S, v13.4S, v14.4S\n-    __ smaxp(v9, __ T8B, v10, v11);                    \/\/       smaxp   v9.8B, v10.8B, v11.8B\n-    __ smaxp(v28, __ T16B, v29, v30);                  \/\/       smaxp   v28.16B, v29.16B, v30.16B\n-    __ smaxp(v15, __ T4H, v16, v17);                   \/\/       smaxp   v15.4H, v16.4H, v17.4H\n-    __ smaxp(v29, __ T8H, v30, v31);                   \/\/       smaxp   v29.8H, v30.8H, v31.8H\n-    __ smaxp(v22, __ T2S, v23, v24);                   \/\/       smaxp   v22.2S, v23.2S, v24.2S\n-    __ smaxp(v31, __ T4S, v0, v1);                     \/\/       smaxp   v31.4S, v0.4S, v1.4S\n-    __ fmax(v19, __ T2S, v20, v21);                    \/\/       fmax    v19.2S, v20.2S, v21.2S\n+    __ fabd(v23, __ T4S, v24, v25);                    \/\/       fabd    v23.4S, v24.4S, v25.4S\n+    __ fabd(v12, __ T2D, v13, v14);                    \/\/       fabd    v12.2D, v13.2D, v14.2D\n+    __ fabd(v26, __ T4H, v27, v28);                    \/\/       fabd    v26.4H, v27.4H, v28.4H\n+    __ fabd(v23, __ T8H, v24, v25);                    \/\/       fabd    v23.8H, v24.8H, v25.8H\n+    __ faddp(v28, __ T2S, v29, v30);                   \/\/       faddp   v28.2S, v29.2S, v30.2S\n+    __ faddp(v14, __ T4S, v15, v16);                   \/\/       faddp   v14.4S, v15.4S, v16.4S\n+    __ faddp(v11, __ T2D, v12, v13);                   \/\/       faddp   v11.2D, v12.2D, v13.2D\n+    __ faddp(v24, __ T4H, v25, v26);                   \/\/       faddp   v24.4H, v25.4H, v26.4H\n+    __ faddp(v1, __ T8H, v2, v3);                      \/\/       faddp   v1.8H, v2.8H, v3.8H\n+    __ fmul(v12, __ T2S, v13, v14);                    \/\/       fmul    v12.2S, v13.2S, v14.2S\n+    __ fmul(v31, __ T4S, v0, v1);                      \/\/       fmul    v31.4S, v0.4S, v1.4S\n+    __ fmul(v10, __ T2D, v11, v12);                    \/\/       fmul    v10.2D, v11.2D, v12.2D\n+    __ fmul(v16, __ T4H, v17, v18);                    \/\/       fmul    v16.4H, v17.4H, v18.4H\n+    __ fmul(v7, __ T8H, v8, v9);                       \/\/       fmul    v7.8H, v8.8H, v9.8H\n+    __ mlav(v2, __ T4H, v3, v4);                       \/\/       mla     v2.4H, v3.4H, v4.4H\n+    __ mlav(v3, __ T8H, v4, v5);                       \/\/       mla     v3.8H, v4.8H, v5.8H\n+    __ mlav(v13, __ T2S, v14, v15);                    \/\/       mla     v13.2S, v14.2S, v15.2S\n+    __ mlav(v19, __ T4S, v20, v21);                    \/\/       mla     v19.4S, v20.4S, v21.4S\n+    __ fmla(v17, __ T2S, v18, v19);                    \/\/       fmla    v17.2S, v18.2S, v19.2S\n+    __ fmla(v16, __ T4S, v17, v18);                    \/\/       fmla    v16.4S, v17.4S, v18.4S\n+    __ fmla(v3, __ T2D, v4, v5);                       \/\/       fmla    v3.2D, v4.2D, v5.2D\n+    __ fmla(v1, __ T4H, v2, v3);                       \/\/       fmla    v1.4H, v2.4H, v3.4H\n+    __ fmla(v11, __ T8H, v12, v13);                    \/\/       fmla    v11.8H, v12.8H, v13.8H\n+    __ mlsv(v30, __ T4H, v31, v0);                     \/\/       mls     v30.4H, v31.4H, v0.4H\n+    __ mlsv(v5, __ T8H, v6, v7);                       \/\/       mls     v5.8H, v6.8H, v7.8H\n+    __ mlsv(v8, __ T2S, v9, v10);                      \/\/       mls     v8.2S, v9.2S, v10.2S\n+    __ mlsv(v15, __ T4S, v16, v17);                    \/\/       mls     v15.4S, v16.4S, v17.4S\n+    __ fmls(v29, __ T2S, v30, v31);                    \/\/       fmls    v29.2S, v30.2S, v31.2S\n+    __ fmls(v30, __ T4S, v31, v0);                     \/\/       fmls    v30.4S, v31.4S, v0.4S\n+    __ fmls(v0, __ T2D, v1, v2);                       \/\/       fmls    v0.2D, v1.2D, v2.2D\n+    __ fmls(v20, __ T4H, v21, v22);                    \/\/       fmls    v20.4H, v21.4H, v22.4H\n+    __ fmls(v7, __ T8H, v8, v9);                       \/\/       fmls    v7.8H, v8.8H, v9.8H\n+    __ fdiv(v20, __ T2S, v21, v22);                    \/\/       fdiv    v20.2S, v21.2S, v22.2S\n+    __ fdiv(v23, __ T4S, v24, v25);                    \/\/       fdiv    v23.4S, v24.4S, v25.4S\n+    __ fdiv(v28, __ T2D, v29, v30);                    \/\/       fdiv    v28.2D, v29.2D, v30.2D\n+    __ fdiv(v21, __ T4H, v22, v23);                    \/\/       fdiv    v21.4H, v22.4H, v23.4H\n+    __ fdiv(v27, __ T8H, v28, v29);                    \/\/       fdiv    v27.8H, v28.8H, v29.8H\n+    __ maxv(v25, __ T8B, v26, v27);                    \/\/       smax    v25.8B, v26.8B, v27.8B\n+    __ maxv(v5, __ T16B, v6, v7);                      \/\/       smax    v5.16B, v6.16B, v7.16B\n+    __ maxv(v1, __ T4H, v2, v3);                       \/\/       smax    v1.4H, v2.4H, v3.4H\n+    __ maxv(v23, __ T8H, v24, v25);                    \/\/       smax    v23.8H, v24.8H, v25.8H\n+    __ maxv(v16, __ T2S, v17, v18);                    \/\/       smax    v16.2S, v17.2S, v18.2S\n+    __ maxv(v31, __ T4S, v0, v1);                      \/\/       smax    v31.4S, v0.4S, v1.4S\n+    __ umaxv(v5, __ T8B, v6, v7);                      \/\/       umax    v5.8B, v6.8B, v7.8B\n+    __ umaxv(v12, __ T16B, v13, v14);                  \/\/       umax    v12.16B, v13.16B, v14.16B\n+    __ umaxv(v9, __ T4H, v10, v11);                    \/\/       umax    v9.4H, v10.4H, v11.4H\n+    __ umaxv(v28, __ T8H, v29, v30);                   \/\/       umax    v28.8H, v29.8H, v30.8H\n+    __ umaxv(v15, __ T2S, v16, v17);                   \/\/       umax    v15.2S, v16.2S, v17.2S\n+    __ umaxv(v29, __ T4S, v30, v31);                   \/\/       umax    v29.4S, v30.4S, v31.4S\n+    __ smaxp(v22, __ T8B, v23, v24);                   \/\/       smaxp   v22.8B, v23.8B, v24.8B\n+    __ smaxp(v31, __ T16B, v0, v1);                    \/\/       smaxp   v31.16B, v0.16B, v1.16B\n+    __ smaxp(v19, __ T4H, v20, v21);                   \/\/       smaxp   v19.4H, v20.4H, v21.4H\n+    __ smaxp(v31, __ T8H, v0, v1);                     \/\/       smaxp   v31.8H, v0.8H, v1.8H\n+    __ smaxp(v5, __ T2S, v6, v7);                      \/\/       smaxp   v5.2S, v6.2S, v7.2S\n+    __ smaxp(v14, __ T4S, v15, v16);                   \/\/       smaxp   v14.4S, v15.4S, v16.4S\n+    __ fmax(v18, __ T2S, v19, v20);                    \/\/       fmax    v18.2S, v19.2S, v20.2S\n@@ -808,12 +814,12 @@\n-    __ fmax(v5, __ T2D, v6, v7);                       \/\/       fmax    v5.2D, v6.2D, v7.2D\n-    __ fmax(v14, __ T4H, v15, v16);                    \/\/       fmax    v14.4H, v15.4H, v16.4H\n-    __ fmax(v18, __ T8H, v19, v20);                    \/\/       fmax    v18.8H, v19.8H, v20.8H\n-    __ minv(v31, __ T8B, v0, v1);                      \/\/       smin    v31.8B, v0.8B, v1.8B\n-    __ minv(v18, __ T16B, v19, v20);                   \/\/       smin    v18.16B, v19.16B, v20.16B\n-    __ minv(v27, __ T4H, v28, v29);                    \/\/       smin    v27.4H, v28.4H, v29.4H\n-    __ minv(v20, __ T8H, v21, v22);                    \/\/       smin    v20.8H, v21.8H, v22.8H\n-    __ minv(v16, __ T2S, v17, v18);                    \/\/       smin    v16.2S, v17.2S, v18.2S\n-    __ minv(v12, __ T4S, v13, v14);                    \/\/       smin    v12.4S, v13.4S, v14.4S\n-    __ uminv(v11, __ T8B, v12, v13);                   \/\/       umin    v11.8B, v12.8B, v13.8B\n-    __ uminv(v9, __ T16B, v10, v11);                   \/\/       umin    v9.16B, v10.16B, v11.16B\n-    __ uminv(v6, __ T4H, v7, v8);                      \/\/       umin    v6.4H, v7.4H, v8.4H\n+    __ fmax(v18, __ T2D, v19, v20);                    \/\/       fmax    v18.2D, v19.2D, v20.2D\n+    __ fmax(v27, __ T4H, v28, v29);                    \/\/       fmax    v27.4H, v28.4H, v29.4H\n+    __ fmax(v20, __ T8H, v21, v22);                    \/\/       fmax    v20.8H, v21.8H, v22.8H\n+    __ minv(v16, __ T8B, v17, v18);                    \/\/       smin    v16.8B, v17.8B, v18.8B\n+    __ minv(v12, __ T16B, v13, v14);                   \/\/       smin    v12.16B, v13.16B, v14.16B\n+    __ minv(v11, __ T4H, v12, v13);                    \/\/       smin    v11.4H, v12.4H, v13.4H\n+    __ minv(v9, __ T8H, v10, v11);                     \/\/       smin    v9.8H, v10.8H, v11.8H\n+    __ minv(v6, __ T2S, v7, v8);                       \/\/       smin    v6.2S, v7.2S, v8.2S\n+    __ minv(v30, __ T4S, v31, v0);                     \/\/       smin    v30.4S, v31.4S, v0.4S\n+    __ uminv(v17, __ T8B, v18, v19);                   \/\/       umin    v17.8B, v18.8B, v19.8B\n+    __ uminv(v27, __ T16B, v28, v29);                  \/\/       umin    v27.16B, v28.16B, v29.16B\n+    __ uminv(v28, __ T4H, v29, v30);                   \/\/       umin    v28.4H, v29.4H, v30.4H\n@@ -821,12 +827,12 @@\n-    __ uminv(v17, __ T2S, v18, v19);                   \/\/       umin    v17.2S, v18.2S, v19.2S\n-    __ uminv(v27, __ T4S, v28, v29);                   \/\/       umin    v27.4S, v28.4S, v29.4S\n-    __ sminp(v28, __ T8B, v29, v30);                   \/\/       sminp   v28.8B, v29.8B, v30.8B\n-    __ sminp(v30, __ T16B, v31, v0);                   \/\/       sminp   v30.16B, v31.16B, v0.16B\n-    __ sminp(v7, __ T4H, v8, v9);                      \/\/       sminp   v7.4H, v8.4H, v9.4H\n-    __ sminp(v10, __ T8H, v11, v12);                   \/\/       sminp   v10.8H, v11.8H, v12.8H\n-    __ sminp(v20, __ T2S, v21, v22);                   \/\/       sminp   v20.2S, v21.2S, v22.2S\n-    __ sminp(v10, __ T4S, v11, v12);                   \/\/       sminp   v10.4S, v11.4S, v12.4S\n-    __ sqdmulh(v4, __ T4H, v5, v6);                    \/\/       sqdmulh v4.4H, v5.4H, v6.4H\n-    __ sqdmulh(v24, __ T8H, v25, v26);                 \/\/       sqdmulh v24.8H, v25.8H, v26.8H\n-    __ sqdmulh(v17, __ T2S, v18, v19);                 \/\/       sqdmulh v17.2S, v18.2S, v19.2S\n-    __ sqdmulh(v17, __ T4S, v18, v19);                 \/\/       sqdmulh v17.4S, v18.4S, v19.4S\n+    __ uminv(v7, __ T2S, v8, v9);                      \/\/       umin    v7.2S, v8.2S, v9.2S\n+    __ uminv(v10, __ T4S, v11, v12);                   \/\/       umin    v10.4S, v11.4S, v12.4S\n+    __ sminp(v20, __ T8B, v21, v22);                   \/\/       sminp   v20.8B, v21.8B, v22.8B\n+    __ sminp(v10, __ T16B, v11, v12);                  \/\/       sminp   v10.16B, v11.16B, v12.16B\n+    __ sminp(v4, __ T4H, v5, v6);                      \/\/       sminp   v4.4H, v5.4H, v6.4H\n+    __ sminp(v24, __ T8H, v25, v26);                   \/\/       sminp   v24.8H, v25.8H, v26.8H\n+    __ sminp(v17, __ T2S, v18, v19);                   \/\/       sminp   v17.2S, v18.2S, v19.2S\n+    __ sminp(v17, __ T4S, v18, v19);                   \/\/       sminp   v17.4S, v18.4S, v19.4S\n+    __ sqdmulh(v22, __ T4H, v23, v24);                 \/\/       sqdmulh v22.4H, v23.4H, v24.4H\n+    __ sqdmulh(v3, __ T8H, v4, v5);                    \/\/       sqdmulh v3.8H, v4.8H, v5.8H\n+    __ sqdmulh(v29, __ T2S, v30, v31);                 \/\/       sqdmulh v29.2S, v30.2S, v31.2S\n+    __ sqdmulh(v15, __ T4S, v16, v17);                 \/\/       sqdmulh v15.4S, v16.4S, v17.4S\n@@ -834,15 +840,15 @@\n-    __ shsubv(v3, __ T16B, v4, v5);                    \/\/       shsub   v3.16B, v4.16B, v5.16B\n-    __ shsubv(v29, __ T4H, v30, v31);                  \/\/       shsub   v29.4H, v30.4H, v31.4H\n-    __ shsubv(v15, __ T8H, v16, v17);                  \/\/       shsub   v15.8H, v16.8H, v17.8H\n-    __ shsubv(v22, __ T2S, v23, v24);                  \/\/       shsub   v22.2S, v23.2S, v24.2S\n-    __ shsubv(v19, __ T4S, v20, v21);                  \/\/       shsub   v19.4S, v20.4S, v21.4S\n-    __ fmin(v19, __ T2S, v20, v21);                    \/\/       fmin    v19.2S, v20.2S, v21.2S\n-    __ fmin(v22, __ T4S, v23, v24);                    \/\/       fmin    v22.4S, v23.4S, v24.4S\n-    __ fmin(v2, __ T2D, v3, v4);                       \/\/       fmin    v2.2D, v3.2D, v4.2D\n-    __ fmin(v15, __ T4H, v16, v17);                    \/\/       fmin    v15.4H, v16.4H, v17.4H\n-    __ fmin(v6, __ T8H, v7, v8);                       \/\/       fmin    v6.8H, v7.8H, v8.8H\n-    __ facgt(v12, __ T2S, v13, v14);                   \/\/       facgt   v12.2S, v13.2S, v14.2S\n-    __ facgt(v16, __ T4S, v17, v18);                   \/\/       facgt   v16.4S, v17.4S, v18.4S\n-    __ facgt(v11, __ T2D, v12, v13);                   \/\/       facgt   v11.2D, v12.2D, v13.2D\n-    __ facgt(v13, __ T4H, v14, v15);                   \/\/       facgt   v13.4H, v14.4H, v15.4H\n-    __ facgt(v23, __ T8H, v24, v25);                   \/\/       facgt   v23.8H, v24.8H, v25.8H\n+    __ shsubv(v19, __ T16B, v20, v21);                 \/\/       shsub   v19.16B, v20.16B, v21.16B\n+    __ shsubv(v19, __ T4H, v20, v21);                  \/\/       shsub   v19.4H, v20.4H, v21.4H\n+    __ shsubv(v22, __ T8H, v23, v24);                  \/\/       shsub   v22.8H, v23.8H, v24.8H\n+    __ shsubv(v2, __ T2S, v3, v4);                     \/\/       shsub   v2.2S, v3.2S, v4.2S\n+    __ shsubv(v15, __ T4S, v16, v17);                  \/\/       shsub   v15.4S, v16.4S, v17.4S\n+    __ fmin(v6, __ T2S, v7, v8);                       \/\/       fmin    v6.2S, v7.2S, v8.2S\n+    __ fmin(v12, __ T4S, v13, v14);                    \/\/       fmin    v12.4S, v13.4S, v14.4S\n+    __ fmin(v16, __ T2D, v17, v18);                    \/\/       fmin    v16.2D, v17.2D, v18.2D\n+    __ fmin(v11, __ T4H, v12, v13);                    \/\/       fmin    v11.4H, v12.4H, v13.4H\n+    __ fmin(v13, __ T8H, v14, v15);                    \/\/       fmin    v13.8H, v14.8H, v15.8H\n+    __ facgt(v23, __ T2S, v24, v25);                   \/\/       facgt   v23.2S, v24.2S, v25.2S\n+    __ facgt(v1, __ T4S, v2, v3);                      \/\/       facgt   v1.4S, v2.4S, v3.4S\n+    __ facgt(v30, __ T2D, v31, v0);                    \/\/       facgt   v30.2D, v31.2D, v0.2D\n+    __ facgt(v19, __ T4H, v20, v21);                   \/\/       facgt   v19.4H, v20.4H, v21.4H\n+    __ facgt(v5, __ T8H, v6, v7);                      \/\/       facgt   v5.8H, v6.8H, v7.8H\n@@ -851,13 +857,13 @@\n-    __ fmlavs(v15, __ T2S, v0, v1, 0);                 \/\/       fmla    v15.2S, v0.2S, v1.S[0]\n-    __ mulvs(v2, __ T4S, v3, v4, 2);                   \/\/       mul     v2.4S, v3.4S, v4.S[2]\n-    __ fmlavs(v1, __ T2D, v2, v3, 1);                  \/\/       fmla    v1.2D, v2.2D, v3.D[1]\n-    __ fmlsvs(v11, __ T2S, v12, v13, 1);               \/\/       fmls    v11.2S, v12.2S, v13.S[1]\n-    __ mulvs(v5, __ T4S, v6, v7, 1);                   \/\/       mul     v5.4S, v6.4S, v7.S[1]\n-    __ fmlsvs(v14, __ T2D, v15, v16, 1);               \/\/       fmls    v14.2D, v15.2D, v16.D[1]\n-    __ fmulxvs(v6, __ T2S, v7, v8, 1);                 \/\/       fmulx   v6.2S, v7.2S, v8.S[1]\n-    __ mulvs(v1, __ T4S, v2, v3, 3);                   \/\/       mul     v1.4S, v2.4S, v3.S[3]\n-    __ fmulxvs(v15, __ T2D, v0, v1, 0);                \/\/       fmulx   v15.2D, v0.2D, v1.D[0]\n-    __ mulvs(v9, __ T4H, v10, v11, 3);                 \/\/       mul     v9.4H, v10.4H, v11.H[3]\n-    __ mulvs(v4, __ T8H, v5, v6, 4);                   \/\/       mul     v4.8H, v5.8H, v6.H[4]\n-    __ mulvs(v13, __ T2S, v14, v15, 1);                \/\/       mul     v13.2S, v14.2S, v15.S[1]\n-    __ mulvs(v3, __ T4S, v4, v5, 1);                   \/\/       mul     v3.4S, v4.4S, v5.S[1]\n+    __ fmlavs(v1, __ T2S, v2, v3, 1);                  \/\/       fmla    v1.2S, v2.2S, v3.S[1]\n+    __ mulvs(v11, __ T4S, v12, v13, 2);                \/\/       mul     v11.4S, v12.4S, v13.S[2]\n+    __ fmlavs(v5, __ T2D, v6, v7, 0);                  \/\/       fmla    v5.2D, v6.2D, v7.D[0]\n+    __ fmlsvs(v14, __ T2S, v15, v16, 1);               \/\/       fmls    v14.2S, v15.2S, v16.S[1]\n+    __ mulvs(v6, __ T4S, v7, v8, 3);                   \/\/       mul     v6.4S, v7.4S, v8.S[3]\n+    __ fmlsvs(v1, __ T2D, v2, v3, 1);                  \/\/       fmls    v1.2D, v2.2D, v3.D[1]\n+    __ fmulxvs(v15, __ T2S, v0, v1, 0);                \/\/       fmulx   v15.2S, v0.2S, v1.S[0]\n+    __ mulvs(v9, __ T4S, v10, v11, 3);                 \/\/       mul     v9.4S, v10.4S, v11.S[3]\n+    __ fmulxvs(v4, __ T2D, v5, v6, 1);                 \/\/       fmulx   v4.2D, v5.2D, v6.D[1]\n+    __ mulvs(v13, __ T4H, v14, v15, 3);                \/\/       mul     v13.4H, v14.4H, v15.H[3]\n+    __ mulvs(v3, __ T8H, v4, v5, 3);                   \/\/       mul     v3.8H, v4.8H, v5.H[3]\n+    __ mulvs(v11, __ T2S, v12, v13, 1);                \/\/       mul     v11.2S, v12.2S, v13.S[1]\n+    __ mulvs(v12, __ T4S, v13, v14, 3);                \/\/       mul     v12.4S, v13.4S, v14.S[3]\n@@ -866,44 +872,44 @@\n-    __ cm(Assembler::GT, v21, __ T8B, v22, v23);       \/\/       cmgt    v21.8B, v22.8B, v23.8B\n-    __ cm(Assembler::GT, v23, __ T16B, v24, v25);      \/\/       cmgt    v23.16B, v24.16B, v25.16B\n-    __ cm(Assembler::GT, v31, __ T4H, v0, v1);         \/\/       cmgt    v31.4H, v0.4H, v1.4H\n-    __ cm(Assembler::GT, v25, __ T8H, v26, v27);       \/\/       cmgt    v25.8H, v26.8H, v27.8H\n-    __ cm(Assembler::GT, v2, __ T2S, v3, v4);          \/\/       cmgt    v2.2S, v3.2S, v4.2S\n-    __ cm(Assembler::GT, v31, __ T4S, v0, v1);         \/\/       cmgt    v31.4S, v0.4S, v1.4S\n-    __ cm(Assembler::GT, v27, __ T2D, v28, v29);       \/\/       cmgt    v27.2D, v28.2D, v29.2D\n-    __ cm(Assembler::GE, v18, __ T8B, v19, v20);       \/\/       cmge    v18.8B, v19.8B, v20.8B\n-    __ cm(Assembler::GE, v10, __ T16B, v11, v12);      \/\/       cmge    v10.16B, v11.16B, v12.16B\n-    __ cm(Assembler::GE, v23, __ T4H, v24, v25);       \/\/       cmge    v23.4H, v24.4H, v25.4H\n-    __ cm(Assembler::GE, v19, __ T8H, v20, v21);       \/\/       cmge    v19.8H, v20.8H, v21.8H\n-    __ cm(Assembler::GE, v3, __ T2S, v4, v5);          \/\/       cmge    v3.2S, v4.2S, v5.2S\n-    __ cm(Assembler::GE, v18, __ T4S, v19, v20);       \/\/       cmge    v18.4S, v19.4S, v20.4S\n-    __ cm(Assembler::GE, v0, __ T2D, v1, v2);          \/\/       cmge    v0.2D, v1.2D, v2.2D\n-    __ cm(Assembler::EQ, v25, __ T8B, v26, v27);       \/\/       cmeq    v25.8B, v26.8B, v27.8B\n-    __ cm(Assembler::EQ, v26, __ T16B, v27, v28);      \/\/       cmeq    v26.16B, v27.16B, v28.16B\n-    __ cm(Assembler::EQ, v23, __ T4H, v24, v25);       \/\/       cmeq    v23.4H, v24.4H, v25.4H\n-    __ cm(Assembler::EQ, v2, __ T8H, v3, v4);          \/\/       cmeq    v2.8H, v3.8H, v4.8H\n-    __ cm(Assembler::EQ, v18, __ T2S, v19, v20);       \/\/       cmeq    v18.2S, v19.2S, v20.2S\n-    __ cm(Assembler::EQ, v12, __ T4S, v13, v14);       \/\/       cmeq    v12.4S, v13.4S, v14.4S\n-    __ cm(Assembler::EQ, v4, __ T2D, v5, v6);          \/\/       cmeq    v4.2D, v5.2D, v6.2D\n-    __ cm(Assembler::HI, v28, __ T8B, v29, v30);       \/\/       cmhi    v28.8B, v29.8B, v30.8B\n-    __ cm(Assembler::HI, v30, __ T16B, v31, v0);       \/\/       cmhi    v30.16B, v31.16B, v0.16B\n-    __ cm(Assembler::HI, v29, __ T4H, v30, v31);       \/\/       cmhi    v29.4H, v30.4H, v31.4H\n-    __ cm(Assembler::HI, v16, __ T8H, v17, v18);       \/\/       cmhi    v16.8H, v17.8H, v18.8H\n-    __ cm(Assembler::HI, v27, __ T2S, v28, v29);       \/\/       cmhi    v27.2S, v28.2S, v29.2S\n-    __ cm(Assembler::HI, v6, __ T4S, v7, v8);          \/\/       cmhi    v6.4S, v7.4S, v8.4S\n-    __ cm(Assembler::HI, v9, __ T2D, v10, v11);        \/\/       cmhi    v9.2D, v10.2D, v11.2D\n-    __ cm(Assembler::HS, v29, __ T8B, v30, v31);       \/\/       cmhs    v29.8B, v30.8B, v31.8B\n-    __ cm(Assembler::HS, v18, __ T16B, v19, v20);      \/\/       cmhs    v18.16B, v19.16B, v20.16B\n-    __ cm(Assembler::HS, v7, __ T4H, v8, v9);          \/\/       cmhs    v7.4H, v8.4H, v9.4H\n-    __ cm(Assembler::HS, v4, __ T8H, v5, v6);          \/\/       cmhs    v4.8H, v5.8H, v6.8H\n-    __ cm(Assembler::HS, v7, __ T2S, v8, v9);          \/\/       cmhs    v7.2S, v8.2S, v9.2S\n-    __ cm(Assembler::HS, v15, __ T4S, v16, v17);       \/\/       cmhs    v15.4S, v16.4S, v17.4S\n-    __ cm(Assembler::HS, v9, __ T2D, v10, v11);        \/\/       cmhs    v9.2D, v10.2D, v11.2D\n-    __ fcm(Assembler::EQ, v23, __ T2S, v24, v25);      \/\/       fcmeq   v23.2S, v24.2S, v25.2S\n-    __ fcm(Assembler::EQ, v8, __ T4S, v9, v10);        \/\/       fcmeq   v8.4S, v9.4S, v10.4S\n-    __ fcm(Assembler::EQ, v2, __ T2D, v3, v4);         \/\/       fcmeq   v2.2D, v3.2D, v4.2D\n-    __ fcm(Assembler::GT, v28, __ T2S, v29, v30);      \/\/       fcmgt   v28.2S, v29.2S, v30.2S\n-    __ fcm(Assembler::GT, v21, __ T4S, v22, v23);      \/\/       fcmgt   v21.4S, v22.4S, v23.4S\n-    __ fcm(Assembler::GT, v31, __ T2D, v0, v1);        \/\/       fcmgt   v31.2D, v0.2D, v1.2D\n-    __ fcm(Assembler::GE, v5, __ T2S, v6, v7);         \/\/       fcmge   v5.2S, v6.2S, v7.2S\n-    __ fcm(Assembler::GE, v27, __ T4S, v28, v29);      \/\/       fcmge   v27.4S, v28.4S, v29.4S\n-    __ fcm(Assembler::GE, v0, __ T2D, v1, v2);         \/\/       fcmge   v0.2D, v1.2D, v2.2D\n+    __ cm(Assembler::GT, v2, __ T8B, v3, v4);          \/\/       cmgt    v2.8B, v3.8B, v4.8B\n+    __ cm(Assembler::GT, v31, __ T16B, v0, v1);        \/\/       cmgt    v31.16B, v0.16B, v1.16B\n+    __ cm(Assembler::GT, v27, __ T4H, v28, v29);       \/\/       cmgt    v27.4H, v28.4H, v29.4H\n+    __ cm(Assembler::GT, v18, __ T8H, v19, v20);       \/\/       cmgt    v18.8H, v19.8H, v20.8H\n+    __ cm(Assembler::GT, v10, __ T2S, v11, v12);       \/\/       cmgt    v10.2S, v11.2S, v12.2S\n+    __ cm(Assembler::GT, v23, __ T4S, v24, v25);       \/\/       cmgt    v23.4S, v24.4S, v25.4S\n+    __ cm(Assembler::GT, v19, __ T2D, v20, v21);       \/\/       cmgt    v19.2D, v20.2D, v21.2D\n+    __ cm(Assembler::GE, v3, __ T8B, v4, v5);          \/\/       cmge    v3.8B, v4.8B, v5.8B\n+    __ cm(Assembler::GE, v18, __ T16B, v19, v20);      \/\/       cmge    v18.16B, v19.16B, v20.16B\n+    __ cm(Assembler::GE, v0, __ T4H, v1, v2);          \/\/       cmge    v0.4H, v1.4H, v2.4H\n+    __ cm(Assembler::GE, v25, __ T8H, v26, v27);       \/\/       cmge    v25.8H, v26.8H, v27.8H\n+    __ cm(Assembler::GE, v26, __ T2S, v27, v28);       \/\/       cmge    v26.2S, v27.2S, v28.2S\n+    __ cm(Assembler::GE, v23, __ T4S, v24, v25);       \/\/       cmge    v23.4S, v24.4S, v25.4S\n+    __ cm(Assembler::GE, v2, __ T2D, v3, v4);          \/\/       cmge    v2.2D, v3.2D, v4.2D\n+    __ cm(Assembler::EQ, v18, __ T8B, v19, v20);       \/\/       cmeq    v18.8B, v19.8B, v20.8B\n+    __ cm(Assembler::EQ, v12, __ T16B, v13, v14);      \/\/       cmeq    v12.16B, v13.16B, v14.16B\n+    __ cm(Assembler::EQ, v4, __ T4H, v5, v6);          \/\/       cmeq    v4.4H, v5.4H, v6.4H\n+    __ cm(Assembler::EQ, v28, __ T8H, v29, v30);       \/\/       cmeq    v28.8H, v29.8H, v30.8H\n+    __ cm(Assembler::EQ, v30, __ T2S, v31, v0);        \/\/       cmeq    v30.2S, v31.2S, v0.2S\n+    __ cm(Assembler::EQ, v29, __ T4S, v30, v31);       \/\/       cmeq    v29.4S, v30.4S, v31.4S\n+    __ cm(Assembler::EQ, v16, __ T2D, v17, v18);       \/\/       cmeq    v16.2D, v17.2D, v18.2D\n+    __ cm(Assembler::HI, v27, __ T8B, v28, v29);       \/\/       cmhi    v27.8B, v28.8B, v29.8B\n+    __ cm(Assembler::HI, v6, __ T16B, v7, v8);         \/\/       cmhi    v6.16B, v7.16B, v8.16B\n+    __ cm(Assembler::HI, v9, __ T4H, v10, v11);        \/\/       cmhi    v9.4H, v10.4H, v11.4H\n+    __ cm(Assembler::HI, v29, __ T8H, v30, v31);       \/\/       cmhi    v29.8H, v30.8H, v31.8H\n+    __ cm(Assembler::HI, v18, __ T2S, v19, v20);       \/\/       cmhi    v18.2S, v19.2S, v20.2S\n+    __ cm(Assembler::HI, v7, __ T4S, v8, v9);          \/\/       cmhi    v7.4S, v8.4S, v9.4S\n+    __ cm(Assembler::HI, v4, __ T2D, v5, v6);          \/\/       cmhi    v4.2D, v5.2D, v6.2D\n+    __ cm(Assembler::HS, v7, __ T8B, v8, v9);          \/\/       cmhs    v7.8B, v8.8B, v9.8B\n+    __ cm(Assembler::HS, v15, __ T16B, v16, v17);      \/\/       cmhs    v15.16B, v16.16B, v17.16B\n+    __ cm(Assembler::HS, v9, __ T4H, v10, v11);        \/\/       cmhs    v9.4H, v10.4H, v11.4H\n+    __ cm(Assembler::HS, v23, __ T8H, v24, v25);       \/\/       cmhs    v23.8H, v24.8H, v25.8H\n+    __ cm(Assembler::HS, v8, __ T2S, v9, v10);         \/\/       cmhs    v8.2S, v9.2S, v10.2S\n+    __ cm(Assembler::HS, v2, __ T4S, v3, v4);          \/\/       cmhs    v2.4S, v3.4S, v4.4S\n+    __ cm(Assembler::HS, v28, __ T2D, v29, v30);       \/\/       cmhs    v28.2D, v29.2D, v30.2D\n+    __ fcm(Assembler::EQ, v21, __ T2S, v22, v23);      \/\/       fcmeq   v21.2S, v22.2S, v23.2S\n+    __ fcm(Assembler::EQ, v31, __ T4S, v0, v1);        \/\/       fcmeq   v31.4S, v0.4S, v1.4S\n+    __ fcm(Assembler::EQ, v5, __ T2D, v6, v7);         \/\/       fcmeq   v5.2D, v6.2D, v7.2D\n+    __ fcm(Assembler::GT, v27, __ T2S, v28, v29);      \/\/       fcmgt   v27.2S, v28.2S, v29.2S\n+    __ fcm(Assembler::GT, v0, __ T4S, v1, v2);         \/\/       fcmgt   v0.4S, v1.4S, v2.4S\n+    __ fcm(Assembler::GT, v17, __ T2D, v18, v19);      \/\/       fcmgt   v17.2D, v18.2D, v19.2D\n+    __ fcm(Assembler::GE, v15, __ T2S, v16, v17);      \/\/       fcmge   v15.2S, v16.2S, v17.2S\n+    __ fcm(Assembler::GE, v4, __ T4S, v5, v6);         \/\/       fcmge   v4.4S, v5.4S, v6.4S\n+    __ fcm(Assembler::GE, v26, __ T2D, v27, v28);      \/\/       fcmge   v26.2D, v27.2D, v28.2D\n@@ -912,6 +918,6 @@\n-    __ sve_fcm(Assembler::EQ, p8, __ S, p6, z15, 0.0); \/\/       fcmeq   p8.s, p6\/z, z15.s, #0.0\n-    __ sve_fcm(Assembler::GT, p4, __ D, p6, z28, 0.0); \/\/       fcmgt   p4.d, p6\/z, z28.d, #0.0\n-    __ sve_fcm(Assembler::GE, p13, __ D, p0, z25, 0.0); \/\/      fcmge   p13.d, p0\/z, z25.d, #0.0\n-    __ sve_fcm(Assembler::LT, p2, __ D, p0, z6, 0.0);  \/\/       fcmlt   p2.d, p0\/z, z6.d, #0.0\n-    __ sve_fcm(Assembler::LE, p2, __ S, p2, z15, 0.0); \/\/       fcmle   p2.s, p2\/z, z15.s, #0.0\n-    __ sve_fcm(Assembler::NE, p3, __ S, p7, z5, 0.0);  \/\/       fcmne   p3.s, p7\/z, z5.s, #0.0\n+    __ sve_fcm(Assembler::EQ, p4, __ D, p6, z28, 0.0); \/\/       fcmeq   p4.d, p6\/z, z28.d, #0.0\n+    __ sve_fcm(Assembler::GT, p13, __ D, p0, z25, 0.0); \/\/      fcmgt   p13.d, p0\/z, z25.d, #0.0\n+    __ sve_fcm(Assembler::GE, p2, __ D, p0, z6, 0.0);  \/\/       fcmge   p2.d, p0\/z, z6.d, #0.0\n+    __ sve_fcm(Assembler::LT, p2, __ S, p2, z15, 0.0); \/\/       fcmlt   p2.s, p2\/z, z15.s, #0.0\n+    __ sve_fcm(Assembler::LE, p3, __ S, p7, z5, 0.0);  \/\/       fcmle   p3.s, p7\/z, z5.s, #0.0\n+    __ sve_fcm(Assembler::NE, p3, __ D, p5, z20, 0.0); \/\/       fcmne   p3.d, p5\/z, z20.d, #0.0\n@@ -920,10 +926,10 @@\n-    __ sve_cmp(Assembler::EQ, p3, __ S, p5, z20, -10); \/\/       cmpeq   p3.s, p5\/z, z20.s, #-10\n-    __ sve_cmp(Assembler::GT, p5, __ S, p7, z8, -10);  \/\/       cmpgt   p5.s, p7\/z, z8.s, #-10\n-    __ sve_cmp(Assembler::GE, p8, __ H, p7, z2, 13);   \/\/       cmpge   p8.h, p7\/z, z2.h, #13\n-    __ sve_cmp(Assembler::LT, p1, __ S, p7, z27, -2);  \/\/       cmplt   p1.s, p7\/z, z27.s, #-2\n-    __ sve_cmp(Assembler::LE, p6, __ S, p6, z28, -11); \/\/       cmple   p6.s, p6\/z, z28.s, #-11\n-    __ sve_cmp(Assembler::NE, p1, __ H, p4, z14, -5);  \/\/       cmpne   p1.h, p4\/z, z14.h, #-5\n-    __ sve_cmp(Assembler::HS, p13, __ H, p1, z23, 90); \/\/       cmphs   p13.h, p1\/z, z23.h, #90\n-    __ sve_cmp(Assembler::HI, p8, __ B, p4, z4, 66);   \/\/       cmphi   p8.b, p4\/z, z4.b, #66\n-    __ sve_cmp(Assembler::LS, p9, __ H, p3, z13, 11);  \/\/       cmpls   p9.h, p3\/z, z13.h, #11\n-    __ sve_cmp(Assembler::LO, p8, __ S, p5, z3, 21);   \/\/       cmplo   p8.s, p5\/z, z3.s, #21\n+    __ sve_cmp(Assembler::EQ, p3, __ H, p4, z11, 15);  \/\/       cmpeq   p3.h, p4\/z, z11.h, #15\n+    __ sve_cmp(Assembler::GT, p3, __ B, p3, z17, 14);  \/\/       cmpgt   p3.b, p3\/z, z17.b, #14\n+    __ sve_cmp(Assembler::GE, p14, __ D, p5, z3, 13);  \/\/       cmpge   p14.d, p5\/z, z3.d, #13\n+    __ sve_cmp(Assembler::LT, p7, __ D, p4, z13, 8);   \/\/       cmplt   p7.d, p4\/z, z13.d, #8\n+    __ sve_cmp(Assembler::LE, p2, __ H, p2, z2, 0);    \/\/       cmple   p2.h, p2\/z, z2.h, #0\n+    __ sve_cmp(Assembler::NE, p5, __ S, p3, z27, -12); \/\/       cmpne   p5.s, p3\/z, z27.s, #-12\n+    __ sve_cmp(Assembler::HS, p11, __ B, p0, z17, 78); \/\/       cmphs   p11.b, p0\/z, z17.b, #78\n+    __ sve_cmp(Assembler::HI, p8, __ H, p3, z18, 50);  \/\/       cmphi   p8.h, p3\/z, z18.h, #50\n+    __ sve_cmp(Assembler::LS, p1, __ B, p5, z17, 95);  \/\/       cmpls   p1.b, p5\/z, z17.b, #95\n+    __ sve_cmp(Assembler::LO, p2, __ B, p4, z6, 52);   \/\/       cmplo   p2.b, p4\/z, z6.b, #52\n@@ -1201,9 +1207,9 @@\n-    __ swp(Assembler::xword, r6, r7, r19);             \/\/       swp     x6, x7, [x19]\n-    __ ldadd(Assembler::xword, r13, r28, r17);         \/\/       ldadd   x13, x28, [x17]\n-    __ ldbic(Assembler::xword, r16, r6, r2);           \/\/       ldclr   x16, x6, [x2]\n-    __ ldeor(Assembler::xword, r29, r3, r4);           \/\/       ldeor   x29, x3, [x4]\n-    __ ldorr(Assembler::xword, r6, r16, r20);          \/\/       ldset   x6, x16, [x20]\n-    __ ldsmin(Assembler::xword, r13, r12, r20);        \/\/       ldsmin  x13, x12, [x20]\n-    __ ldsmax(Assembler::xword, r8, r25, r20);         \/\/       ldsmax  x8, x25, [x20]\n-    __ ldumin(Assembler::xword, r19, r0, r11);         \/\/       ldumin  x19, x0, [x11]\n-    __ ldumax(Assembler::xword, r24, r6, r20);         \/\/       ldumax  x24, x6, [x20]\n+    __ swp(Assembler::xword, r28, r17, r16);           \/\/       swp     x28, x17, [x16]\n+    __ ldadd(Assembler::xword, r6, r2, r29);           \/\/       ldadd   x6, x2, [x29]\n+    __ ldbic(Assembler::xword, r3, r4, r6);            \/\/       ldclr   x3, x4, [x6]\n+    __ ldeor(Assembler::xword, r16, r20, r13);         \/\/       ldeor   x16, x20, [x13]\n+    __ ldorr(Assembler::xword, r12, r20, r8);          \/\/       ldset   x12, x20, [x8]\n+    __ ldsmin(Assembler::xword, r25, r20, r19);        \/\/       ldsmin  x25, x20, [x19]\n+    __ ldsmax(Assembler::xword, r0, r11, r24);         \/\/       ldsmax  x0, x11, [x24]\n+    __ ldumin(Assembler::xword, r6, r20, sp);          \/\/       ldumin  x6, x20, [sp]\n+    __ ldumax(Assembler::xword, r14, r16, r6);         \/\/       ldumax  x14, x16, [x6]\n@@ -1212,9 +1218,9 @@\n-    __ swpa(Assembler::xword, zr, r14, r16);           \/\/       swpa    xzr, x14, [x16]\n-    __ ldadda(Assembler::xword, r6, r0, r7);           \/\/       ldadda  x6, x0, [x7]\n-    __ ldbica(Assembler::xword, r15, r19, r26);        \/\/       ldclra  x15, x19, [x26]\n-    __ ldeora(Assembler::xword, r9, r10, r23);         \/\/       ldeora  x9, x10, [x23]\n-    __ ldorra(Assembler::xword, r21, r22, r28);        \/\/       ldseta  x21, x22, [x28]\n-    __ ldsmina(Assembler::xword, r2, r3, r15);         \/\/       ldsmina x2, x3, [x15]\n-    __ ldsmaxa(Assembler::xword, r19, r20, r7);        \/\/       ldsmaxa x19, x20, [x7]\n-    __ ldumina(Assembler::xword, r4, r29, r7);         \/\/       ldumina x4, x29, [x7]\n-    __ ldumaxa(Assembler::xword, r0, r9, r16);         \/\/       ldumaxa x0, x9, [x16]\n+    __ swpa(Assembler::xword, r0, r7, r15);            \/\/       swpa    x0, x7, [x15]\n+    __ ldadda(Assembler::xword, r19, r26, r9);         \/\/       ldadda  x19, x26, [x9]\n+    __ ldbica(Assembler::xword, r10, r23, r21);        \/\/       ldclra  x10, x23, [x21]\n+    __ ldeora(Assembler::xword, r22, r28, r2);         \/\/       ldeora  x22, x28, [x2]\n+    __ ldorra(Assembler::xword, r3, r15, r19);         \/\/       ldseta  x3, x15, [x19]\n+    __ ldsmina(Assembler::xword, r20, r7, r4);         \/\/       ldsmina x20, x7, [x4]\n+    __ ldsmaxa(Assembler::xword, r29, r7, r0);         \/\/       ldsmaxa x29, x7, [x0]\n+    __ ldumina(Assembler::xword, r9, r16, r20);        \/\/       ldumina x9, x16, [x20]\n+    __ ldumaxa(Assembler::xword, r23, r4, r16);        \/\/       ldumaxa x23, x4, [x16]\n@@ -1223,9 +1229,9 @@\n-    __ swpal(Assembler::xword, r20, r23, r4);          \/\/       swpal   x20, x23, [x4]\n-    __ ldaddal(Assembler::xword, r16, r10, r23);       \/\/       ldaddal x16, x10, [x23]\n-    __ ldbical(Assembler::xword, r11, r25, r6);        \/\/       ldclral x11, x25, [x6]\n-    __ ldeoral(Assembler::xword, zr, r16, r13);        \/\/       ldeoral xzr, x16, [x13]\n-    __ ldorral(Assembler::xword, r23, r12, r1);        \/\/       ldsetal x23, x12, [x1]\n-    __ ldsminal(Assembler::xword, r14, r9, r21);       \/\/       ldsminal        x14, x9, [x21]\n-    __ ldsmaxal(Assembler::xword, r16, r26, r15);      \/\/       ldsmaxal        x16, x26, [x15]\n-    __ lduminal(Assembler::xword, r4, r4, r15);        \/\/       lduminal        x4, x4, [x15]\n-    __ ldumaxal(Assembler::xword, r8, r6, r30);        \/\/       ldumaxal        x8, x6, [x30]\n+    __ swpal(Assembler::xword, r10, r23, r11);         \/\/       swpal   x10, x23, [x11]\n+    __ ldaddal(Assembler::xword, r25, r6, sp);         \/\/       ldaddal x25, x6, [sp]\n+    __ ldbical(Assembler::xword, r16, r13, r23);       \/\/       ldclral x16, x13, [x23]\n+    __ ldeoral(Assembler::xword, r12, r1, r14);        \/\/       ldeoral x12, x1, [x14]\n+    __ ldorral(Assembler::xword, r9, r21, r16);        \/\/       ldsetal x9, x21, [x16]\n+    __ ldsminal(Assembler::xword, r26, r15, r4);       \/\/       ldsminal        x26, x15, [x4]\n+    __ ldsmaxal(Assembler::xword, r4, r16, r8);        \/\/       ldsmaxal        x4, x16, [x8]\n+    __ lduminal(Assembler::xword, r6, r30, r4);        \/\/       lduminal        x6, x30, [x4]\n+    __ ldumaxal(Assembler::xword, r29, r17, r29);      \/\/       ldumaxal        x29, x17, [x29]\n@@ -1234,9 +1240,9 @@\n-    __ swpl(Assembler::xword, r4, r29, r17);           \/\/       swpl    x4, x29, [x17]\n-    __ ldaddl(Assembler::xword, r29, r26, r9);         \/\/       ldaddl  x29, x26, [x9]\n-    __ ldbicl(Assembler::xword, r15, r2, r11);         \/\/       ldclrl  x15, x2, [x11]\n-    __ ldeorl(Assembler::xword, r29, r3, r7);          \/\/       ldeorl  x29, x3, [x7]\n-    __ ldorrl(Assembler::xword, r1, r27, r21);         \/\/       ldsetl  x1, x27, [x21]\n-    __ ldsminl(Assembler::xword, r16, r14, r8);        \/\/       ldsminl x16, x14, [x8]\n-    __ ldsmaxl(Assembler::xword, r16, r22, r25);       \/\/       ldsmaxl x16, x22, [x25]\n-    __ lduminl(Assembler::xword, r5, r20, r21);        \/\/       lduminl x5, x20, [x21]\n-    __ ldumaxl(Assembler::xword, r16, r23, r16);       \/\/       ldumaxl x16, x23, [x16]\n+    __ swpl(Assembler::xword, r26, r9, r15);           \/\/       swpl    x26, x9, [x15]\n+    __ ldaddl(Assembler::xword, r2, r11, r29);         \/\/       ldaddl  x2, x11, [x29]\n+    __ ldbicl(Assembler::xword, r3, r7, r1);           \/\/       ldclrl  x3, x7, [x1]\n+    __ ldeorl(Assembler::xword, r27, r21, r15);        \/\/       ldeorl  x27, x21, [x15]\n+    __ ldorrl(Assembler::xword, r14, r8, r15);         \/\/       ldsetl  x14, x8, [x15]\n+    __ ldsminl(Assembler::xword, r22, r25, r5);        \/\/       ldsminl x22, x25, [x5]\n+    __ ldsmaxl(Assembler::xword, r20, r21, r15);       \/\/       ldsmaxl x20, x21, [x15]\n+    __ lduminl(Assembler::xword, r23, r16, r30);       \/\/       lduminl x23, x16, [x30]\n+    __ ldumaxl(Assembler::xword, r20, r20, r0);        \/\/       ldumaxl x20, x20, [x0]\n@@ -1245,9 +1251,9 @@\n-    __ swp(Assembler::word, r30, r20, r20);            \/\/       swp     w30, w20, [x20]\n-    __ ldadd(Assembler::word, r0, r4, r19);            \/\/       ldadd   w0, w4, [x19]\n-    __ ldbic(Assembler::word, r24, r4, r20);           \/\/       ldclr   w24, w4, [x20]\n-    __ ldeor(Assembler::word, r4, r24, r26);           \/\/       ldeor   w4, w24, [x26]\n-    __ ldorr(Assembler::word, r19, r2, r8);            \/\/       ldset   w19, w2, [x8]\n-    __ ldsmin(Assembler::word, r8, r14, r24);          \/\/       ldsmin  w8, w14, [x24]\n-    __ ldsmax(Assembler::word, r16, zr, r22);          \/\/       ldsmax  w16, wzr, [x22]\n-    __ ldumin(Assembler::word, r4, zr, r1);            \/\/       ldumin  w4, wzr, [x1]\n-    __ ldumax(Assembler::word, r10, r20, r12);         \/\/       ldumax  w10, w20, [x12]\n+    __ swp(Assembler::word, r4, r19, r24);             \/\/       swp     w4, w19, [x24]\n+    __ ldadd(Assembler::word, r4, r20, r4);            \/\/       ldadd   w4, w20, [x4]\n+    __ ldbic(Assembler::word, r24, r26, r19);          \/\/       ldclr   w24, w26, [x19]\n+    __ ldeor(Assembler::word, r2, r8, r8);             \/\/       ldeor   w2, w8, [x8]\n+    __ ldorr(Assembler::word, r14, r24, r15);          \/\/       ldset   w14, w24, [x15]\n+    __ ldsmin(Assembler::word, zr, r22, r4);           \/\/       ldsmin  wzr, w22, [x4]\n+    __ ldsmax(Assembler::word, zr, r1, r10);           \/\/       ldsmax  wzr, w1, [x10]\n+    __ ldumin(Assembler::word, r20, r12, r0);          \/\/       ldumin  w20, w12, [x0]\n+    __ ldumax(Assembler::word, r9, r7, r24);           \/\/       ldumax  w9, w7, [x24]\n@@ -1256,9 +1262,9 @@\n-    __ swpa(Assembler::word, r0, r9, r7);              \/\/       swpa    w0, w9, [x7]\n-    __ ldadda(Assembler::word, r24, r16, r4);          \/\/       ldadda  w24, w16, [x4]\n-    __ ldbica(Assembler::word, r27, r6, r10);          \/\/       ldclra  w27, w6, [x10]\n-    __ ldeora(Assembler::word, r27, r24, r13);         \/\/       ldeora  w27, w24, [x13]\n-    __ ldorra(Assembler::word, r16, zr, r22);          \/\/       ldseta  w16, wzr, [x22]\n-    __ ldsmina(Assembler::word, r22, r20, sp);         \/\/       ldsmina w22, w20, [sp]\n-    __ ldsmaxa(Assembler::word, r29, r9, r14);         \/\/       ldsmaxa w29, w9, [x14]\n-    __ ldumina(Assembler::word, r20, r7, r20);         \/\/       ldumina w20, w7, [x20]\n-    __ ldumaxa(Assembler::word, r28, r9, r11);         \/\/       ldumaxa w28, w9, [x11]\n+    __ swpa(Assembler::word, r16, r4, r27);            \/\/       swpa    w16, w4, [x27]\n+    __ ldadda(Assembler::word, r6, r10, r27);          \/\/       ldadda  w6, w10, [x27]\n+    __ ldbica(Assembler::word, r24, r13, r16);         \/\/       ldclra  w24, w13, [x16]\n+    __ ldeora(Assembler::word, zr, r22, r22);          \/\/       ldeora  wzr, w22, [x22]\n+    __ ldorra(Assembler::word, r20, zr, r29);          \/\/       ldseta  w20, wzr, [x29]\n+    __ ldsmina(Assembler::word, r9, r14, r20);         \/\/       ldsmina w9, w14, [x20]\n+    __ ldsmaxa(Assembler::word, r7, r20, r28);         \/\/       ldsmaxa w7, w20, [x28]\n+    __ ldumina(Assembler::word, r9, r11, r14);         \/\/       ldumina w9, w11, [x14]\n+    __ ldumaxa(Assembler::word, r12, r20, r1);         \/\/       ldumaxa w12, w20, [x1]\n@@ -1267,9 +1273,9 @@\n-    __ swpal(Assembler::word, r14, r12, r20);          \/\/       swpal   w14, w12, [x20]\n-    __ ldaddal(Assembler::word, r1, r24, r9);          \/\/       ldaddal w1, w24, [x9]\n-    __ ldbical(Assembler::word, r19, r13, r19);        \/\/       ldclral w19, w13, [x19]\n-    __ ldeoral(Assembler::word, r16, r16, r5);         \/\/       ldeoral w16, w16, [x5]\n-    __ ldorral(Assembler::word, r0, r3, r12);          \/\/       ldsetal w0, w3, [x12]\n-    __ ldsminal(Assembler::word, r8, r15, r15);        \/\/       ldsminal        w8, w15, [x15]\n-    __ ldsmaxal(Assembler::word, r16, r4, r15);        \/\/       ldsmaxal        w16, w4, [x15]\n-    __ lduminal(Assembler::word, r30, r5, r0);         \/\/       lduminal        w30, w5, [x0]\n-    __ ldumaxal(Assembler::word, r10, r22, r27);       \/\/       ldumaxal        w10, w22, [x27]\n+    __ swpal(Assembler::word, r24, r9, r19);           \/\/       swpal   w24, w9, [x19]\n+    __ ldaddal(Assembler::word, r13, r19, r15);        \/\/       ldaddal w13, w19, [x15]\n+    __ ldbical(Assembler::word, r16, r5, r0);          \/\/       ldclral w16, w5, [x0]\n+    __ ldeoral(Assembler::word, r3, r12, r8);          \/\/       ldeoral w3, w12, [x8]\n+    __ ldorral(Assembler::word, r15, r15, r16);        \/\/       ldsetal w15, w15, [x16]\n+    __ ldsminal(Assembler::word, r4, r15, r30);        \/\/       ldsminal        w4, w15, [x30]\n+    __ ldsmaxal(Assembler::word, r5, r0, r10);         \/\/       ldsmaxal        w5, w0, [x10]\n+    __ lduminal(Assembler::word, r22, r27, r3);        \/\/       lduminal        w22, w27, [x3]\n+    __ ldumaxal(Assembler::word, r0, r9, r19);         \/\/       ldumaxal        w0, w9, [x19]\n@@ -1278,9 +1284,9 @@\n-    __ swpl(Assembler::word, r3, r0, r9);              \/\/       swpl    w3, w0, [x9]\n-    __ ldaddl(Assembler::word, r19, r29, r10);         \/\/       ldaddl  w19, w29, [x10]\n-    __ ldbicl(Assembler::word, r24, r4, r20);          \/\/       ldclrl  w24, w4, [x20]\n-    __ ldeorl(Assembler::word, r7, r24, r29);          \/\/       ldeorl  w7, w24, [x29]\n-    __ ldorrl(Assembler::word, r14, r21, r11);         \/\/       ldsetl  w14, w21, [x11]\n-    __ ldsminl(Assembler::word, r27, r13, r15);        \/\/       ldsminl w27, w13, [x15]\n-    __ ldsmaxl(Assembler::word, zr, r17, r14);         \/\/       ldsmaxl wzr, w17, [x14]\n-    __ lduminl(Assembler::word, r3, r30, r16);         \/\/       lduminl w3, w30, [x16]\n-    __ ldumaxl(Assembler::word, r22, r20, r7);         \/\/       ldumaxl w22, w20, [x7]\n+    __ swpl(Assembler::word, r29, r10, r24);           \/\/       swpl    w29, w10, [x24]\n+    __ ldaddl(Assembler::word, r4, r20, r7);           \/\/       ldaddl  w4, w20, [x7]\n+    __ ldbicl(Assembler::word, r24, r29, r14);         \/\/       ldclrl  w24, w29, [x14]\n+    __ ldeorl(Assembler::word, r21, r11, r27);         \/\/       ldeorl  w21, w11, [x27]\n+    __ ldorrl(Assembler::word, r13, r16, sp);          \/\/       ldsetl  w13, w16, [sp]\n+    __ ldsminl(Assembler::word, r17, r14, r3);         \/\/       ldsminl w17, w14, [x3]\n+    __ ldsmaxl(Assembler::word, r30, r16, r22);        \/\/       ldsmaxl w30, w16, [x22]\n+    __ lduminl(Assembler::word, r20, r7, r20);         \/\/       lduminl w20, w7, [x20]\n+    __ ldumaxl(Assembler::word, r3, r1, r26);          \/\/       ldumaxl w3, w1, [x26]\n@@ -1289,4 +1295,4 @@\n-    __ bcax(v20, __ T16B, v3, v1, v26);                \/\/       bcax            v20.16B, v3.16B, v1.16B, v26.16B\n-    __ eor3(v19, __ T16B, v9, v16, v17);               \/\/       eor3            v19.16B, v9.16B, v16.16B, v17.16B\n-    __ rax1(v21, __ T2D, v0, v4);                      \/\/       rax1            v21.2D, v0.2D, v4.2D\n-    __ xar(v2, __ T2D, v24, v14, 12);                  \/\/       xar             v2.2D, v24.2D, v14.2D, #12\n+    __ bcax(v19, __ T16B, v9, v16, v17);               \/\/       bcax            v19.16B, v9.16B, v16.16B, v17.16B\n+    __ eor3(v21, __ T16B, v0, v4, v2);                 \/\/       eor3            v21.16B, v0.16B, v4.16B, v2.16B\n+    __ rax1(v24, __ T2D, v14, v6);                     \/\/       rax1            v24.2D, v14.2D, v6.2D\n+    __ xar(v11, __ T2D, v21, v14, 34);                 \/\/       xar             v11.2D, v21.2D, v14.2D, #34\n@@ -1295,4 +1301,4 @@\n-    __ sha512h(v11, __ T2D, v21, v14);                 \/\/       sha512h         q11, q21, v14.2D\n-    __ sha512h2(v17, __ T2D, v30, v12);                \/\/       sha512h2                q17, q30, v12.2D\n-    __ sha512su0(v3, __ T2D, v3);                      \/\/       sha512su0               v3.2D, v3.2D\n-    __ sha512su1(v23, __ T2D, v9, v3);                 \/\/       sha512su1               v23.2D, v9.2D, v3.2D\n+    __ sha512h(v30, __ T2D, v12, v3);                  \/\/       sha512h         q30, q12, v3.2D\n+    __ sha512h2(v3, __ T2D, v23, v9);                  \/\/       sha512h2                q3, q23, v9.2D\n+    __ sha512su0(v3, __ T2D, v24);                     \/\/       sha512su0               v3.2D, v24.2D\n+    __ sha512su1(v28, __ T2D, v3, v19);                \/\/       sha512su1               v28.2D, v3.2D, v19.2D\n@@ -1301,5 +1307,5 @@\n-    __ sve_add(z24, __ D, 26u);                        \/\/       add     z24.d, z24.d, #0x1a\n-    __ sve_sub(z19, __ S, 62u);                        \/\/       sub     z19.s, z19.s, #0x3e\n-    __ sve_and(z26, __ S, 917504u);                    \/\/       and     z26.s, z26.s, #0xe0000\n-    __ sve_eor(z8, __ D, 18442240474082197503u);       \/\/       eor     z8.d, z8.d, #0xfff0000000003fff\n-    __ sve_orr(z18, __ S, 253952u);                    \/\/       orr     z18.s, z18.s, #0x3e000\n+    __ sve_add(z23, __ B, 214u);                       \/\/       add     z23.b, z23.b, #0xd6\n+    __ sve_sub(z21, __ H, 42u);                        \/\/       sub     z21.h, z21.h, #0x2a\n+    __ sve_and(z8, __ D, 18442240474082197503u);       \/\/       and     z8.d, z8.d, #0xfff0000000003fff\n+    __ sve_eor(z18, __ S, 253952u);                    \/\/       eor     z18.s, z18.s, #0x3e000\n+    __ sve_orr(z9, __ S, 16744448u);                   \/\/       orr     z9.s, z9.s, #0xff8000\n@@ -1308,5 +1314,5 @@\n-    __ sve_add(z9, __ S, 97u);                         \/\/       add     z9.s, z9.s, #0x61\n-    __ sve_sub(z8, __ H, 118u);                        \/\/       sub     z8.h, z8.h, #0x76\n-    __ sve_and(z19, __ S, 1056980736u);                \/\/       and     z19.s, z19.s, #0x3f003f00\n-    __ sve_eor(z25, __ S, 3758350339u);                \/\/       eor     z25.s, z25.s, #0xe003e003\n-    __ sve_orr(z9, __ S, 4294459391u);                 \/\/       orr     z9.s, z9.s, #0xfff83fff\n+    __ sve_add(z12, __ H, 152u);                       \/\/       add     z12.h, z12.h, #0x98\n+    __ sve_sub(z17, __ H, 108u);                       \/\/       sub     z17.h, z17.h, #0x6c\n+    __ sve_and(z25, __ S, 3758350339u);                \/\/       and     z25.s, z25.s, #0xe003e003\n+    __ sve_eor(z9, __ S, 4294459391u);                 \/\/       eor     z9.s, z9.s, #0xfff83fff\n+    __ sve_orr(z23, __ D, 562675075514368u);           \/\/       orr     z23.d, z23.d, #0x1ffc000000000\n@@ -1315,5 +1321,5 @@\n-    __ sve_add(z23, __ D, 183u);                       \/\/       add     z23.d, z23.d, #0xb7\n-    __ sve_sub(z8, __ H, 41u);                         \/\/       sub     z8.h, z8.h, #0x29\n-    __ sve_and(z28, __ D, 8064u);                      \/\/       and     z28.d, z28.d, #0x1f80\n-    __ sve_eor(z15, __ D, 18428729675200069887u);      \/\/       eor     z15.d, z15.d, #0xffc00000000000ff\n-    __ sve_orr(z0, __ B, 239u);                        \/\/       orr     z0.b, z0.b, #0xef\n+    __ sve_add(z8, __ B, 225u);                        \/\/       add     z8.b, z8.b, #0xe1\n+    __ sve_sub(z28, __ H, 5u);                         \/\/       sub     z28.h, z28.h, #0x5\n+    __ sve_and(z15, __ D, 18428729675200069887u);      \/\/       and     z15.d, z15.d, #0xffc00000000000ff\n+    __ sve_eor(z0, __ B, 239u);                        \/\/       eor     z0.b, z0.b, #0xef\n+    __ sve_orr(z5, __ D, 17870287719452639231u);       \/\/       orr     z5.d, z5.d, #0xf80003ffffffffff\n@@ -1322,5 +1328,5 @@\n-    __ sve_add(z5, __ D, 243u);                        \/\/       add     z5.d, z5.d, #0xf3\n-    __ sve_sub(z19, __ S, 8u);                         \/\/       sub     z19.s, z19.s, #0x8\n-    __ sve_and(z13, __ H, 32256u);                     \/\/       and     z13.h, z13.h, #0x7e00\n-    __ sve_eor(z0, __ S, 4294967293u);                 \/\/       eor     z0.s, z0.s, #0xfffffffd\n-    __ sve_orr(z21, __ S, 4294965263u);                \/\/       orr     z21.s, z21.s, #0xfffff80f\n+    __ sve_add(z17, __ B, 105u);                       \/\/       add     z17.b, z17.b, #0x69\n+    __ sve_sub(z14, __ D, 112u);                       \/\/       sub     z14.d, z14.d, #0x70\n+    __ sve_and(z0, __ S, 4294967293u);                 \/\/       and     z0.s, z0.s, #0xfffffffd\n+    __ sve_eor(z21, __ S, 4294965263u);                \/\/       eor     z21.s, z21.s, #0xfffff80f\n+    __ sve_orr(z12, __ H, 1u);                         \/\/       orr     z12.h, z12.h, #0x1\n@@ -1329,5 +1335,5 @@\n-    __ sve_add(z12, __ H, 20u);                        \/\/       add     z12.h, z12.h, #0x14\n-    __ sve_sub(z0, __ H, 190u);                        \/\/       sub     z0.h, z0.h, #0xbe\n-    __ sve_and(z23, __ B, 239u);                       \/\/       and     z23.b, z23.b, #0xef\n-    __ sve_eor(z27, __ D, 18442240474082197503u);      \/\/       eor     z27.d, z27.d, #0xfff0000000003fff\n-    __ sve_orr(z22, __ B, 124u);                       \/\/       orr     z22.b, z22.b, #0x7c\n+    __ sve_add(z15, __ S, 189u);                       \/\/       add     z15.s, z15.s, #0xbd\n+    __ sve_sub(z0, __ S, 212u);                        \/\/       sub     z0.s, z0.s, #0xd4\n+    __ sve_and(z27, __ D, 18442240474082197503u);      \/\/       and     z27.d, z27.d, #0xfff0000000003fff\n+    __ sve_eor(z22, __ B, 124u);                       \/\/       eor     z22.b, z22.b, #0x7c\n+    __ sve_orr(z20, __ H, 57855u);                     \/\/       orr     z20.h, z20.h, #0xe1ff\n@@ -1336,5 +1342,5 @@\n-    __ sve_add(z20, __ H, 165u);                       \/\/       add     z20.h, z20.h, #0xa5\n-    __ sve_sub(z24, __ D, 72u);                        \/\/       sub     z24.d, z24.d, #0x48\n-    __ sve_and(z31, __ S, 4026535935u);                \/\/       and     z31.s, z31.s, #0xf0000fff\n-    __ sve_eor(z21, __ B, 128u);                       \/\/       eor     z21.b, z21.b, #0x80\n-    __ sve_orr(z30, __ S, 4294967293u);                \/\/       orr     z30.s, z30.s, #0xfffffffd\n+    __ sve_add(z24, __ H, 248u);                       \/\/       add     z24.h, z24.h, #0xf8\n+    __ sve_sub(z17, __ S, 162u);                       \/\/       sub     z17.s, z17.s, #0xa2\n+    __ sve_and(z21, __ B, 128u);                       \/\/       and     z21.b, z21.b, #0x80\n+    __ sve_eor(z30, __ S, 4294967293u);                \/\/       eor     z30.s, z30.s, #0xfffffffd\n+    __ sve_orr(z26, __ S, 1610637312u);                \/\/       orr     z26.s, z26.s, #0x60006000\n@@ -1343,66 +1349,66 @@\n-    __ sve_add(z26, __ H, z18, z19);                   \/\/       add     z26.h, z18.h, z19.h\n-    __ sve_sub(z11, __ S, z13, z29);                   \/\/       sub     z11.s, z13.s, z29.s\n-    __ sve_fadd(z5, __ S, z1, z14);                    \/\/       fadd    z5.s, z1.s, z14.s\n-    __ sve_fmul(z2, __ S, z7, z10);                    \/\/       fmul    z2.s, z7.s, z10.s\n-    __ sve_fsub(z19, __ S, z4, z26);                   \/\/       fsub    z19.s, z4.s, z26.s\n-    __ sve_sqadd(z2, __ B, z3, z30);                   \/\/       sqadd   z2.b, z3.b, z30.b\n-    __ sve_sqsub(z20, __ D, z5, z20);                  \/\/       sqsub   z20.d, z5.d, z20.d\n-    __ sve_uqadd(z29, __ H, z13, z13);                 \/\/       uqadd   z29.h, z13.h, z13.h\n-    __ sve_uqsub(z14, __ H, z30, z1);                  \/\/       uqsub   z14.h, z30.h, z1.h\n-    __ sve_abs(z28, __ D, p0, z3);                     \/\/       abs     z28.d, p0\/m, z3.d\n-    __ sve_add(z9, __ B, p6, z9);                      \/\/       add     z9.b, p6\/m, z9.b, z9.b\n-    __ sve_and(z26, __ B, p2, z14);                    \/\/       and     z26.b, p2\/m, z26.b, z14.b\n-    __ sve_asr(z20, __ D, p6, z7);                     \/\/       asr     z20.d, p6\/m, z20.d, z7.d\n-    __ sve_bic(z20, __ D, p4, z6);                     \/\/       bic     z20.d, p4\/m, z20.d, z6.d\n-    __ sve_clz(z13, __ H, p0, z29);                    \/\/       clz     z13.h, p0\/m, z29.h\n-    __ sve_cnt(z9, __ B, p0, z1);                      \/\/       cnt     z9.b, p0\/m, z1.b\n-    __ sve_eor(z27, __ B, p6, z15);                    \/\/       eor     z27.b, p6\/m, z27.b, z15.b\n-    __ sve_lsl(z4, __ D, p7, z17);                     \/\/       lsl     z4.d, p7\/m, z4.d, z17.d\n-    __ sve_lsr(z2, __ B, p0, z24);                     \/\/       lsr     z2.b, p0\/m, z2.b, z24.b\n-    __ sve_mul(z26, __ B, p7, z13);                    \/\/       mul     z26.b, p7\/m, z26.b, z13.b\n-    __ sve_neg(z22, __ D, p3, z16);                    \/\/       neg     z22.d, p3\/m, z16.d\n-    __ sve_not(z17, __ D, p1, z11);                    \/\/       not     z17.d, p1\/m, z11.d\n-    __ sve_orr(z16, __ B, p0, z16);                    \/\/       orr     z16.b, p0\/m, z16.b, z16.b\n-    __ sve_rbit(z28, __ D, p1, z23);                   \/\/       rbit    z28.d, p1\/m, z23.d\n-    __ sve_revb(z28, __ D, p4, z10);                   \/\/       revb    z28.d, p4\/m, z10.d\n-    __ sve_smax(z17, __ S, p7, z7);                    \/\/       smax    z17.s, p7\/m, z17.s, z7.s\n-    __ sve_smin(z4, __ H, p3, z24);                    \/\/       smin    z4.h, p3\/m, z4.h, z24.h\n-    __ sve_umax(z9, __ B, p2, z11);                    \/\/       umax    z9.b, p2\/m, z9.b, z11.b\n-    __ sve_umin(z4, __ S, p5, z22);                    \/\/       umin    z4.s, p5\/m, z4.s, z22.s\n-    __ sve_sub(z4, __ H, p0, z15);                     \/\/       sub     z4.h, p0\/m, z4.h, z15.h\n-    __ sve_fabs(z4, __ D, p7, z26);                    \/\/       fabs    z4.d, p7\/m, z26.d\n-    __ sve_fadd(z5, __ S, p5, z26);                    \/\/       fadd    z5.s, p5\/m, z5.s, z26.s\n-    __ sve_fdiv(z31, __ S, p0, z25);                   \/\/       fdiv    z31.s, p0\/m, z31.s, z25.s\n-    __ sve_fmax(z8, __ D, p1, z3);                     \/\/       fmax    z8.d, p1\/m, z8.d, z3.d\n-    __ sve_fmin(z7, __ D, p6, z24);                    \/\/       fmin    z7.d, p6\/m, z7.d, z24.d\n-    __ sve_fmul(z24, __ S, p7, z17);                   \/\/       fmul    z24.s, p7\/m, z24.s, z17.s\n-    __ sve_fneg(z10, __ S, p3, z30);                   \/\/       fneg    z10.s, p3\/m, z30.s\n-    __ sve_frintm(z8, __ S, p6, z29);                  \/\/       frintm  z8.s, p6\/m, z29.s\n-    __ sve_frintn(z31, __ D, p5, z31);                 \/\/       frintn  z31.d, p5\/m, z31.d\n-    __ sve_frintp(z0, __ D, p5, z7);                   \/\/       frintp  z0.d, p5\/m, z7.d\n-    __ sve_fsqrt(z29, __ S, p6, z22);                  \/\/       fsqrt   z29.s, p6\/m, z22.s\n-    __ sve_fsub(z29, __ S, p6, z20);                   \/\/       fsub    z29.s, p6\/m, z29.s, z20.s\n-    __ sve_fmad(z6, __ D, p4, z18, z13);               \/\/       fmad    z6.d, p4\/m, z18.d, z13.d\n-    __ sve_fmla(z21, __ S, p2, z0, z19);               \/\/       fmla    z21.s, p2\/m, z0.s, z19.s\n-    __ sve_fmls(z28, __ D, p1, z17, z6);               \/\/       fmls    z28.d, p1\/m, z17.d, z6.d\n-    __ sve_fmsb(z20, __ D, p6, z28, z14);              \/\/       fmsb    z20.d, p6\/m, z28.d, z14.d\n-    __ sve_fnmad(z14, __ S, p4, z10, z26);             \/\/       fnmad   z14.s, p4\/m, z10.s, z26.s\n-    __ sve_fnmsb(z24, __ D, p0, z11, z15);             \/\/       fnmsb   z24.d, p0\/m, z11.d, z15.d\n-    __ sve_fnmla(z23, __ D, p5, z20, z28);             \/\/       fnmla   z23.d, p5\/m, z20.d, z28.d\n-    __ sve_fnmls(z20, __ D, p7, z24, z0);              \/\/       fnmls   z20.d, p7\/m, z24.d, z0.d\n-    __ sve_mla(z6, __ B, p5, z13, z12);                \/\/       mla     z6.b, p5\/m, z13.b, z12.b\n-    __ sve_mls(z13, __ S, p7, z26, z23);               \/\/       mls     z13.s, p7\/m, z26.s, z23.s\n-    __ sve_and(z6, z2, z29);                           \/\/       and     z6.d, z2.d, z29.d\n-    __ sve_eor(z0, z29, z23);                          \/\/       eor     z0.d, z29.d, z23.d\n-    __ sve_orr(z4, z5, z8);                            \/\/       orr     z4.d, z5.d, z8.d\n-    __ sve_bic(z13, z17, z13);                         \/\/       bic     z13.d, z17.d, z13.d\n-    __ sve_uzp1(z8, __ H, z10, z8);                    \/\/       uzp1    z8.h, z10.h, z8.h\n-    __ sve_uzp2(z19, __ S, z0, z29);                   \/\/       uzp2    z19.s, z0.s, z29.s\n-    __ sve_fabd(z16, __ D, p3, z23);                   \/\/       fabd    z16.d, p3\/m, z16.d, z23.d\n-    __ sve_bext(z23, __ B, z30, z13);                  \/\/       bext    z23.b, z30.b, z13.b\n-    __ sve_bdep(z25, __ H, z22, z0);                   \/\/       bdep    z25.h, z22.h, z0.h\n-    __ sve_eor3(z25, z30, z11);                        \/\/       eor3    z25.d, z25.d, z30.d, z11.d\n-    __ sve_sqadd(z14, __ H, p5, z22);                  \/\/       sqadd   z14.h, p5\/m, z14.h, z22.h\n-    __ sve_sqsub(z5, __ H, p4, z0);                    \/\/       sqsub   z5.h, p4\/m, z5.h, z0.h\n-    __ sve_uqadd(z9, __ D, p0, z3);                    \/\/       uqadd   z9.d, p0\/m, z9.d, z3.d\n-    __ sve_uqsub(z14, __ H, p1, z29);                  \/\/       uqsub   z14.h, p1\/m, z14.h, z29.h\n+    __ sve_add(z11, __ S, z13, z29);                   \/\/       add     z11.s, z13.s, z29.s\n+    __ sve_sub(z5, __ H, z1, z14);                     \/\/       sub     z5.h, z1.h, z14.h\n+    __ sve_fadd(z2, __ S, z7, z10);                    \/\/       fadd    z2.s, z7.s, z10.s\n+    __ sve_fmul(z19, __ S, z4, z26);                   \/\/       fmul    z19.s, z4.s, z26.s\n+    __ sve_fsub(z2, __ S, z3, z30);                    \/\/       fsub    z2.s, z3.s, z30.s\n+    __ sve_sqadd(z20, __ D, z5, z20);                  \/\/       sqadd   z20.d, z5.d, z20.d\n+    __ sve_sqsub(z29, __ H, z13, z13);                 \/\/       sqsub   z29.h, z13.h, z13.h\n+    __ sve_uqadd(z14, __ H, z30, z1);                  \/\/       uqadd   z14.h, z30.h, z1.h\n+    __ sve_uqsub(z28, __ D, z3, z3);                   \/\/       uqsub   z28.d, z3.d, z3.d\n+    __ sve_abs(z9, __ B, p6, z9);                      \/\/       abs     z9.b, p6\/m, z9.b\n+    __ sve_add(z26, __ B, p2, z14);                    \/\/       add     z26.b, p2\/m, z26.b, z14.b\n+    __ sve_and(z20, __ D, p6, z7);                     \/\/       and     z20.d, p6\/m, z20.d, z7.d\n+    __ sve_asr(z20, __ D, p4, z6);                     \/\/       asr     z20.d, p4\/m, z20.d, z6.d\n+    __ sve_bic(z13, __ H, p0, z29);                    \/\/       bic     z13.h, p0\/m, z13.h, z29.h\n+    __ sve_clz(z9, __ B, p0, z1);                      \/\/       clz     z9.b, p0\/m, z1.b\n+    __ sve_cnt(z27, __ B, p6, z15);                    \/\/       cnt     z27.b, p6\/m, z15.b\n+    __ sve_eor(z4, __ D, p7, z17);                     \/\/       eor     z4.d, p7\/m, z4.d, z17.d\n+    __ sve_lsl(z2, __ B, p0, z24);                     \/\/       lsl     z2.b, p0\/m, z2.b, z24.b\n+    __ sve_lsr(z26, __ B, p7, z13);                    \/\/       lsr     z26.b, p7\/m, z26.b, z13.b\n+    __ sve_mul(z22, __ D, p3, z16);                    \/\/       mul     z22.d, p3\/m, z22.d, z16.d\n+    __ sve_neg(z17, __ D, p1, z11);                    \/\/       neg     z17.d, p1\/m, z11.d\n+    __ sve_not(z16, __ B, p0, z16);                    \/\/       not     z16.b, p0\/m, z16.b\n+    __ sve_orr(z28, __ D, p1, z23);                    \/\/       orr     z28.d, p1\/m, z28.d, z23.d\n+    __ sve_rbit(z28, __ S, p4, z10);                   \/\/       rbit    z28.s, p4\/m, z10.s\n+    __ sve_revb(z17, __ D, p7, z7);                    \/\/       revb    z17.d, p7\/m, z7.d\n+    __ sve_smax(z4, __ H, p3, z24);                    \/\/       smax    z4.h, p3\/m, z4.h, z24.h\n+    __ sve_smin(z9, __ B, p2, z11);                    \/\/       smin    z9.b, p2\/m, z9.b, z11.b\n+    __ sve_umax(z4, __ S, p5, z22);                    \/\/       umax    z4.s, p5\/m, z4.s, z22.s\n+    __ sve_umin(z4, __ H, p0, z15);                    \/\/       umin    z4.h, p0\/m, z4.h, z15.h\n+    __ sve_sub(z4, __ D, p7, z26);                     \/\/       sub     z4.d, p7\/m, z4.d, z26.d\n+    __ sve_fabs(z5, __ S, p5, z26);                    \/\/       fabs    z5.s, p5\/m, z26.s\n+    __ sve_fadd(z31, __ S, p0, z25);                   \/\/       fadd    z31.s, p0\/m, z31.s, z25.s\n+    __ sve_fdiv(z8, __ D, p1, z3);                     \/\/       fdiv    z8.d, p1\/m, z8.d, z3.d\n+    __ sve_fmax(z7, __ D, p6, z24);                    \/\/       fmax    z7.d, p6\/m, z7.d, z24.d\n+    __ sve_fmin(z24, __ S, p7, z17);                   \/\/       fmin    z24.s, p7\/m, z24.s, z17.s\n+    __ sve_fmul(z10, __ S, p3, z30);                   \/\/       fmul    z10.s, p3\/m, z10.s, z30.s\n+    __ sve_fneg(z8, __ S, p6, z29);                    \/\/       fneg    z8.s, p6\/m, z29.s\n+    __ sve_frintm(z31, __ D, p5, z31);                 \/\/       frintm  z31.d, p5\/m, z31.d\n+    __ sve_frintn(z0, __ D, p5, z7);                   \/\/       frintn  z0.d, p5\/m, z7.d\n+    __ sve_frintp(z29, __ S, p6, z22);                 \/\/       frintp  z29.s, p6\/m, z22.s\n+    __ sve_fsqrt(z29, __ S, p6, z20);                  \/\/       fsqrt   z29.s, p6\/m, z20.s\n+    __ sve_fsub(z6, __ S, p4, z18);                    \/\/       fsub    z6.s, p4\/m, z6.s, z18.s\n+    __ sve_fmad(z26, __ D, p5, z8, z0);                \/\/       fmad    z26.d, p5\/m, z8.d, z0.d\n+    __ sve_fmla(z10, __ S, p7, z7, z17);               \/\/       fmla    z10.s, p7\/m, z7.s, z17.s\n+    __ sve_fmls(z30, __ S, p5, z24, z28);              \/\/       fmls    z30.s, p5\/m, z24.s, z28.s\n+    __ sve_fmsb(z17, __ D, p3, z19, z10);              \/\/       fmsb    z17.d, p3\/m, z19.d, z10.d\n+    __ sve_fnmad(z11, __ S, p6, z0, z11);              \/\/       fnmad   z11.s, p6\/m, z0.s, z11.s\n+    __ sve_fnmsb(z28, __ D, p5, z23, z20);             \/\/       fnmsb   z28.d, p5\/m, z23.d, z20.d\n+    __ sve_fnmla(z23, __ S, p5, z29, z24);             \/\/       fnmla   z23.s, p5\/m, z29.s, z24.s\n+    __ sve_fnmls(z27, __ S, p1, z23, z13);             \/\/       fnmls   z27.s, p1\/m, z23.s, z13.s\n+    __ sve_mla(z4, __ S, p3, z31, z26);                \/\/       mla     z4.s, p3\/m, z31.s, z26.s\n+    __ sve_mls(z20, __ D, p1, z2, z29);                \/\/       mls     z20.d, p1\/m, z2.d, z29.d\n+    __ sve_and(z0, z29, z23);                          \/\/       and     z0.d, z29.d, z23.d\n+    __ sve_eor(z4, z5, z8);                            \/\/       eor     z4.d, z5.d, z8.d\n+    __ sve_orr(z13, z17, z13);                         \/\/       orr     z13.d, z17.d, z13.d\n+    __ sve_bic(z8, z10, z8);                           \/\/       bic     z8.d, z10.d, z8.d\n+    __ sve_uzp1(z19, __ S, z0, z29);                   \/\/       uzp1    z19.s, z0.s, z29.s\n+    __ sve_uzp2(z16, __ D, z13, z23);                  \/\/       uzp2    z16.d, z13.d, z23.d\n+    __ sve_fabd(z23, __ S, p7, z13);                   \/\/       fabd    z23.s, p7\/m, z23.s, z13.s\n+    __ sve_bext(z25, __ H, z22, z0);                   \/\/       bext    z25.h, z22.h, z0.h\n+    __ sve_bdep(z25, __ H, z30, z11);                  \/\/       bdep    z25.h, z30.h, z11.h\n+    __ sve_eor3(z14, z23, z22);                        \/\/       eor3    z14.d, z14.d, z23.d, z22.d\n+    __ sve_sqadd(z5, __ H, p4, z0);                    \/\/       sqadd   z5.h, p4\/m, z5.h, z0.h\n+    __ sve_sqsub(z9, __ D, p0, z3);                    \/\/       sqsub   z9.d, p0\/m, z9.d, z3.d\n+    __ sve_uqadd(z14, __ H, p1, z29);                  \/\/       uqadd   z14.h, p1\/m, z14.h, z29.h\n+    __ sve_uqsub(z14, __ D, p5, z4);                   \/\/       uqsub   z14.d, p5\/m, z14.d, z4.d\n@@ -1411,9 +1417,9 @@\n-    __ sve_andv(v14, __ D, p5, z4);                    \/\/       andv d14, p5, z4.d\n-    __ sve_orv(v27, __ S, p3, z22);                    \/\/       orv s27, p3, z22.s\n-    __ sve_eorv(v31, __ S, p6, z11);                   \/\/       eorv s31, p6, z11.s\n-    __ sve_smaxv(v12, __ B, p4, z28);                  \/\/       smaxv b12, p4, z28.b\n-    __ sve_sminv(v28, __ D, p4, z4);                   \/\/       sminv d28, p4, z4.d\n-    __ sve_fminv(v6, __ D, p0, z15);                   \/\/       fminv d6, p0, z15.d\n-    __ sve_fmaxv(v1, __ D, p5, z18);                   \/\/       fmaxv d1, p5, z18.d\n-    __ sve_fadda(v2, __ S, p2, z4);                    \/\/       fadda s2, p2, s2, z4.s\n-    __ sve_uaddv(v11, __ S, p2, z28);                  \/\/       uaddv d11, p2, z28.s\n+    __ sve_andv(v27, __ S, p3, z22);                   \/\/       andv s27, p3, z22.s\n+    __ sve_orv(v31, __ S, p6, z11);                    \/\/       orv s31, p6, z11.s\n+    __ sve_eorv(v12, __ B, p4, z28);                   \/\/       eorv b12, p4, z28.b\n+    __ sve_smaxv(v28, __ D, p4, z4);                   \/\/       smaxv d28, p4, z4.d\n+    __ sve_sminv(v6, __ S, p0, z15);                   \/\/       sminv s6, p0, z15.s\n+    __ sve_fminv(v1, __ D, p5, z18);                   \/\/       fminv d1, p5, z18.d\n+    __ sve_fmaxv(v2, __ S, p2, z4);                    \/\/       fmaxv s2, p2, z4.s\n+    __ sve_fadda(v11, __ D, p2, z28);                  \/\/       fadda d11, p2, d11, z28.d\n+    __ sve_uaddv(v3, __ H, p5, z31);                   \/\/       uaddv d3, p5, z31.h\n@@ -1422,1 +1428,1 @@\n-    __ saddwv(v3, v4, __ T8H, v5, __ T8B);             \/\/       saddw   v3.8H, v4.8H, v5.8B\n+    __ saddwv(v24, v25, __ T8H, v26, __ T8B);          \/\/       saddw   v24.8H, v25.8H, v26.8B\n@@ -1424,10 +1430,10 @@\n-    __ saddwv(v31, v0, __ T4S, v1, __ T4H);            \/\/       saddw   v31.4S, v0.4S, v1.4H\n-    __ saddwv2(v11, v12, __ T4S, v13, __ T8H);         \/\/       saddw2  v11.4S, v12.4S, v13.8H\n-    __ saddwv(v24, v25, __ T2D, v26, __ T2S);          \/\/       saddw   v24.2D, v25.2D, v26.2S\n-    __ saddwv2(v21, v22, __ T2D, v23, __ T4S);         \/\/       saddw2  v21.2D, v22.2D, v23.4S\n-    __ uaddwv(v15, v16, __ T8H, v17, __ T8B);          \/\/       uaddw   v15.8H, v16.8H, v17.8B\n-    __ uaddwv2(v12, v13, __ T8H, v14, __ T16B);        \/\/       uaddw2  v12.8H, v13.8H, v14.16B\n-    __ uaddwv(v6, v7, __ T4S, v8, __ T4H);             \/\/       uaddw   v6.4S, v7.4S, v8.4H\n-    __ uaddwv2(v13, v14, __ T4S, v15, __ T8H);         \/\/       uaddw2  v13.4S, v14.4S, v15.8H\n-    __ uaddwv(v8, v9, __ T2D, v10, __ T2S);            \/\/       uaddw   v8.2D, v9.2D, v10.2S\n-    __ uaddwv2(v15, v16, __ T2D, v17, __ T4S);         \/\/       uaddw2  v15.2D, v16.2D, v17.4S\n+    __ saddwv(v15, v16, __ T4S, v17, __ T4H);          \/\/       saddw   v15.4S, v16.4S, v17.4H\n+    __ saddwv2(v12, v13, __ T4S, v14, __ T8H);         \/\/       saddw2  v12.4S, v13.4S, v14.8H\n+    __ saddwv(v6, v7, __ T2D, v8, __ T2S);             \/\/       saddw   v6.2D, v7.2D, v8.2S\n+    __ saddwv2(v13, v14, __ T2D, v15, __ T4S);         \/\/       saddw2  v13.2D, v14.2D, v15.4S\n+    __ uaddwv(v8, v9, __ T8H, v10, __ T8B);            \/\/       uaddw   v8.8H, v9.8H, v10.8B\n+    __ uaddwv2(v15, v16, __ T8H, v17, __ T16B);        \/\/       uaddw2  v15.8H, v16.8H, v17.16B\n+    __ uaddwv(v21, v22, __ T4S, v23, __ T4H);          \/\/       uaddw   v21.4S, v22.4S, v23.4H\n+    __ uaddwv2(v28, v29, __ T4S, v30, __ T8H);         \/\/       uaddw2  v28.4S, v29.4S, v30.8H\n+    __ uaddwv(v4, v5, __ T2D, v6, __ T2S);             \/\/       uaddw   v4.2D, v5.2D, v6.2S\n+    __ uaddwv2(v25, v26, __ T2D, v27, __ T4S);         \/\/       uaddw2  v25.2D, v26.2D, v27.4S\n@@ -1452,7 +1458,7 @@\n-    0x14000000,     0x17ffffd7,     0x140004bb,     0x94000000,\n-    0x97ffffd4,     0x940004b8,     0x3400000a,     0x34fffa2a,\n-    0x340096aa,     0x35000008,     0x35fff9c8,     0x35009648,\n-    0xb400000b,     0xb4fff96b,     0xb40095eb,     0xb500001d,\n-    0xb5fff91d,     0xb500959d,     0x10000013,     0x10fff8b3,\n-    0x10009533,     0x90000013,     0x36300016,     0x3637f836,\n-    0x363094b6,     0x3758000c,     0x375ff7cc,     0x3758944c,\n+    0x14000000,     0x17ffffd7,     0x140004bd,     0x94000000,\n+    0x97ffffd4,     0x940004ba,     0x3400000a,     0x34fffa2a,\n+    0x340096ea,     0x35000008,     0x35fff9c8,     0x35009688,\n+    0xb400000b,     0xb4fff96b,     0xb400962b,     0xb500001d,\n+    0xb5fff91d,     0xb50095dd,     0x10000013,     0x10fff8b3,\n+    0x10009573,     0x90000013,     0x36300016,     0x3637f836,\n+    0x363094f6,     0x3758000c,     0x375ff7cc,     0x3758948c,\n@@ -1463,13 +1469,13 @@\n-    0x54009220,     0x54000001,     0x54fff541,     0x540091c1,\n-    0x54000002,     0x54fff4e2,     0x54009162,     0x54000002,\n-    0x54fff482,     0x54009102,     0x54000003,     0x54fff423,\n-    0x540090a3,     0x54000003,     0x54fff3c3,     0x54009043,\n-    0x54000004,     0x54fff364,     0x54008fe4,     0x54000005,\n-    0x54fff305,     0x54008f85,     0x54000006,     0x54fff2a6,\n-    0x54008f26,     0x54000007,     0x54fff247,     0x54008ec7,\n-    0x54000008,     0x54fff1e8,     0x54008e68,     0x54000009,\n-    0x54fff189,     0x54008e09,     0x5400000a,     0x54fff12a,\n-    0x54008daa,     0x5400000b,     0x54fff0cb,     0x54008d4b,\n-    0x5400000c,     0x54fff06c,     0x54008cec,     0x5400000d,\n-    0x54fff00d,     0x54008c8d,     0x5400000e,     0x54ffefae,\n-    0x54008c2e,     0x5400000f,     0x54ffef4f,     0x54008bcf,\n+    0x54009260,     0x54000001,     0x54fff541,     0x54009201,\n+    0x54000002,     0x54fff4e2,     0x540091a2,     0x54000002,\n+    0x54fff482,     0x54009142,     0x54000003,     0x54fff423,\n+    0x540090e3,     0x54000003,     0x54fff3c3,     0x54009083,\n+    0x54000004,     0x54fff364,     0x54009024,     0x54000005,\n+    0x54fff305,     0x54008fc5,     0x54000006,     0x54fff2a6,\n+    0x54008f66,     0x54000007,     0x54fff247,     0x54008f07,\n+    0x54000008,     0x54fff1e8,     0x54008ea8,     0x54000009,\n+    0x54fff189,     0x54008e49,     0x5400000a,     0x54fff12a,\n+    0x54008dea,     0x5400000b,     0x54fff0cb,     0x54008d8b,\n+    0x5400000c,     0x54fff06c,     0x54008d2c,     0x5400000d,\n+    0x54fff00d,     0x54008ccd,     0x5400000e,     0x54ffefae,\n+    0x54008c6e,     0x5400000f,     0x54ffef4f,     0x54008c0f,\n@@ -1482,274 +1488,274 @@\n-    0xd5033fdf,     0xd50330ff,     0xd503207f,     0xd50320ff,\n-    0xd5033e9f,     0xd50332bf,     0xd61f0200,     0xd63f0280,\n-    0xdac123ea,     0xdac127fb,     0xdac12be8,     0xdac12fe0,\n-    0xdac133e1,     0xdac137f5,     0xdac13bf1,     0xdac13ffd,\n-    0xdac147fd,     0xd61f0b9f,     0xd61f0c3f,     0xd63f0aff,\n-    0xd63f0ebf,     0xd51b4434,     0xd51b4216,     0xd53b443b,\n-    0xd53b4213,     0xd53b00eb,     0xd53b0030,     0xdac143e6,\n-    0xc8117c80,     0xc80afed8,     0xc85f7e6a,     0xc85ffca1,\n-    0xc89ffd1e,     0xc8dffe2c,     0x88097cee,     0x8801fe05,\n-    0x885f7d82,     0x885ffd8a,     0x889fff83,     0x88dfff4e,\n-    0x481e7dca,     0x4815fd2d,     0x485f7f76,     0x485ffe7c,\n-    0x489fffcb,     0x48dffc53,     0x08027c37,     0x0800fe0c,\n-    0x085f7ded,     0x085ffeb1,     0x089ffd6d,     0x08dffd1e,\n-    0xc87f3578,     0xc87feaa1,     0xc83b506d,     0xc82c87a6,\n-    0x887f1166,     0x887f93d0,     0x883e32a4,     0x883bf12f,\n-    0xf80011f9,     0xb81b1022,     0x381ea354,     0x79002fd7,\n-    0xf85cf39a,     0xb8580309,     0x385e218c,     0x784051e1,\n-    0x389e11d8,     0x789fa1f8,     0x79c01865,     0xb881131b,\n-    0xfc5dd3ad,     0xbc5d1137,     0xfc00900b,     0xbc181015,\n-    0xf818ec7d,     0xb81b8c91,     0x381efc40,     0x78007c3d,\n-    0xf857beb0,     0xb8413dd4,     0x385fddd6,     0x78409e2f,\n-    0x389eddea,     0x789e7d94,     0x78de3d55,     0xb8805c13,\n-    0xfc5cadc0,     0xbc428c23,     0xfc1a2dc4,     0xbc1caf92,\n-    0xf81475f6,     0xb81f95d1,     0x381e757e,     0x78014561,\n-    0xf8402436,     0xb85896e2,     0x385f4763,     0x785db4f0,\n-    0x3880374f,     0x789e25e7,     0x78dd0563,     0xb88166f9,\n-    0xfc529540,     0xbc4374d3,     0xfc1166ae,     0xbc1ba6c0,\n-    0xf820ea7b,     0xb82d68c8,     0x38367a04,     0x782f4b59,\n-    0xf878c8a4,     0xb8674a24,     0x386b78f1,     0x78776bc0,\n-    0x38a15aca,     0x78bedbd5,     0x78fcd94b,     0xb8aa4a7c,\n-    0xfc6ecbbe,     0xbc65d8a8,     0xfc2de919,     0xbc3a7b11,\n-    0xf91f1193,     0xb91ed5f7,     0x391ec9bd,     0x79182ceb,\n-    0xf95d4b0a,     0xb9581010,     0x395fc034,     0x795fb221,\n-    0x399d8731,     0x799efb3b,     0x79dd1a2e,     0xb998e4ea,\n-    0xfd583723,     0xbd5ea12c,     0xfd18dc38,     0xbd1b0e83,\n-    0x58ffda82,     0x1800001d,     0xf885d1c0,     0xd8ffda20,\n-    0xf8a77820,     0xf9980220,     0x1a030301,     0x3a140311,\n-    0x5a0d000b,     0x7a07015c,     0x9a1001e4,     0xba140182,\n-    0xda0d01bd,     0xfa0c00ce,     0x0b31f194,     0x2b206d7b,\n-    0xcb29f027,     0x6b210f63,     0x8b2cb34d,     0xab2a88b1,\n-    0xcb2f511e,     0xeb3332f3,     0x3a4533aa,     0x7a4d312b,\n-    0xba442146,     0xfa42818c,     0x3a466a02,     0x7a4b68ed,\n-    0xba4a9b6b,     0xfa4dd86d,     0x1a8a637a,     0x1a9cd6aa,\n-    0x5a9bd137,     0x5a8fd7aa,     0x9a95233e,     0x9a95c620,\n-    0xda9422b0,     0xda8397d3,     0x5ac00173,     0x5ac00418,\n-    0x5ac00b3b,     0x5ac0106e,     0x5ac0162e,     0xdac001e7,\n-    0xdac00798,     0xdac00b31,     0xdac00f42,     0xdac010bc,\n-    0xdac01759,     0xdac1021b,     0xdac104d1,     0xdac10995,\n-    0xdac10c80,     0xdac1136c,     0xdac11791,     0xdac1185c,\n-    0xdac11d51,     0xd71f09ee,     0xd71f0dc3,     0xd73f0b2f,\n-    0xd73f0e6e,     0x1ac40a05,     0x1ac40f3a,     0x1acc2042,\n-    0x1ac8263d,     0x1ac42867,     0x1ada2c99,     0x9ad10899,\n-    0x9ad10f40,     0x9ad521f7,     0x9adb263c,     0x9ac0286a,\n-    0x9ac92f27,     0x9bdd7de6,     0x9b427d4f,     0x1b0b2cf1,\n-    0x1b1ddcf7,     0x9b0b2f6e,     0x9b0cbf04,     0x9b2b728e,\n-    0x9b2cdd6d,     0x9bae275e,     0x9ba7954d,     0x7ec315fe,\n-    0x1ef0098c,     0x1ef21bff,     0x1ef02ab3,     0x1ef5394f,\n-    0x1efc4942,     0x1eff5bc7,     0x1ee28832,     0x7ea3d546,\n-    0x1e270979,     0x1e201981,     0x1e3d2a63,     0x1e263ae6,\n-    0x1e3b4b80,     0x1e2758a2,     0x1e39899d,     0x7ef8d58d,\n-    0x1e720913,     0x1e751b56,     0x1e622a74,     0x1e683ade,\n-    0x1e754a76,     0x1e755a4c,     0x1e638a06,     0x1fc373a3,\n-    0x1f0a35cf,     0x1f0aea4c,     0x1f2f74e7,     0x1f2032e0,\n-    0x1f4d21d8,     0x1f49d0ef,     0x1f7f43b3,     0x1f705522,\n-    0x1e20409e,     0x1e20c361,     0x1e214319,     0x1e21c2ae,\n-    0x1e22c0cd,     0x1e23c32c,     0x1ee243d9,     0x1e6042bc,\n-    0x1e60c2f0,     0x1e6143a5,     0x1e61c276,     0x1e62428d,\n-    0x1ee1c393,     0x1e3800d1,     0x9e3800ed,     0x1e78035c,\n-    0x9e7800d1,     0x1e220081,     0x9e22028e,     0x1e6202a7,\n-    0x9e6202fb,     0x1e24028d,     0x9e64039e,     0x1e3002aa,\n-    0x9e700225,     0x1e2601cb,     0x9e6602ad,     0x1e2701db,\n-    0x9e6702e4,     0x1e3e2300,     0x1e6e2180,     0x1e202228,\n-    0x1e602388,     0x29021b40,     0x297c78c0,     0x69660970,\n-    0xa908018f,     0xa9427ae7,     0x29a03cfa,     0x29fc3d4b,\n-    0x69c84033,     0xa988240e,     0xa9fa0d9b,     0x28a02d88,\n-    0x28c8408a,     0x68f87a6a,     0xa8ba09f8,     0xa8c52a18,\n-    0x280257be,     0x28727948,     0xa83868de,     0xa8440a98,\n-    0x0c40733f,     0x4cdfa1e5,     0x0ccd6cea,     0x4cdf260d,\n-    0x0d40c227,     0x4ddfcb30,     0x0dc7cc6b,     0x4c408ced,\n-    0x0cdf8769,     0x4d60c346,     0x0dffca17,     0x4de8cda6,\n-    0x4cda4834,     0x0c4049ef,     0x4d40e6dd,     0x4ddfe946,\n-    0x0dcfeccf,     0x4cdf0546,     0x0cc7006b,     0x0d60e32c,\n-    0x0dffe5eb,     0x0dfce8de,     0x0e31bb9b,     0x4e31bbbc,\n-    0x0e71b841,     0x4e71bbbc,     0x4eb1b841,     0x0e30aab4,\n-    0x4e30abdd,     0x0e70aa30,     0x4e70a9cd,     0x4eb0a96a,\n-    0x6e30fbdd,     0x0e31abdd,     0x2e31aa93,     0x4e31aaf6,\n-    0x6e31a96a,     0x0e71a8a4,     0x2e71a81f,     0x4e71aad5,\n-    0x6e71a928,     0x4eb1a81f,     0x6eb1aa93,     0x6eb0f96a,\n-    0x7e30fbbc,     0x7e70f862,     0x7eb0fb59,     0x7ef0f8c5,\n-    0x0ea0c883,     0x4ea0c928,     0x4ee0caf6,     0x2ea0ca93,\n-    0x6ea0c9cd,     0x6ee0c8c5,     0x0ea0dbdd,     0x4ea0db38,\n-    0x4ee0dad5,     0x0ea0eb7a,     0x4ea0eb38,     0x4ee0e883,\n-    0x2ea0db38,     0x6ea0db7a,     0x6ee0db17,     0x0e20ba0f,\n-    0x4e20bad5,     0x0e60b883,     0x4e60bb38,     0x0ea0b928,\n-    0x4ea0bb59,     0x4ee0bab4,     0x0ea0fa30,     0x4ea0fa51,\n-    0x4ee0f862,     0x0ef8f841,     0x4ef8f820,     0x2ea0fb38,\n-    0x6ea0f8a4,     0x6ee0f883,     0x2ef8f9ac,     0x6ef8f81f,\n-    0x2ea1fbbc,     0x6ea1f96a,     0x6ee1fb7a,     0x2ef9f862,\n-    0x6ef9f9ac,     0x2e205a72,     0x6e20581f,     0x0e231c41,\n-    0x4e2f1dcd,     0x0ebf1fdd,     0x4ea21c20,     0x2e351e93,\n-    0x6e2e1dac,     0x0e338651,     0x4e3886f6,     0x0e6f85cd,\n-    0x4e7e87bc,     0x0ea087fe,     0x4ea1841f,     0x4ee38441,\n-    0x0e3c0f7a,     0x4e3e0fbc,     0x0e660ca4,     0x4e600ffe,\n-    0x0ea60ca4,     0x4ea80ce6,     0x4ee00ffe,     0x2e3c0f7a,\n-    0x6e340e72,     0x2e6b0d49,     0x6e6a0d28,     0x2eae0dac,\n-    0x6ea20c20,     0x6ef60eb4,     0x0e23d441,     0x4e3ad738,\n-    0x4e64d462,     0x0e421420,     0x4e4b1549,     0x2e3a8738,\n-    0x6e3c877a,     0x2e728630,     0x6e6087fe,     0x2ea58483,\n-    0x6eac856a,     0x6ef98717,     0x0e2c2d6a,     0x4e262ca4,\n-    0x0e742e72,     0x4e642c62,     0x0ead2d8b,     0x4eaa2d28,\n-    0x4eec2d6a,     0x2e312e0f,     0x6e332e51,     0x2e642c62,\n-    0x6e6c2d6a,     0x2eae2dac,     0x6eae2dac,     0x6ef12e0f,\n-    0x0eafd5cd,     0x4ea4d462,     0x4ee9d507,     0x0ed616b4,\n-    0x4edc177a,     0x0e329e30,     0x4e269ca4,     0x0e649c62,\n-    0x4e669ca4,     0x0eae9dac,     0x4eb49e72,     0x2eb7d6d5,\n-    0x6eb2d630,     0x6ef4d672,     0x2ecd158b,     0x6ed716d5,\n-    0x2e39d717,     0x6e2ed5ac,     0x6e7cd77a,     0x2e591717,\n-    0x6e5e17bc,     0x2e30ddee,     0x6e2ddd8b,     0x6e7adf38,\n-    0x2e431c41,     0x6e4e1dac,     0x0e61941f,     0x4e6c956a,\n-    0x0eb29630,     0x4ea99507,     0x0e24cc62,     0x4e25cc83,\n-    0x4e6fcdcd,     0x0e550e93,     0x4e530e51,     0x2e729630,\n-    0x6e659483,     0x2ea39441,     0x6ead958b,     0x0ea0cffe,\n-    0x4ea7ccc5,     0x4eeacd28,     0x0ed10e0f,     0x4edf0fdd,\n-    0x2e20fffe,     0x6e22fc20,     0x6e76feb4,     0x2e493d07,\n-    0x6e563eb4,     0x0e396717,     0x4e3e67bc,     0x0e7766d5,\n-    0x4e7d679b,     0x0ebb6759,     0x4ea764c5,     0x2e236441,\n-    0x6e396717,     0x2e726630,     0x6e61641f,     0x2ea764c5,\n-    0x6eae65ac,     0x0e2ba549,     0x4e3ea7bc,     0x0e71a60f,\n-    0x4e7fa7dd,     0x0eb8a6f6,     0x4ea1a41f,     0x0e35f693,\n-    0x4e21f41f,     0x4e67f4c5,     0x0e5035ee,     0x4e543672,\n-    0x0e216c1f,     0x4e346e72,     0x0e7d6f9b,     0x4e766eb4,\n-    0x0eb26e30,     0x4eae6dac,     0x2e2d6d8b,     0x6e2b6d49,\n-    0x2e686ce6,     0x6e606ffe,     0x2eb36e51,     0x6ebd6f9b,\n-    0x0e3eafbc,     0x4e20affe,     0x0e69ad07,     0x4e6cad6a,\n-    0x0eb6aeb4,     0x4eacad6a,     0x0e66b4a4,     0x4e7ab738,\n-    0x0eb3b651,     0x4eb3b651,     0x0e3826f6,     0x4e252483,\n-    0x0e7f27dd,     0x4e71260f,     0x0eb826f6,     0x4eb52693,\n-    0x0eb5f693,     0x4eb8f6f6,     0x4ee4f462,     0x0ed1360f,\n-    0x4ec834e6,     0x2eaeedac,     0x6eb2ee30,     0x6eeded8b,\n-    0x2ecf2dcd,     0x6ed92f17,     0x0f81100f,     0x4f848862,\n-    0x4fc31841,     0x0fad518b,     0x4fa780c5,     0x4fd059ee,\n-    0x2fa890e6,     0x4fa38841,     0x6fc1900f,     0x0f7b8149,\n-    0x4f4688a4,     0x0faf81cd,     0x4fa58083,     0x0e3736d5,\n-    0x4e393717,     0x0e61341f,     0x4e7b3759,     0x0ea43462,\n-    0x4ea1341f,     0x4efd379b,     0x0e343e72,     0x4e2c3d6a,\n-    0x0e793f17,     0x4e753e93,     0x0ea53c83,     0x4eb43e72,\n-    0x4ee23c20,     0x2e3b8f59,     0x6e3c8f7a,     0x2e798f17,\n-    0x6e648c62,     0x2eb48e72,     0x6eae8dac,     0x6ee68ca4,\n-    0x2e3e37bc,     0x6e2037fe,     0x2e7f37dd,     0x6e723630,\n-    0x2ebd379b,     0x6ea834e6,     0x6eeb3549,     0x2e3f3fdd,\n-    0x6e343e72,     0x2e693d07,     0x6e663ca4,     0x2ea93d07,\n-    0x6eb13e0f,     0x6eeb3d49,     0x0e39e717,     0x4e2ae528,\n-    0x4e64e462,     0x2ebee7bc,     0x6eb7e6d5,     0x6ee1e41f,\n-    0x2e27e4c5,     0x6e3de79b,     0x6e62e420,     0x659239e8,\n-    0x65d03b94,     0x65d0232d,     0x65d120c2,     0x659129f2,\n-    0x65933ca3,     0x25969683,     0x25961d15,     0x254d1c48,\n-    0x259e3f61,     0x25953b96,     0x255b91d1,     0x247686ed,\n-    0x24309098,     0x2462edb9,     0x24a57468,     0xba5fd3e3,\n-    0x3a5f03e5,     0xfa411be4,     0x7a42cbe2,     0x93df03ff,\n-    0xc820ffff,     0x8822fc7f,     0xc8247cbf,     0x88267fff,\n-    0x4e010fe0,     0x5e040420,     0x4e081fe1,     0x4e0c1fe1,\n-    0x4e0a1fe1,     0x4e071fe1,     0x4e042c20,     0x4e062c20,\n-    0x4e052c20,     0x4e083c20,     0x0e0c3c20,     0x0e0a3c20,\n-    0x0e073c20,     0x9eae0020,     0x0f03f409,     0x6f03f40e,\n-    0x4cc0ac3f,     0x0ea1b820,     0x0ef9b820,     0x4ef9b820,\n-    0x4e21c862,     0x0e79c862,     0x4e79c862,     0x4e61b8a4,\n-    0x0e79b8a4,     0x4e79b8a4,     0x05a08020,     0x05104fe0,\n-    0x05505001,     0x05906fe2,     0x05d03005,     0x05101fea,\n-    0x05901feb,     0x0590cc0b,     0x0590de0b,     0x04b0e3e0,\n-    0x0470e7e1,     0x042f9c20,     0x043f9c35,     0x047f9c20,\n-    0x04ff9c20,     0x04299420,     0x04319160,     0x0461943e,\n-    0x04a19020,     0x04038100,     0x040381a0,     0x040387e1,\n-    0x04438be2,     0x04c38fe3,     0x040181e0,     0x04018100,\n-    0x04018621,     0x04418b22,     0x04418822,     0x04818c23,\n-    0x040081e0,     0x04008120,     0x04008761,     0x04008621,\n-    0x04408822,     0x04808c23,     0x042053ff,     0x047f5401,\n-    0x25208028,     0x2538cfe0,     0x2578d001,     0x25b8efe2,\n-    0x25f8f007,     0x2538dfea,     0x25b8dfeb,     0xa400a3e0,\n-    0xa420a7e0,     0xa4484be0,     0xa467afe0,     0xa4a8a7ea,\n-    0xa547a814,     0xa4084ffe,     0xa55c53e0,     0xa5e1540b,\n-    0xe400fbf6,     0xe408ffff,     0xe420e7e0,     0xe4484be0,\n-    0xe460efe0,     0xe547e400,     0xe4014be0,     0xe4a84fe0,\n-    0xe5f15000,     0x858043e0,     0x85a043ff,     0xe59f5d08,\n-    0x0420e3e9,     0x0460e3ea,     0x04a0e3eb,     0x04e0e3ec,\n-    0x25104042,     0x25104871,     0x25904861,     0x25904c92,\n-    0x05344020,     0x05744041,     0x05b44062,     0x05f44083,\n-    0x252c8840,     0x253c1420,     0x25681572,     0x25a21ce3,\n-    0x25ea1e34,     0x253c0421,     0x25680572,     0x25a20ce3,\n-    0x25ea0e34,     0x0522c020,     0x05e6c0a4,     0x2401a001,\n-    0x2443a051,     0x24858881,     0x24c78cd1,     0x24850891,\n-    0x24c70cc1,     0x250f9001,     0x25508051,     0x25802491,\n-    0x25df28c1,     0x25850c81,     0x251e10d1,     0x65816001,\n-    0x65c36051,     0x65854891,     0x65c74cc1,     0x05733820,\n-    0x05b238a4,     0x05f138e6,     0x0570396a,     0x65d0a001,\n-    0x65d6a443,     0x65d4a826,     0x6594ac26,     0x6554ac26,\n-    0x6556ac26,     0x6552ac26,     0x65cbac85,     0x65caac01,\n-    0x6589ac85,     0x6588ac01,     0x65c9ac85,     0x65c8ac01,\n-    0x65dea833,     0x659ca509,     0x65d8a801,     0x65dcac01,\n-    0x655cb241,     0x0520a1e0,     0x0521a601,     0x052281e0,\n-    0x05238601,     0x04a14026,     0x042244a6,     0x046344a6,\n-    0x04a444a6,     0x04e544a7,     0x0568aca7,     0x05b23230,\n-    0x05302a30,     0x05702a30,     0x05b02a30,     0x05f02a30,\n-    0x853040af,     0xc5b040af,     0xe57080af,     0xe5b080af,\n-    0x25034440,     0x254054c4,     0x25034640,     0x25415a05,\n-    0x25834440,     0x25c54489,     0x250b5d3a,     0x2550dc20,\n-    0x2518e3e1,     0x2518e021,     0x2518e0a1,     0x2518e121,\n-    0x2518e1a1,     0x2558e3e2,     0x2558e042,     0x2558e0c2,\n-    0x2558e142,     0x2598e3e3,     0x2598e063,     0x2598e0e3,\n-    0x2598e163,     0x25d8e3e4,     0x25d8e084,     0x25d8e104,\n-    0x25d8e184,     0x2518e407,     0x05214800,     0x05614800,\n-    0x05a14800,     0x05e14800,     0x05214c00,     0x05614c00,\n-    0x05a14c00,     0x05e14c00,     0x05304001,     0x05314001,\n-    0x05a18610,     0x05e18610,     0x0420bc31,     0x05271e11,\n-    0x6545e891,     0x6585e891,     0x65c5e891,     0x6545c891,\n-    0x6585c891,     0x65c5c891,     0x052c8020,     0x056c8020,\n-    0x05ac8020,     0x05ec8020,     0x45b0c210,     0x45f1c231,\n-    0x1e601000,     0x1e603000,     0x1e621000,     0x1e623000,\n-    0x1e641000,     0x1e643000,     0x1e661000,     0x1e663000,\n-    0x1e681000,     0x1e683000,     0x1e6a1000,     0x1e6a3000,\n-    0x1e6c1000,     0x1e6c3000,     0x1e6e1000,     0x1e6e3000,\n-    0x1e701000,     0x1e703000,     0x1e721000,     0x1e723000,\n-    0x1e741000,     0x1e743000,     0x1e761000,     0x1e763000,\n-    0x1e781000,     0x1e783000,     0x1e7a1000,     0x1e7a3000,\n-    0x1e7c1000,     0x1e7c3000,     0x1e7e1000,     0x1e7e3000,\n-    0xf8268267,     0xf82d023c,     0xf8301046,     0xf83d2083,\n-    0xf8263290,     0xf82d528c,     0xf8284299,     0xf8337160,\n-    0xf8386286,     0xf8bf820e,     0xf8a600e0,     0xf8af1353,\n-    0xf8a922ea,     0xf8b53396,     0xf8a251e3,     0xf8b340f4,\n-    0xf8a470fd,     0xf8a06209,     0xf8f48097,     0xf8f002ea,\n-    0xf8eb10d9,     0xf8ff21b0,     0xf8f7302c,     0xf8ee52a9,\n-    0xf8f041fa,     0xf8e471e4,     0xf8e863c6,     0xf864823d,\n-    0xf87d013a,     0xf86f1162,     0xf87d20e3,     0xf86132bb,\n-    0xf870510e,     0xf8704336,     0xf86572b4,     0xf8706217,\n-    0xb83e8294,     0xb8200264,     0xb8381284,     0xb8242358,\n-    0xb8333102,     0xb828530e,     0xb83042df,     0xb824703f,\n-    0xb82a6194,     0xb8a080e9,     0xb8b80090,     0xb8bb1146,\n-    0xb8bb21b8,     0xb8b032df,     0xb8b653f4,     0xb8bd41c9,\n-    0xb8b47287,     0xb8bc6169,     0xb8ee828c,     0xb8e10138,\n-    0xb8f3126d,     0xb8f020b0,     0xb8e03183,     0xb8e851ef,\n-    0xb8f041e4,     0xb8fe7005,     0xb8ea6376,     0xb8638120,\n-    0xb873015d,     0xb8781284,     0xb86723b8,     0xb86e3175,\n-    0xb87b51ed,     0xb87f41d1,     0xb863721e,     0xb87660f4,\n-    0xce216874,     0xce104533,     0xce648c15,     0xce8e3302,\n-    0xce6e82ab,     0xce6c87d1,     0xcec08063,     0xce638937,\n-    0x25e0c358,     0x25a1c7d3,     0x0580785a,     0x05426328,\n-    0x05009892,     0x25a0cc29,     0x2561cec8,     0x058044b3,\n-    0x05401c99,     0x05006b49,     0x25e0d6f7,     0x2561c528,\n-    0x0583c8bc,     0x0542522f,     0x05001ec0,     0x25e0de65,\n-    0x25a1c113,     0x05803cad,     0x0540f3c0,     0x0500ab15,\n-    0x2560c28c,     0x2561d7c0,     0x05801ed7,     0x0542633b,\n-    0x05003696,     0x2560d4b4,     0x25e1c918,     0x058021ff,\n-    0x05400e15,     0x0500f3de,     0x0473025a,     0x04bd05ab,\n-    0x658e0025,     0x658a08e2,     0x659a0493,     0x043e1062,\n-    0x04f418b4,     0x046d15bd,     0x04611fce,     0x04d6a07c,\n-    0x04001929,     0x041a09da,     0x04d098f4,     0x04db10d4,\n-    0x0459a3ad,     0x041aa029,     0x041919fb,     0x04d39e24,\n-    0x04118302,     0x04101dba,     0x04d7ae16,     0x04dea571,\n-    0x04180210,     0x05e786fc,     0x05e4915c,     0x04881cf1,\n-    0x044a0f04,     0x04090969,     0x048b16c4,     0x044101e4,\n-    0x04dcbf44,     0x65809745,     0x658d833f,     0x65c68468,\n-    0x65c79b07,     0x65829e38,     0x049dafca,     0x6582bba8,\n-    0x65c0b7ff,     0x65c1b4e0,     0x658dbadd,     0x65819a9d,\n-    0x65ed9246,     0x65b30815,     0x65e6263c,     0x65eebb94,\n-    0x65bad14e,     0x65efe178,     0x65fc5697,     0x65e07f14,\n-    0x040c55a6,     0x04977f4d,     0x043d3046,     0x04b733a0,\n-    0x046830a4,     0x04ed322d,     0x05686948,     0x05bd6c13,\n-    0x65c88ef0,     0x450db3d7,     0x4540b6d9,     0x043e3979,\n-    0x445896ce,     0x445a9005,     0x44d98069,     0x445b87ae,\n-    0x04da348e,     0x04982edb,     0x0499397f,     0x0408338c,\n-    0x04ca309c,     0x65c721e6,     0x65c63641,     0x65982882,\n-    0x04812b8b,     0x0e251083,     0x4e3712d5,     0x0e61101f,\n-    0x4e6d118b,     0x0eba1338,     0x4eb712d5,     0x2e31120f,\n-    0x6e2e11ac,     0x2e6810e6,     0x6e6f11cd,     0x2eaa1128,\n-    0x6eb1120f,\n+    0xd5033fdf,     0xd50330ff,     0xd503101a,     0xd503207f,\n+    0xd50320ff,     0xd503329f,     0xd50339bf,     0xd61f0280,\n+    0xd63f0140,     0xdac123fb,     0xdac127e8,     0xdac12be0,\n+    0xdac12fe1,     0xdac133f5,     0xdac137f1,     0xdac13bfd,\n+    0xdac13ffd,     0xdac147fc,     0xd61f083f,     0xd61f0eff,\n+    0xd63f0abf,     0xd63f0e9f,     0xd51b4436,     0xd51b421b,\n+    0xd53b4433,     0xd53b420b,     0xd53b00f0,     0xd53b0026,\n+    0xd53be0d1,     0xdac143e0,     0xc8047f0a,     0xc816fe6a,\n+    0xc85f7ca1,     0xc85ffd1e,     0xc89ffe2c,     0xc8dffdc9,\n+    0x88077ca1,     0x8810fd82,     0x885f7d8a,     0x885fff83,\n+    0x889fff4e,     0x88dffd5e,     0x480e7db5,     0x4809ff76,\n+    0x485f7e7c,     0x485fffcb,     0x489ffc53,     0x48dffee2,\n+    0x08017d80,     0x0810fded,     0x085f7eb1,     0x085ffd6d,\n+    0x089ffd1e,     0x08dffdb8,     0xc87f074b,     0xc87fedb5,\n+    0xc83430c3,     0xc821989d,     0x887f2e06,     0x887ff984,\n+    0x88353f9b,     0x8829d0cf,     0xf8183238,     0xb800a341,\n+    0x381ef00f,     0x7800d231,     0xf8431325,     0xb858c1f3,\n+    0x39401c74,     0x785e7093,     0x389fa26e,     0x789cb27c,\n+    0x78c0d36e,     0xb8988306,     0xfc457052,     0xbc5d0380,\n+    0xfc01739f,     0xbc02b32b,     0xf8147d0e,     0xb81a3d39,\n+    0x381f4ef0,     0x781c8d36,     0xf846df0b,     0xb8434e75,\n+    0x385feee6,     0x78415d07,     0x389e1d84,     0x789fcd68,\n+    0x78de4eae,     0xb89b9de0,     0xfc41dc5b,     0xbc410ead,\n+    0xfc010f6c,     0xbc1a5f22,     0xf81eb5aa,     0xb8032427,\n+    0x3800546a,     0x781df4c5,     0xf85626cd,     0xb859644d,\n+    0x385e860d,     0x785ea458,     0x389ff6e3,     0x789d5513,\n+    0x78df86e2,     0xb89a9793,     0xfc5af46f,     0xbc5b17ac,\n+    0xfc184435,     0xbc19d527,     0xf8226a85,     0xb83ed94e,\n+    0x383cd824,     0x783af945,     0xf87c7856,     0xb87c780c,\n+    0x386ff908,     0x786e5ab1,     0x38a8fb11,     0x78bef94a,\n+    0x78e07af1,     0xb8a07bd9,     0xfc775b05,     0xbc6f7876,\n+    0xfc30fba4,     0xbc3cda87,     0xf91ff41b,     0xb91f3115,\n+    0x391c0fb1,     0x791c685b,     0xf9586021,     0xb958b23d,\n+    0x39598921,     0x795d3077,     0x399d0675,     0x7998d8f3,\n+    0x79dbd02a,     0xb99d068a,     0xfd5d11a0,     0xbd58d76b,\n+    0xfd1ac72d,     0xbd1d9c14,     0x5800001a,     0x18ffda33,\n+    0xf8991100,     0xd80076c0,     0xf8a758e0,     0xf9989d80,\n+    0x1a0b0298,     0x3a1c01a0,     0x5a0400ea,     0x7a02020f,\n+    0x9a1d028c,     0xba0e01ad,     0xda140186,     0xfa19022c,\n+    0x0b2b877e,     0x2b21c8ee,     0xcb3ba47d,     0x6b3ae9a0,\n+    0x8b256a36,     0xab28efd1,     0xcb37ce6a,     0xeb254fa6,\n+    0x3a498264,     0x7a4a72c2,     0xba4c91aa,     0xfa502303,\n+    0x3a4b68ed,     0x7a4a9b6b,     0xba4dd86d,     0xfa50cb45,\n+    0x1a9cd2aa,     0x1a9bd537,     0x5a8fd3aa,     0x5a95273e,\n+    0x9a95c220,     0x9a9426b0,     0xda8393d3,     0xda980573,\n+    0x5ac0033b,     0x5ac0046e,     0x5ac00a2e,     0x5ac011e7,\n+    0x5ac01798,     0xdac00331,     0xdac00742,     0xdac008bc,\n+    0xdac00f59,     0xdac0121b,     0xdac014d1,     0xdac10195,\n+    0xdac10480,     0xdac10b6c,     0xdac10f91,     0xdac1105c,\n+    0xdac11551,     0xdac119cf,     0xdac11c6e,     0xd71f0b2f,\n+    0xd71f0e6e,     0xd73f08b0,     0xd73f0c9a,     0x1ac20899,\n+    0x1add0d82,     0x1ac72111,     0x1ad92483,     0x1ad92b44,\n+    0x1ac02e24,     0x9ad70a3a,     0x9adc0eaf,     0x9aca2371,\n+    0x9ac72403,     0x9ac62939,     0x9acf2faf,     0x9bd17c4a,\n+    0x9b4b7d67,     0x1b1d5cf7,     0x1b0baf6e,     0x9b0c3f04,\n+    0x9b0bf28e,     0x9b2c5d6d,     0x9b2ea75e,     0x9ba7154d,\n+    0x9ba3adfd,     0x7edf160c,     0x1ef30a5f,     0x1eef1a15,\n+    0x1ee22aaa,     0x1ee73b8a,     0x1ef24bfe,     0x1ee65841,\n+    0x1ef9886a,     0x7ea1d4eb,     0x1e23080c,     0x1e261bb3,\n+    0x1e2028d7,     0x1e223b7c,     0x1e3d48e5,     0x1e2d5b2c,\n+    0x1e338b0c,     0x7ef6d648,     0x1e740aba,     0x1e7e1853,\n+    0x1e762916,     0x1e6c3ab3,     0x1e664ab2,     0x1e635870,\n+    0x1e7c887d,     0x1fca35cf,     0x1f0a6a4c,     0x1f0ff4e7,\n+    0x1f2032e0,     0x1f2d21d8,     0x1f4950ef,     0x1f5fc3b3,\n+    0x1f705522,     0x1f616c9e,     0x1e204319,     0x1e20c2ae,\n+    0x1e2140cd,     0x1e21c32c,     0x1e22c3d9,     0x1e23c2bc,\n+    0x1ee242f0,     0x1e6043a5,     0x1e60c276,     0x1e61428d,\n+    0x1e61c393,     0x1e6240d2,     0x1ee1c0ee,     0x1e38035c,\n+    0x9e3800d1,     0x1e780081,     0x9e7802ad,     0x1e2202a7,\n+    0x9e2202fb,     0x1e62028d,     0x9e62037f,     0x1e2402aa,\n+    0x9e640225,     0x1e3001cb,     0x9e7002ad,     0x1e2601da,\n+    0x9e660304,     0x1e2703b8,     0x9e6701cc,     0x1e3c2220,\n+    0x1e6022c0,     0x1e2020c8,     0x1e602368,     0x293c30db,\n+    0x29602e6e,     0x697a31e0,     0xa9025ee9,     0xa975134f,\n+    0x29ac20d1,     0x29f20887,     0x69fe26ce,     0xa9b0530d,\n+    0xa9c62d48,     0x28b21618,     0x28f06920,     0x68f00a38,\n+    0xa8bd45da,     0xa8c357be,     0x28325d51,     0x286c1bda,\n+    0xa804229e,     0xa8437536,     0x0c40702d,     0x4cdfa201,\n+    0x0cd36f36,     0x4cdf2759,     0x0d40c1e9,     0x4ddfcb2c,\n+    0x0dddcdc4,     0x4c408e31,     0x0cdf8777,     0x4d60c302,\n+    0x0dffc80b,     0x4df6cd82,     0x4ccd49b5,     0x0c40496c,\n+    0x4d40e5d2,     0x4ddfeab9,     0x0ddbee14,     0x4cdf0420,\n+    0x0cdd0360,     0x0d60e232,     0x0dffe705,     0x0df4e8bc,\n+    0x0e31b841,     0x4e31bab4,     0x0e71bbdd,     0x4e71ba30,\n+    0x4eb1b9cd,     0x0e30a96a,     0x4e30abdd,     0x0e70abdd,\n+    0x4e70aa93,     0x4eb0aaf6,     0x6e30f96a,     0x0e31a8a4,\n+    0x2e31a81f,     0x4e31aad5,     0x6e31a928,     0x0e71a81f,\n+    0x2e71aa93,     0x4e71a96a,     0x6e71abbc,     0x4eb1a862,\n+    0x6eb1ab59,     0x6eb0f8c5,     0x7e30f883,     0x7e70f928,\n+    0x7eb0faf6,     0x7ef0fa93,     0x0ea0c9cd,     0x4ea0c8c5,\n+    0x4ee0cbdd,     0x2ea0cb38,     0x6ea0cad5,     0x6ee0cb7a,\n+    0x0ea0db38,     0x4ea0d883,     0x4ee0db38,     0x0ea0eb7a,\n+    0x4ea0eb17,     0x4ee0ea0f,     0x2ea0dad5,     0x6ea0d883,\n+    0x6ee0db38,     0x0e20b928,     0x4e20bb59,     0x0e60bab4,\n+    0x4e60ba30,     0x0ea0ba51,     0x4ea0b862,     0x4ee0b841,\n+    0x0ea0f820,     0x4ea0fb38,     0x4ee0f8a4,     0x0ef8f883,\n+    0x4ef8f9ac,     0x2ea0f81f,     0x6ea0fbbc,     0x6ee0f96a,\n+    0x2ef8fb7a,     0x6ef8f862,     0x2ea1f9ac,     0x6ea1fa72,\n+    0x6ee1f81f,     0x2ef9f841,     0x6ef9f9cd,     0x2e205bdd,\n+    0x6e205820,     0x0e351e93,     0x4e2e1dac,     0x0eb31e51,\n+    0x4eb81ef6,     0x2e2f1dcd,     0x6e3e1fbc,     0x0e2087fe,\n+    0x4e21841f,     0x0e638441,     0x4e7c877a,     0x0ebe87bc,\n+    0x4ea684a4,     0x4ee087fe,     0x0e260ca4,     0x4e280ce6,\n+    0x0e600ffe,     0x4e7c0f7a,     0x0eb40e72,     0x4eab0d49,\n+    0x4eea0d28,     0x2e2e0dac,     0x6e220c20,     0x2e760eb4,\n+    0x6e630c41,     0x2eba0f38,     0x6ea40c62,     0x6ee20c20,\n+    0x0e2bd549,     0x4e3ad738,     0x4e7cd77a,     0x0e521630,\n+    0x4e4017fe,     0x2e258483,     0x6e2c856a,     0x2e798717,\n+    0x6e6c856a,     0x2ea684a4,     0x6eb48672,     0x6ee48462,\n+    0x0e2d2d8b,     0x4e2a2d28,     0x0e6c2d6a,     0x4e712e0f,\n+    0x0eb32e51,     0x4ea42c62,     0x4eec2d6a,     0x2e2e2dac,\n+    0x6e2e2dac,     0x2e712e0f,     0x6e6f2dcd,     0x2ea42c62,\n+    0x6ea92d07,     0x6ef62eb4,     0x0ebcd77a,     0x4eb2d630,\n+    0x4ee6d4a4,     0x0ec41462,     0x4ec614a4,     0x0e2e9dac,\n+    0x4e349e72,     0x0e779ed5,     0x4e729e30,     0x0eb49e72,\n+    0x4ead9d8b,     0x2eb7d6d5,     0x6eb9d717,     0x6eeed5ac,\n+    0x2edc177a,     0x6ed91717,     0x2e3ed7bc,     0x6e30d5ee,\n+    0x6e6dd58b,     0x2e5a1738,     0x6e431441,     0x2e2eddac,\n+    0x6e21dc1f,     0x6e6cdd6a,     0x2e521e30,     0x6e491d07,\n+    0x0e649462,     0x4e659483,     0x0eaf95cd,     0x4eb59693,\n+    0x0e33ce51,     0x4e32ce30,     0x4e65cc83,     0x0e430c41,\n+    0x4e4d0d8b,     0x2e6097fe,     0x6e6794c5,     0x2eaa9528,\n+    0x6eb1960f,     0x0ebfcfdd,     0x4ea0cffe,     0x4ee2cc20,\n+    0x0ed60eb4,     0x4ec90d07,     0x2e36feb4,     0x6e39ff17,\n+    0x6e7effbc,     0x2e573ed5,     0x6e5d3f9b,     0x0e3b6759,\n+    0x4e2764c5,     0x0e636441,     0x4e796717,     0x0eb26630,\n+    0x4ea1641f,     0x2e2764c5,     0x6e2e65ac,     0x2e6b6549,\n+    0x6e7e67bc,     0x2eb1660f,     0x6ebf67dd,     0x0e38a6f6,\n+    0x4e21a41f,     0x0e75a693,     0x4e61a41f,     0x0ea7a4c5,\n+    0x4eb0a5ee,     0x0e34f672,     0x4e21f41f,     0x4e74f672,\n+    0x0e5d379b,     0x4e5636b4,     0x0e326e30,     0x4e2e6dac,\n+    0x0e6d6d8b,     0x4e6b6d49,     0x0ea86ce6,     0x4ea06ffe,\n+    0x2e336e51,     0x6e3d6f9b,     0x2e7e6fbc,     0x6e606ffe,\n+    0x2ea96d07,     0x6eac6d6a,     0x0e36aeb4,     0x4e2cad6a,\n+    0x0e66aca4,     0x4e7aaf38,     0x0eb3ae51,     0x4eb3ae51,\n+    0x0e78b6f6,     0x4e65b483,     0x0ebfb7dd,     0x4eb1b60f,\n+    0x0e3826f6,     0x4e352693,     0x0e752693,     0x4e7826f6,\n+    0x0ea42462,     0x4eb1260f,     0x0ea8f4e6,     0x4eaef5ac,\n+    0x4ef2f630,     0x0ecd358b,     0x4ecf35cd,     0x2eb9ef17,\n+    0x6ea3ec41,     0x6ee0effe,     0x2ed52e93,     0x6ec72cc5,\n+    0x0fa31041,     0x4f8d898b,     0x4fc710c5,     0x0fb051ee,\n+    0x4fa888e6,     0x4fc35841,     0x2f81900f,     0x4fab8949,\n+    0x6fc698a4,     0x0f7f81cd,     0x4f758083,     0x0fad818b,\n+    0x4fae89ac,     0x0e243462,     0x4e21341f,     0x0e7d379b,\n+    0x4e743672,     0x0eac356a,     0x4eb93717,     0x4ef53693,\n+    0x0e253c83,     0x4e343e72,     0x0e623c20,     0x4e7b3f59,\n+    0x0ebc3f7a,     0x4eb93f17,     0x4ee43c62,     0x2e348e72,\n+    0x6e2e8dac,     0x2e668ca4,     0x6e7e8fbc,     0x2ea08ffe,\n+    0x6ebf8fdd,     0x6ef28e30,     0x2e3d379b,     0x6e2834e6,\n+    0x2e6b3549,     0x6e7f37dd,     0x2eb43672,     0x6ea93507,\n+    0x6ee634a4,     0x2e293d07,     0x6e313e0f,     0x2e6b3d49,\n+    0x6e793f17,     0x2eaa3d28,     0x6ea43c62,     0x6efe3fbc,\n+    0x0e37e6d5,     0x4e21e41f,     0x4e67e4c5,     0x2ebde79b,\n+    0x6ea2e420,     0x6ef3e651,     0x2e31e60f,     0x6e26e4a4,\n+    0x6e7ce77a,     0x65d23b84,     0x65d0233d,     0x65d020c2,\n+    0x659129e2,     0x65913cb3,     0x65d33683,     0x254f9163,\n+    0x250e0e33,     0x25cd146e,     0x25c831a7,     0x25402852,\n+    0x25948f75,     0x2433822b,     0x246c8e58,     0x2437f631,\n+    0x242d30c2,     0xba5fd3e3,     0x3a5f03e5,     0xfa411be4,\n+    0x7a42cbe2,     0x93df03ff,     0xc820ffff,     0x8822fc7f,\n+    0xc8247cbf,     0x88267fff,     0x4e010fe0,     0x5e040420,\n+    0x4e081fe1,     0x4e0c1fe1,     0x4e0a1fe1,     0x4e071fe1,\n+    0x4e042c20,     0x4e062c20,     0x4e052c20,     0x4e083c20,\n+    0x0e0c3c20,     0x0e0a3c20,     0x0e073c20,     0x9eae0020,\n+    0x0f03f409,     0x6f03f40e,     0x4cc0ac3f,     0x0ea1b820,\n+    0x0ef9b820,     0x4ef9b820,     0x4e21c862,     0x0e79c862,\n+    0x4e79c862,     0x4e61b8a4,     0x0e79b8a4,     0x4e79b8a4,\n+    0x05a08020,     0x05104fe0,     0x05505001,     0x05906fe2,\n+    0x05d03005,     0x05101fea,     0x05901feb,     0x0590cc0b,\n+    0x0590de0b,     0x04b0e3e0,     0x0470e7e1,     0x042f9c20,\n+    0x043f9c35,     0x047f9c20,     0x04ff9c20,     0x04299420,\n+    0x04319160,     0x0461943e,     0x04a19020,     0x04038100,\n+    0x040381a0,     0x040387e1,     0x04438be2,     0x04c38fe3,\n+    0x040181e0,     0x04018100,     0x04018621,     0x04418b22,\n+    0x04418822,     0x04818c23,     0x040081e0,     0x04008120,\n+    0x04008761,     0x04008621,     0x04408822,     0x04808c23,\n+    0x042053ff,     0x047f5401,     0x25208028,     0x2538cfe0,\n+    0x2578d001,     0x25b8efe2,     0x25f8f007,     0x2538dfea,\n+    0x25b8dfeb,     0xa400a3e0,     0xa420a7e0,     0xa4484be0,\n+    0xa467afe0,     0xa4a8a7ea,     0xa547a814,     0xa4084ffe,\n+    0xa55c53e0,     0xa5e1540b,     0xe400fbf6,     0xe408ffff,\n+    0xe420e7e0,     0xe4484be0,     0xe460efe0,     0xe547e400,\n+    0xe4014be0,     0xe4a84fe0,     0xe5f15000,     0x858043e0,\n+    0x85a043ff,     0xe59f5d08,     0x0420e3e9,     0x0460e3ea,\n+    0x04a0e3eb,     0x04e0e3ec,     0x25104042,     0x25104871,\n+    0x25904861,     0x25904c92,     0x05344020,     0x05744041,\n+    0x05b44062,     0x05f44083,     0x252c8840,     0x253c1420,\n+    0x25681572,     0x25a21ce3,     0x25ea1e34,     0x253c0421,\n+    0x25680572,     0x25a20ce3,     0x25ea0e34,     0x0522c020,\n+    0x05e6c0a4,     0x2401a001,     0x2443a051,     0x24858881,\n+    0x24c78cd1,     0x24850891,     0x24c70cc1,     0x250f9001,\n+    0x25508051,     0x25802491,     0x25df28c1,     0x25850c81,\n+    0x251e10d1,     0x65816001,     0x65c36051,     0x65854891,\n+    0x65c74cc1,     0x05733820,     0x05b238a4,     0x05f138e6,\n+    0x0570396a,     0x65d0a001,     0x65d6a443,     0x65d4a826,\n+    0x6594ac26,     0x6554ac26,     0x6556ac26,     0x6552ac26,\n+    0x65cbac85,     0x65caac01,     0x6589ac85,     0x6588ac01,\n+    0x65c9ac85,     0x65c8ac01,     0x65dea833,     0x659ca509,\n+    0x65d8a801,     0x65dcac01,     0x655cb241,     0x0520a1e0,\n+    0x0521a601,     0x052281e0,     0x05238601,     0x04a14026,\n+    0x042244a6,     0x046344a6,     0x04a444a6,     0x04e544a7,\n+    0x0568aca7,     0x05b23230,     0x05302a30,     0x05702a30,\n+    0x05b02a30,     0x05f02a30,     0x853040af,     0xc5b040af,\n+    0xe57080af,     0xe5b080af,     0x25034440,     0x254054c4,\n+    0x25034640,     0x25415a05,     0x25834440,     0x25c54489,\n+    0x250b5d3a,     0x2550dc20,     0x2518e3e1,     0x2518e021,\n+    0x2518e0a1,     0x2518e121,     0x2518e1a1,     0x2558e3e2,\n+    0x2558e042,     0x2558e0c2,     0x2558e142,     0x2598e3e3,\n+    0x2598e063,     0x2598e0e3,     0x2598e163,     0x25d8e3e4,\n+    0x25d8e084,     0x25d8e104,     0x25d8e184,     0x2518e407,\n+    0x05214800,     0x05614800,     0x05a14800,     0x05e14800,\n+    0x05214c00,     0x05614c00,     0x05a14c00,     0x05e14c00,\n+    0x05304001,     0x05314001,     0x05a18610,     0x05e18610,\n+    0x0420bc31,     0x05271e11,     0x6545e891,     0x6585e891,\n+    0x65c5e891,     0x6545c891,     0x6585c891,     0x65c5c891,\n+    0x052c8020,     0x056c8020,     0x05ac8020,     0x05ec8020,\n+    0x45b0c210,     0x45f1c231,     0x1e601000,     0x1e603000,\n+    0x1e621000,     0x1e623000,     0x1e641000,     0x1e643000,\n+    0x1e661000,     0x1e663000,     0x1e681000,     0x1e683000,\n+    0x1e6a1000,     0x1e6a3000,     0x1e6c1000,     0x1e6c3000,\n+    0x1e6e1000,     0x1e6e3000,     0x1e701000,     0x1e703000,\n+    0x1e721000,     0x1e723000,     0x1e741000,     0x1e743000,\n+    0x1e761000,     0x1e763000,     0x1e781000,     0x1e783000,\n+    0x1e7a1000,     0x1e7a3000,     0x1e7c1000,     0x1e7c3000,\n+    0x1e7e1000,     0x1e7e3000,     0xf83c8211,     0xf82603a2,\n+    0xf82310c4,     0xf83021b4,     0xf82c3114,     0xf8395274,\n+    0xf820430b,     0xf82673f4,     0xf82e60d0,     0xf8a081e7,\n+    0xf8b3013a,     0xf8aa12b7,     0xf8b6205c,     0xf8a3326f,\n+    0xf8b45087,     0xf8bd4007,     0xf8a97290,     0xf8b76204,\n+    0xf8ea8177,     0xf8f903e6,     0xf8f012ed,     0xf8ec21c1,\n+    0xf8e93215,     0xf8fa508f,     0xf8e44110,     0xf8e6709e,\n+    0xf8fd63b1,     0xf87a81e9,     0xf86203ab,     0xf8631027,\n+    0xf87b21f5,     0xf86e31e8,     0xf87650b9,     0xf87441f5,\n+    0xf87773d0,     0xf8746014,     0xb8248313,     0xb8240094,\n+    0xb838127a,     0xb8222108,     0xb82e31f8,     0xb83f5096,\n+    0xb83f4141,     0xb834700c,     0xb8296307,     0xb8b08364,\n+    0xb8a6036a,     0xb8b8120d,     0xb8bf22d6,     0xb8b433bf,\n+    0xb8a9528e,     0xb8a74394,     0xb8a971cb,     0xb8ac6034,\n+    0xb8f88269,     0xb8ed01f3,     0xb8f01005,     0xb8e3210c,\n+    0xb8ef320f,     0xb8e453cf,     0xb8e54140,     0xb8f6707b,\n+    0xb8e06269,     0xb87d830a,     0xb86400f4,     0xb87811dd,\n+    0xb875236b,     0xb86d33f0,     0xb871506e,     0xb87e42d0,\n+    0xb8747287,     0xb8636341,     0xce304533,     0xce040815,\n+    0xce668dd8,     0xce8e8aab,     0xce63819e,     0xce6986e3,\n+    0xcec08303,     0xce73887c,     0x2520dad7,     0x2561c555,\n+    0x05826328,     0x05409892,     0x05008909,     0x2560d30c,\n+    0x2561cd91,     0x05801c99,     0x05406b49,     0x0502d157,\n+    0x2520dc28,     0x2561c0bc,     0x0582522f,     0x05401ec0,\n+    0x05022dc5,     0x2520cd31,     0x25e1ce0e,     0x0580f3c0,\n+    0x0540ab15,     0x0500040c,     0x25a0d7af,     0x25a1da80,\n+    0x0582633b,     0x05403696,     0x05001d74,     0x2560df18,\n+    0x25a1d451,     0x05800e15,     0x0540f3de,     0x05001c3a,\n+    0x04bd01ab,     0x046e0425,     0x658a00e2,     0x659a0893,\n+    0x659e0462,     0x04f410b4,     0x046d19bd,     0x046117ce,\n+    0x04e31c7c,     0x0416b929,     0x040009da,     0x04da18f4,\n+    0x04d090d4,     0x045b03ad,     0x0419a029,     0x041ab9fb,\n+    0x04d91e24,     0x04138302,     0x04119dba,     0x04d00e16,\n+    0x04d7a571,     0x041ea210,     0x04d806fc,     0x05a7915c,\n+    0x05e49cf1,     0x04480f04,     0x040a0969,     0x048916c4,\n+    0x044b01e4,     0x04c11f44,     0x049cb745,     0x6580833f,\n+    0x65cd8468,     0x65c69b07,     0x65879e38,     0x65828fca,\n+    0x049dbba8,     0x65c2b7ff,     0x65c0b4e0,     0x6581badd,\n+    0x658dba9d,     0x65819246,     0x65e0951a,     0x65b11cea,\n+    0x65bc371e,     0x65eaae71,     0x65abd80b,     0x65f4f6fc,\n+    0x65b857b7,     0x65ad66fb,     0x049a4fe4,     0x04dd6454,\n+    0x043733a0,     0x04a830a4,     0x046d322d,     0x04e83148,\n+    0x05bd6813,     0x05f76db0,     0x65889db7,     0x4540b2d9,\n+    0x454bb7d9,     0x04373ace,     0x44589005,     0x44da8069,\n+    0x445987ae,     0x44db948e,     0x049a2edb,     0x0498397f,\n+    0x0419338c,     0x04c8309c,     0x048a21e6,     0x65c73641,\n+    0x65862882,     0x65d82b8b,     0x044137e3,     0x0e3a1338,\n+    0x4e3712d5,     0x0e71120f,     0x4e6e11ac,     0x0ea810e6,\n+    0x4eaf11cd,     0x2e2a1128,     0x6e31120f,     0x2e7712d5,\n+    0x6e7e13bc,     0x2ea610a4,     0x6ebb1359,\n","filename":"test\/hotspot\/gtest\/aarch64\/asmtest.out.h","additions":1112,"deletions":1106,"binary":false,"changes":2218,"status":"modified"},{"patch":"@@ -25,1 +25,1 @@\n- * @test TestOnSpinWaitAArch64\n+ * @test id=TestOnSpinWaitAArch64\n@@ -44,0 +44,16 @@\n+\/**\n+ * @test id=TestOnSpinWaitAArch64-wfet\n+ * @summary Checks that java.lang.Thread.onSpinWait with -XX:OnSpinWaitInst=wfet is intrinsified'\n+ * @bug 8366441\n+ * @library \/test\/lib\n+ *\n+ * @requires vm.flagless\n+ * @requires (os.arch==\"aarch64\" & os.family==\"linux\")\n+ * @requires vm.debug\n+ *\n+ * @run driver compiler.onSpinWait.TestOnSpinWaitAArch64 c2 wfet 1 1\n+ * @run driver compiler.onSpinWait.TestOnSpinWaitAArch64 c2 wfet 1 1000\n+ * @run driver compiler.onSpinWait.TestOnSpinWaitAArch64 c1 wfet 1 1\n+ * @run driver compiler.onSpinWait.TestOnSpinWaitAArch64 c1 wfet 1 1000\n+ *\/\n+\n@@ -59,0 +75,1 @@\n+        String spinWaitDelay = (args.length >= 4 ? args[3] : \"\");\n@@ -73,0 +90,3 @@\n+        if (\"wfet\".equals(spinWaitInst)) {\n+          command.add(\"-XX:+UnlockExperimentalVMOptions\");\n+        }\n@@ -75,0 +95,3 @@\n+        if (!spinWaitDelay.isEmpty()) {\n+          command.add(\"-XX:OnSpinWaitDelay=\" + spinWaitDelay);\n+        }\n@@ -88,0 +111,8 @@\n+        if (\"wfet\".equals(spinWaitInst) &&\n+            (analyzer.contains(\"CPU does not support SB\") ||\n+             analyzer.contains(\"CPU does not support FEAT_ECV\") ||\n+             analyzer.contains(\"CPU does not support WFET\"))) {\n+            System.out.println(\"Skipping the test. The current CPU does not support SB, WFET instructions or FEAT_ECV.\");\n+            return;\n+        }\n+\n@@ -104,0 +135,3 @@\n+      } else if (\"wfet\".equals(spinWaitInst)) {\n+          \/\/ This assumes rscratch1 is r8.\n+          return \"081003d5\";\n@@ -169,1 +203,1 @@\n-                                     .takeWhile(i -> i.startsWith(expectedInst))\n+                                     .filter(i -> i.startsWith(expectedInst))\n","filename":"test\/hotspot\/jtreg\/compiler\/onSpinWait\/TestOnSpinWaitAArch64.java","additions":36,"deletions":2,"binary":false,"changes":38,"status":"modified"}]}