Analysis & Synthesis report for Demo
Fri Dec 17 13:18:45 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|altsyncram_ap82:altsyncram1
 12. Source assignments for lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 13. Source assignments for sld_hub:sld_hub_inst
 14. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 15. Parameter Settings for User Entity Instance: lfun:inst|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|sld_mod_ram_rom:mgl_prim2
 17. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 18. Parameter Settings for Inferred Entity Instance: translate1:inst2|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: translate1:inst2|lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: translate1:inst1|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: translate1:inst1|lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: translate2:inst6|lpm_divide:Div1
 23. Parameter Settings for Inferred Entity Instance: translate2:inst6|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: translate2:inst6|lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: translate2:inst6|lpm_divide:Mod1
 26. altsyncram Parameter Settings by Entity Instance
 27. In-System Memory Content Editor Settings
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 17 13:18:45 2021        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; Demo                                         ;
; Top-level Entity Name              ; Demo                                         ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 352                                          ;
;     Total combinational functions  ; 338                                          ;
;     Dedicated logic registers      ; 99                                           ;
; Total registers                    ; 99                                           ;
; Total pins                         ; 37                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 2,048                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C5T144C8        ;                    ;
; Top-level entity name                                        ; Demo               ; Demo               ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                       ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+
; lfun.v                           ; yes             ; User Wizard-Generated File         ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/lfun.v                     ;
; Demo.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/Demo.bdf                   ;
; translate1.v                     ; yes             ; User Verilog HDL File              ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/translate1.v               ;
; translate2.v                     ; yes             ; User Verilog HDL File              ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/translate2.v               ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf                     ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc              ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc                        ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc                     ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                      ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc                      ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc                         ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/altram.inc                         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc                       ;
; altqpram.inc                     ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc                       ;
; db/altsyncram_pi91.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/altsyncram_pi91.tdf     ;
; db/altsyncram_ap82.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/altsyncram_ap82.tdf     ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction             ; d:/altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; d:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; d:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd                        ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/lpm_divide.tdf                     ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/abs_divider.inc                    ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/sign_div_unsign.inc                ;
; db/lpm_divide_tcm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/lpm_divide_tcm.tdf      ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/sign_div_unsign_7kh.tdf ;
; db/alt_u_div_gve.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/alt_u_div_gve.tdf       ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/add_sub_lkc.tdf         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/add_sub_mkc.tdf         ;
; db/lpm_divide_05m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/lpm_divide_05m.tdf      ;
; db/lpm_divide_4dm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/lpm_divide_4dm.tdf      ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/sign_div_unsign_ekh.tdf ;
; db/alt_u_div_uve.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/alt_u_div_uve.tdf       ;
; db/lpm_divide_45m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/lpm_divide_45m.tdf      ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/sign_div_unsign_bkh.tdf ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/alt_u_div_ove.tdf       ;
; db/lpm_divide_1dm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/xiongkang/Desktop/Homework/Quartus/Test3.13(1)/db/lpm_divide_1dm.tdf      ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 352                      ;
;                                             ;                          ;
; Total combinational functions               ; 338                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 78                       ;
;     -- 3 input functions                    ; 101                      ;
;     -- <=2 input functions                  ; 159                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 251                      ;
;     -- arithmetic mode                      ; 87                       ;
;                                             ;                          ;
; Total registers                             ; 99                       ;
;     -- Dedicated logic registers            ; 99                       ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 37                       ;
; Total memory bits                           ; 2048                     ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 130                      ;
; Total fan-out                               ; 1409                     ;
; Average fan-out                             ; 2.89                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Demo                                                               ; 338 (1)           ; 99 (0)       ; 2048        ; 0            ; 0       ; 0         ; 37   ; 0            ; |Demo                                                                                                                                                       ; work         ;
;    |lfun:inst|                                                      ; 62 (0)            ; 35 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|lfun:inst                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 62 (0)            ; 35 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|lfun:inst|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_pi91:auto_generated|                           ; 62 (0)            ; 35 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated                                                                              ; work         ;
;             |altsyncram_ap82:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|altsyncram_ap82:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 62 (36)           ; 35 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 26 (26)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |sld_hub:sld_hub_inst|                                           ; 92 (55)           ; 64 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|sld_hub:sld_hub_inst                                                                                                                                  ; work         ;
;       |sld_rom_sr:hub_info_reg|                                     ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                          ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                        ; work         ;
;    |translate1:inst1|                                               ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst1                                                                                                                                      ; work         ;
;       |lpm_divide:Div0|                                             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst1|lpm_divide:Div0                                                                                                                      ; work         ;
;          |lpm_divide_tcm:auto_generated|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated                                                                                        ; work         ;
;             |sign_div_unsign_7kh:divider|                           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider                                                            ; work         ;
;                |alt_u_div_gve:divider|                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider                                      ; work         ;
;       |lpm_divide:Mod0|                                             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst1|lpm_divide:Mod0                                                                                                                      ; work         ;
;          |lpm_divide_05m:auto_generated|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated                                                                                        ; work         ;
;             |sign_div_unsign_7kh:divider|                           ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider                                                            ; work         ;
;                |alt_u_div_gve:divider|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider                                      ; work         ;
;    |translate1:inst2|                                               ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst2                                                                                                                                      ; work         ;
;       |lpm_divide:Div0|                                             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst2|lpm_divide:Div0                                                                                                                      ; work         ;
;          |lpm_divide_tcm:auto_generated|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst2|lpm_divide:Div0|lpm_divide_tcm:auto_generated                                                                                        ; work         ;
;             |sign_div_unsign_7kh:divider|                           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst2|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider                                                            ; work         ;
;                |alt_u_div_gve:divider|                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst2|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider                                      ; work         ;
;       |lpm_divide:Mod0|                                             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst2|lpm_divide:Mod0                                                                                                                      ; work         ;
;          |lpm_divide_05m:auto_generated|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst2|lpm_divide:Mod0|lpm_divide_05m:auto_generated                                                                                        ; work         ;
;             |sign_div_unsign_7kh:divider|                           ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst2|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider                                                            ; work         ;
;                |alt_u_div_gve:divider|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate1:inst2|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider                                      ; work         ;
;    |translate2:inst6|                                               ; 161 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6                                                                                                                                      ; work         ;
;       |lpm_divide:Div0|                                             ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Div0                                                                                                                      ; work         ;
;          |lpm_divide_1dm:auto_generated|                            ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Div0|lpm_divide_1dm:auto_generated                                                                                        ; work         ;
;             |sign_div_unsign_bkh:divider|                           ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider                                                            ; work         ;
;                |alt_u_div_ove:divider|                              ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider                                      ; work         ;
;       |lpm_divide:Div1|                                             ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Div1                                                                                                                      ; work         ;
;          |lpm_divide_4dm:auto_generated|                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Div1|lpm_divide_4dm:auto_generated                                                                                        ; work         ;
;             |sign_div_unsign_ekh:divider|                           ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Div1|lpm_divide_4dm:auto_generated|sign_div_unsign_ekh:divider                                                            ; work         ;
;                |alt_u_div_uve:divider|                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Div1|lpm_divide_4dm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider                                      ; work         ;
;       |lpm_divide:Mod0|                                             ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Mod0                                                                                                                      ; work         ;
;          |lpm_divide_45m:auto_generated|                            ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Mod0|lpm_divide_45m:auto_generated                                                                                        ; work         ;
;             |sign_div_unsign_bkh:divider|                           ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider                                                            ; work         ;
;                |alt_u_div_ove:divider|                              ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider                                      ; work         ;
;       |lpm_divide:Mod1|                                             ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Mod1                                                                                                                      ; work         ;
;          |lpm_divide_45m:auto_generated|                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Mod1|lpm_divide_45m:auto_generated                                                                                        ; work         ;
;             |sign_div_unsign_bkh:divider|                           ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider                                                            ; work         ;
;                |alt_u_div_ove:divider|                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Demo|translate2:inst6|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider                                      ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+
; lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|altsyncram_ap82:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; Demo.mif ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 99    ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 51    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 58    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; sld_hub:sld_hub_inst|tdo               ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Demo|lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Demo|lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |Demo|lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Demo|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Demo|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Demo|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Demo|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Demo|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|altsyncram_ap82:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                     ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfun:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; Demo.mif             ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_pi91      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                     ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752  ; Signed Integer                                                                                           ;
; SLD_AUTO_INSTANCE_INDEX ; yes        ; String                                                                                                   ;
; SLD_IP_VERSION          ; 1          ; Signed Integer                                                                                           ;
; SLD_IP_MINOR_VERSION    ; 3          ; Signed Integer                                                                                           ;
; SLD_COMMON_IP_VERSION   ; 0          ; Signed Integer                                                                                           ;
; width_word              ; 8          ; Untyped                                                                                                  ;
; numwords                ; 256        ; Untyped                                                                                                  ;
; widthad                 ; 8          ; Untyped                                                                                                  ;
; shift_count_bits        ; 4          ; Untyped                                                                                                  ;
; cvalue                  ; 00000000   ; Untyped                                                                                                  ;
; is_data_in_ram          ; 1          ; Untyped                                                                                                  ;
; is_readable             ; 1          ; Untyped                                                                                                  ;
; node_name               ; 1380928817 ; Untyped                                                                                                  ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst         ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 5                                ; Untyped         ;
; node_info                ; 00001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: translate1:inst2|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: translate1:inst2|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_05m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: translate1:inst1|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: translate1:inst1|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_05m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: translate2:inst6|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: translate2:inst6|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: translate2:inst6|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: translate2:inst6|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; lfun:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                       ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 256                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; 0              ; ROM1        ; 8     ; 256   ; Read/Write ; lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 17 13:18:41 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Demo -c Demo
Info: Found 1 design units, including 1 entities, in source file lfun.v
    Info: Found entity 1: lfun
Info: Found 1 design units, including 1 entities, in source file Demo.bdf
    Info: Found entity 1: Demo
Info: Found 1 design units, including 1 entities, in source file translate1.v
    Info: Found entity 1: translate1
Info: Found 1 design units, including 1 entities, in source file translate2.v
    Info: Found entity 1: translate2
Info: Elaborating entity "Demo" for the top level hierarchy
Info: Elaborating entity "translate1" for hierarchy "translate1:inst2"
Warning (10230): Verilog HDL assignment warning at translate1.v(8): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at translate1.v(9): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "translate2" for hierarchy "translate2:inst6"
Warning (10230): Verilog HDL assignment warning at translate2.v(8): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at translate2.v(9): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at translate2.v(10): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "lfun" for hierarchy "lfun:inst"
Info: Elaborating entity "altsyncram" for hierarchy "lfun:inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "lfun:inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "lfun:inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "Demo.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pi91.tdf
    Info: Found entity 1: altsyncram_pi91
Info: Elaborating entity "altsyncram_pi91" for hierarchy "lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ap82.tdf
    Info: Found entity 1: altsyncram_ap82
Info: Elaborating entity "altsyncram_ap82" for hierarchy "lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|altsyncram_ap82:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1380928817"
    Info: Parameter "NUMWORDS" = "256"
    Info: Parameter "SHIFT_COUNT_BITS" = "4"
    Info: Parameter "WIDTH_WORD" = "8"
    Info: Parameter "WIDTHAD" = "8"
Info: Elaborating entity "sld_rom_sr" for hierarchy "lfun:inst|altsyncram:altsyncram_component|altsyncram_pi91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Inferred 8 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "translate1:inst2|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "translate1:inst2|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "translate1:inst1|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "translate1:inst1|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "translate2:inst6|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "translate2:inst6|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "translate2:inst6|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "translate2:inst6|Mod1"
Info: Elaborated megafunction instantiation "translate1:inst2|lpm_divide:Div0"
Info: Instantiated megafunction "translate1:inst2|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "4"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf
    Info: Found entity 1: lpm_divide_tcm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info: Found entity 1: sign_div_unsign_7kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info: Found entity 1: alt_u_div_gve
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "translate1:inst2|lpm_divide:Mod0"
Info: Instantiated megafunction "translate1:inst2|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "4"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf
    Info: Found entity 1: lpm_divide_05m
Info: Elaborated megafunction instantiation "translate2:inst6|lpm_divide:Div1"
Info: Instantiated megafunction "translate2:inst6|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf
    Info: Found entity 1: lpm_divide_4dm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info: Found entity 1: sign_div_unsign_ekh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info: Found entity 1: alt_u_div_uve
Info: Elaborated megafunction instantiation "translate2:inst6|lpm_divide:Mod0"
Info: Instantiated megafunction "translate2:inst6|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf
    Info: Found entity 1: lpm_divide_45m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info: Found entity 1: sign_div_unsign_bkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info: Found entity 1: alt_u_div_ove
Info: Elaborated megafunction instantiation "translate2:inst6|lpm_divide:Div0"
Info: Instantiated megafunction "translate2:inst6|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf
    Info: Found entity 1: lpm_divide_1dm
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "ah[3]" is stuck at GND
    Warning (13410): Pin "ah[2]" is stuck at GND
    Warning (13410): Pin "ah[1]" is stuck at GND
    Warning (13410): Pin "bh[3]" is stuck at GND
    Warning (13410): Pin "bh[2]" is stuck at GND
    Warning (13410): Pin "bh[1]" is stuck at GND
    Warning (13410): Pin "qh[3]" is stuck at GND
    Warning (13410): Pin "qh[2]" is stuck at GND
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Implemented 406 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 29 output pins
    Info: Implemented 356 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 291 megabytes
    Info: Processing ended: Fri Dec 17 13:18:45 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


