-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity depolarize_hls is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    Ni : IN STD_LOGIC_VECTOR (31 downto 0);
    Nj : IN STD_LOGIC_VECTOR (31 downto 0);
    alpha : IN STD_LOGIC_VECTOR (31 downto 0);
    beta : IN STD_LOGIC_VECTOR (31 downto 0);
    biasmul : IN STD_LOGIC_VECTOR (31 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of depolarize_hls is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "depolarize_hls_depolarize_hls,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=3018542,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4263,HLS_SYN_LUT=4348,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (70 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (70 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (70 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (70 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (70 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (70 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (70 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (70 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (70 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (70 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (70 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal d_bwsup : STD_LOGIC_VECTOR (63 downto 0);
    signal d_Wij : STD_LOGIC_VECTOR (63 downto 0);
    signal d_Xi : STD_LOGIC_VECTOR (63 downto 0);
    signal d_Bj : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln522_reg_589 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal grp_fu_329_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal reg_343 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal grp_fu_316_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_349 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal d_Bj_read_reg_522 : STD_LOGIC_VECTOR (63 downto 0);
    signal d_Xi_read_reg_538 : STD_LOGIC_VECTOR (63 downto 0);
    signal d_Wij_read_reg_543 : STD_LOGIC_VECTOR (63 downto 0);
    signal d_bwsup_read_reg_548 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln522_fu_355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln561_fu_361_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln561_reg_617 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln2_reg_627 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp2_i3763_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal trunc_ln522_fu_385_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln522_reg_638 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fu_325_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln485_reg_644 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln485_fu_389_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln485_reg_649 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_fu_320_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln482_reg_669 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal trunc_ln3_reg_674 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal empty_35_fu_422_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_35_reg_680 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln500_fu_439_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln4_fu_443_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln4_reg_702 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln511_fu_468_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln511_reg_712 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal bwsup_stream_read_reg_721 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln535_fu_495_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal Bj_stream_read_reg_731 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal bitcast_ln545_fu_499_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal grp_fu_312_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_3_reg_744 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_start : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_done : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_idle : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_ready : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_bwsup_stream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_bwsup_stream_write : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_start : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_done : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_idle : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_ready : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_Wij_stream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_Wij_stream_write : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_start : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_done : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_idle : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_ready : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_Xi_stream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_Xi_stream_write : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_start : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_done : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_idle : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_ready : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_Bj_stream_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_Bj_stream_write : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_start : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_done : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_idle : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_ready : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_computeRow_fu_293_Xi_stream_read : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_computeRow_fu_293_Wij_stream_read : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_computeRow_fu_293_temp_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_computeRow_fu_293_temp_1_out_ap_vld : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_computeRow_fu_293_grp_fu_316_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_computeRow_fu_293_grp_fu_316_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_computeRow_fu_293_grp_fu_316_p_ce : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_start : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_done : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_idle : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_ready : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_bwsup_stream_out_read : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_BREADY : STD_LOGIC;
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_start_reg : STD_LOGIC := '0';
    signal bwsup_stream_full_n : STD_LOGIC;
    signal bwsup_stream_write : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal Wij_stream_full_n : STD_LOGIC;
    signal Wij_stream_write : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal Xi_stream_full_n : STD_LOGIC;
    signal Xi_stream_write : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal Bj_stream_full_n : STD_LOGIC;
    signal Bj_stream_write : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal Xi_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal Xi_stream_empty_n : STD_LOGIC;
    signal Xi_stream_read : STD_LOGIC;
    signal Wij_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal Wij_stream_empty_n : STD_LOGIC;
    signal Wij_stream_read : STD_LOGIC;
    signal grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal bwsup_stream_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal bwsup_stream_out_empty_n : STD_LOGIC;
    signal bwsup_stream_out_read : STD_LOGIC;
    signal sext_ln522_fu_365_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln485_fu_395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln500_fu_429_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln511_fu_452_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln554_fu_511_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state33_io : BOOLEAN;
    signal ap_block_state71 : BOOLEAN;
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal i_2_fu_152 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln533_fu_484_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal bwsup_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal bwsup_stream_empty_n : STD_LOGIC;
    signal bwsup_stream_read : STD_LOGIC;
    signal icmp_ln533_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state44 : BOOLEAN;
    signal Bj_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal Bj_stream_empty_n : STD_LOGIC;
    signal Bj_stream_read : STD_LOGIC;
    signal bwsup_stream_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal bwsup_stream_out_full_n : STD_LOGIC;
    signal bwsup_stream_out_write : STD_LOGIC;
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal grp_fu_316_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_316_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_320_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_fu_338_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln522_fu_355_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln561_fu_361_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln522_fu_385_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln482_1_fu_409_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln511_fu_468_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_2_cast_fu_475_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln533_fu_479_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_316_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (70 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal grp_fu_320_p00 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_320_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component depolarize_hls_depolarize_hls_Pipeline_read_bwsup IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        bwsup_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        bwsup_stream_full_n : IN STD_LOGIC;
        bwsup_stream_write : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (30 downto 0);
        sext_ln522 : IN STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component depolarize_hls_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        Wij_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Wij_stream_full_n : IN STD_LOGIC;
        Wij_stream_write : OUT STD_LOGIC;
        mul_ln482 : IN STD_LOGIC_VECTOR (62 downto 0);
        sext_ln485 : IN STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component depolarize_hls_depolarize_hls_Pipeline_read_Xi IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        Xi_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Xi_stream_full_n : IN STD_LOGIC;
        Xi_stream_write : OUT STD_LOGIC;
        Ni : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln500 : IN STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component depolarize_hls_depolarize_hls_Pipeline_read_Bj IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        Bj_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        Bj_stream_full_n : IN STD_LOGIC;
        Bj_stream_write : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (30 downto 0);
        sext_ln511 : IN STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component depolarize_hls_depolarize_hls_Pipeline_computeRow IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp : IN STD_LOGIC_VECTOR (31 downto 0);
        Ni : IN STD_LOGIC_VECTOR (31 downto 0);
        Xi_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        Xi_stream_empty_n : IN STD_LOGIC;
        Xi_stream_read : OUT STD_LOGIC;
        Wij_stream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        Wij_stream_empty_n : IN STD_LOGIC;
        Wij_stream_read : OUT STD_LOGIC;
        alpha : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp_1_out_ap_vld : OUT STD_LOGIC;
        grp_fu_316_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_316_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_316_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_316_p_ce : OUT STD_LOGIC );
    end component;


    component depolarize_hls_depolarize_hls_Pipeline_store_bwsup IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bwsup_stream_out_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        bwsup_stream_out_empty_n : IN STD_LOGIC;
        bwsup_stream_out_read : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        empty : IN STD_LOGIC_VECTOR (30 downto 0);
        sext_ln554 : IN STD_LOGIC_VECTOR (61 downto 0) );
    end component;


    component depolarize_hls_fadd_32ns_32ns_32_7_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component depolarize_hls_mul_31ns_32ns_63_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component depolarize_hls_mul_32s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component depolarize_hls_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component depolarize_hls_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        d_bwsup : OUT STD_LOGIC_VECTOR (63 downto 0);
        d_Wij : OUT STD_LOGIC_VECTOR (63 downto 0);
        d_Xi : OUT STD_LOGIC_VECTOR (63 downto 0);
        d_Bj : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component depolarize_hls_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    grp_depolarize_hls_Pipeline_read_bwsup_fu_257 : component depolarize_hls_depolarize_hls_Pipeline_read_bwsup
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_start,
        ap_done => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_done,
        ap_idle => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_idle,
        ap_ready => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_ready,
        m_axi_gmem_AWVALID => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        bwsup_stream_din => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_bwsup_stream_din,
        bwsup_stream_full_n => bwsup_stream_full_n,
        bwsup_stream_write => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_bwsup_stream_write,
        empty => trunc_ln522_reg_638,
        sext_ln522 => reg_343);

    grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266 : component depolarize_hls_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_start,
        ap_done => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_done,
        ap_idle => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_idle,
        ap_ready => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_ready,
        m_axi_gmem_AWVALID => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        Wij_stream_din => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_Wij_stream_din,
        Wij_stream_full_n => Wij_stream_full_n,
        Wij_stream_write => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_Wij_stream_write,
        mul_ln482 => mul_ln482_reg_669,
        sext_ln485 => trunc_ln2_reg_627);

    grp_depolarize_hls_Pipeline_read_Xi_fu_275 : component depolarize_hls_depolarize_hls_Pipeline_read_Xi
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_start,
        ap_done => grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_done,
        ap_idle => grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_idle,
        ap_ready => grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_ready,
        m_axi_gmem_AWVALID => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        Xi_stream_din => grp_depolarize_hls_Pipeline_read_Xi_fu_275_Xi_stream_din,
        Xi_stream_full_n => Xi_stream_full_n,
        Xi_stream_write => grp_depolarize_hls_Pipeline_read_Xi_fu_275_Xi_stream_write,
        Ni => Ni,
        sext_ln500 => trunc_ln3_reg_674);

    grp_depolarize_hls_Pipeline_read_Bj_fu_284 : component depolarize_hls_depolarize_hls_Pipeline_read_Bj
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_start,
        ap_done => grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_done,
        ap_idle => grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_idle,
        ap_ready => grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_ready,
        m_axi_gmem_AWVALID => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        Bj_stream_din => grp_depolarize_hls_Pipeline_read_Bj_fu_284_Bj_stream_din,
        Bj_stream_full_n => Bj_stream_full_n,
        Bj_stream_write => grp_depolarize_hls_Pipeline_read_Bj_fu_284_Bj_stream_write,
        empty => trunc_ln511_reg_712,
        sext_ln511 => trunc_ln4_reg_702);

    grp_depolarize_hls_Pipeline_computeRow_fu_293 : component depolarize_hls_depolarize_hls_Pipeline_computeRow
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_start,
        ap_done => grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_done,
        ap_idle => grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_idle,
        ap_ready => grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_ready,
        temp => reg_349,
        Ni => Ni,
        Xi_stream_dout => Xi_stream_dout,
        Xi_stream_empty_n => Xi_stream_empty_n,
        Xi_stream_read => grp_depolarize_hls_Pipeline_computeRow_fu_293_Xi_stream_read,
        Wij_stream_dout => Wij_stream_dout,
        Wij_stream_empty_n => Wij_stream_empty_n,
        Wij_stream_read => grp_depolarize_hls_Pipeline_computeRow_fu_293_Wij_stream_read,
        alpha => alpha,
        temp_1_out => grp_depolarize_hls_Pipeline_computeRow_fu_293_temp_1_out,
        temp_1_out_ap_vld => grp_depolarize_hls_Pipeline_computeRow_fu_293_temp_1_out_ap_vld,
        grp_fu_316_p_din0 => grp_depolarize_hls_Pipeline_computeRow_fu_293_grp_fu_316_p_din0,
        grp_fu_316_p_din1 => grp_depolarize_hls_Pipeline_computeRow_fu_293_grp_fu_316_p_din1,
        grp_fu_316_p_dout0 => grp_fu_316_p2,
        grp_fu_316_p_ce => grp_depolarize_hls_Pipeline_computeRow_fu_293_grp_fu_316_p_ce);

    grp_depolarize_hls_Pipeline_store_bwsup_fu_303 : component depolarize_hls_depolarize_hls_Pipeline_store_bwsup
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_start,
        ap_done => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_done,
        ap_idle => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_idle,
        ap_ready => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_ready,
        bwsup_stream_out_dout => bwsup_stream_out_dout,
        bwsup_stream_out_empty_n => bwsup_stream_out_empty_n,
        bwsup_stream_out_read => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_bwsup_stream_out_read,
        m_axi_gmem_AWVALID => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => gmem_AWREADY,
        m_axi_gmem_AWADDR => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => gmem_WREADY,
        m_axi_gmem_WDATA => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => ap_const_logic_0,
        m_axi_gmem_ARADDR => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => ap_const_logic_0,
        m_axi_gmem_RREADY => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => ap_const_lv32_0,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => gmem_BVALID,
        m_axi_gmem_BREADY => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        empty => trunc_ln511_reg_712,
        sext_ln554 => reg_343);

    control_s_axi_U : component depolarize_hls_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        d_bwsup => d_bwsup,
        d_Wij => d_Wij,
        d_Xi => d_Xi,
        d_Bj => d_Bj);

    gmem_m_axi_U : component depolarize_hls_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 32,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARLEN => gmem_ARLEN,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => gmem_AWADDR,
        I_AWLEN => gmem_AWLEN,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WDATA,
        I_WSTRB => grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WSTRB,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY);

    fadd_32ns_32ns_32_7_full_dsp_1_U30 : component depolarize_hls_fadd_32ns_32ns_32_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_depolarize_hls_Pipeline_computeRow_fu_293_temp_1_out,
        din1 => reg_349,
        ce => ap_const_logic_1,
        dout => grp_fu_312_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U31 : component depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_316_p0,
        din1 => grp_fu_316_p1,
        ce => grp_fu_316_ce,
        dout => grp_fu_316_p2);

    mul_31ns_32ns_63_2_1_U32 : component depolarize_hls_mul_31ns_32ns_63_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_320_p0,
        din1 => grp_fu_320_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_320_p2);

    mul_32s_32s_32_2_1_U33 : component depolarize_hls_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => Nj,
        din1 => Ni,
        ce => ap_const_logic_1,
        dout => grp_fu_325_p2);

    Wij_stream_fifo_U : component depolarize_hls_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_Wij_stream_din,
        if_full_n => Wij_stream_full_n,
        if_write => Wij_stream_write,
        if_dout => Wij_stream_dout,
        if_empty_n => Wij_stream_empty_n,
        if_read => Wij_stream_read);

    Xi_stream_fifo_U : component depolarize_hls_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_depolarize_hls_Pipeline_read_Xi_fu_275_Xi_stream_din,
        if_full_n => Xi_stream_full_n,
        if_write => Xi_stream_write,
        if_dout => Xi_stream_dout,
        if_empty_n => Xi_stream_empty_n,
        if_read => Xi_stream_read);

    Bj_stream_fifo_U : component depolarize_hls_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_depolarize_hls_Pipeline_read_Bj_fu_284_Bj_stream_din,
        if_full_n => Bj_stream_full_n,
        if_write => Bj_stream_write,
        if_dout => Bj_stream_dout,
        if_empty_n => Bj_stream_empty_n,
        if_read => Bj_stream_read);

    bwsup_stream_fifo_U : component depolarize_hls_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_depolarize_hls_Pipeline_read_bwsup_fu_257_bwsup_stream_din,
        if_full_n => bwsup_stream_full_n,
        if_write => bwsup_stream_write,
        if_dout => bwsup_stream_dout,
        if_empty_n => bwsup_stream_empty_n,
        if_read => bwsup_stream_read);

    bwsup_stream_out_fifo_U : component depolarize_hls_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => bwsup_stream_out_din,
        if_full_n => bwsup_stream_out_full_n,
        if_write => bwsup_stream_out_write,
        if_dout => bwsup_stream_out_dout,
        if_empty_n => bwsup_stream_out_empty_n,
        if_read => bwsup_stream_out_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                    grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_ready = ap_const_logic_1)) then 
                    grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                    grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_ready = ap_const_logic_1)) then 
                    grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_ready = ap_const_logic_1)) then 
                    grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_ready = ap_const_logic_1)) then 
                    grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_ready = ap_const_logic_1)) then 
                    grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                    grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_ready = ap_const_logic_1)) then 
                    grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_2_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln522_reg_589 = ap_const_lv1_1))) then 
                i_2_fu_152 <= ap_const_lv31_0;
            elsif (((icmp_ln533_fu_479_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state44) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                i_2_fu_152 <= add_ln533_fu_484_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                Bj_stream_read_reg_731 <= Bj_stream_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                bwsup_stream_read_reg_721 <= bwsup_stream_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                cmp2_i3763_reg_633 <= grp_fu_338_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                d_Bj_read_reg_522 <= d_Bj;
                d_Wij_read_reg_543 <= d_Wij;
                d_Xi_read_reg_538 <= d_Xi;
                d_bwsup_read_reg_548 <= d_bwsup;
                icmp_ln522_reg_589 <= icmp_ln522_fu_355_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                empty_35_reg_680 <= empty_35_fu_422_p3;
                trunc_ln3_reg_674 <= d_Xi_read_reg_538(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                mul_ln482_reg_669 <= grp_fu_320_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                mul_ln485_reg_644 <= grp_fu_325_p2;
                trunc_ln522_reg_638 <= trunc_ln522_fu_385_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state2))) then
                reg_343 <= d_bwsup_read_reg_548(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state48))) then
                reg_349 <= grp_fu_316_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                select_ln485_reg_649 <= select_ln485_fu_389_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state62)) then
                temp_3_reg_744 <= grp_fu_312_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                trunc_ln2_reg_627 <= d_Wij_read_reg_543(63 downto 2);
                trunc_ln561_reg_617 <= trunc_ln561_fu_361_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                trunc_ln4_reg_702 <= d_Bj_read_reg_522(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                trunc_ln511_reg_712 <= trunc_ln511_fu_468_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln522_reg_589, ap_CS_fsm_state12, ap_CS_fsm_state23, ap_CS_fsm_state33, ap_CS_fsm_state64, ap_CS_fsm_state71, ap_CS_fsm_state44, ap_CS_fsm_state11, ap_CS_fsm_state51, grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_done, grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_done, grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_done, grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_done, grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_done, grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_done, gmem_AWREADY, gmem_ARREADY, ap_CS_fsm_state21, ap_CS_fsm_state32, ap_CS_fsm_state42, ap_CS_fsm_state50, ap_CS_fsm_state66, ap_block_state2_io, ap_block_state33_io, ap_block_state71, icmp_ln533_fu_479_p2, ap_block_state44, Bj_stream_empty_n, bwsup_stream_out_full_n, ap_CS_fsm_state63)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln522_reg_589 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                elsif (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln522_reg_589 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                if (((ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln522_reg_589 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state71;
                elsif (((ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln522_reg_589 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                if (((grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                if (((icmp_ln533_fu_479_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state44) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state64;
                elsif (((icmp_ln533_fu_479_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state44) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                if (((grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then
                    ap_NS_fsm <= ap_ST_fsm_state51;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when ap_ST_fsm_state51 => 
                if (((ap_const_logic_1 = Bj_stream_empty_n) and (ap_const_logic_1 = ap_CS_fsm_state51))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                if (((bwsup_stream_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state63))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state64 => 
                if (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_state64;
                end if;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                if (((grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state66))) then
                    ap_NS_fsm <= ap_ST_fsm_state67;
                else
                    ap_NS_fsm <= ap_ST_fsm_state66;
                end if;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                if (((ap_const_boolean_0 = ap_block_state71) and (ap_const_logic_1 = ap_CS_fsm_state71))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    Bj_stream_read_assign_proc : process(ap_CS_fsm_state51, Bj_stream_empty_n)
    begin
        if (((ap_const_logic_1 = Bj_stream_empty_n) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            Bj_stream_read <= ap_const_logic_1;
        else 
            Bj_stream_read <= ap_const_logic_0;
        end if; 
    end process;


    Bj_stream_write_assign_proc : process(grp_depolarize_hls_Pipeline_read_Bj_fu_284_Bj_stream_write, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            Bj_stream_write <= grp_depolarize_hls_Pipeline_read_Bj_fu_284_Bj_stream_write;
        else 
            Bj_stream_write <= ap_const_logic_0;
        end if; 
    end process;


    Wij_stream_read_assign_proc : process(grp_depolarize_hls_Pipeline_computeRow_fu_293_Wij_stream_read, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            Wij_stream_read <= grp_depolarize_hls_Pipeline_computeRow_fu_293_Wij_stream_read;
        else 
            Wij_stream_read <= ap_const_logic_0;
        end if; 
    end process;


    Wij_stream_write_assign_proc : process(grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_Wij_stream_write, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            Wij_stream_write <= grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_Wij_stream_write;
        else 
            Wij_stream_write <= ap_const_logic_0;
        end if; 
    end process;


    Xi_stream_read_assign_proc : process(grp_depolarize_hls_Pipeline_computeRow_fu_293_Xi_stream_read, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            Xi_stream_read <= grp_depolarize_hls_Pipeline_computeRow_fu_293_Xi_stream_read;
        else 
            Xi_stream_read <= ap_const_logic_0;
        end if; 
    end process;


    Xi_stream_write_assign_proc : process(grp_depolarize_hls_Pipeline_read_Xi_fu_275_Xi_stream_write, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            Xi_stream_write <= grp_depolarize_hls_Pipeline_read_Xi_fu_275_Xi_stream_write;
        else 
            Xi_stream_write <= ap_const_logic_0;
        end if; 
    end process;

    add_ln533_fu_484_p2 <= std_logic_vector(unsigned(i_2_fu_152) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_done)
    begin
        if ((grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_done)
    begin
        if ((grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_io)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_done)
    begin
        if ((grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state33_blk_assign_proc : process(ap_block_state33_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state33_io)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_done)
    begin
        if ((grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state43_blk <= ap_const_logic_0;

    ap_ST_fsm_state44_blk_assign_proc : process(ap_block_state44)
    begin
        if ((ap_const_boolean_1 = ap_block_state44)) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state50_blk_assign_proc : process(grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_done)
    begin
        if ((grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state50_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state50_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state51_blk_assign_proc : process(Bj_stream_empty_n)
    begin
        if ((ap_const_logic_0 = Bj_stream_empty_n)) then 
            ap_ST_fsm_state51_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state51_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;

    ap_ST_fsm_state63_blk_assign_proc : process(bwsup_stream_out_full_n)
    begin
        if ((bwsup_stream_out_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state63_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state63_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state64_blk_assign_proc : process(gmem_AWREADY)
    begin
        if ((gmem_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state64_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state64_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state65_blk <= ap_const_logic_0;

    ap_ST_fsm_state66_blk_assign_proc : process(grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_done)
    begin
        if ((grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state66_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state66_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;

    ap_ST_fsm_state71_blk_assign_proc : process(ap_block_state71)
    begin
        if ((ap_const_boolean_1 = ap_block_state71)) then 
            ap_ST_fsm_state71_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state71_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state2_io_assign_proc : process(icmp_ln522_reg_589, gmem_ARREADY)
    begin
                ap_block_state2_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln522_reg_589 = ap_const_lv1_1));
    end process;


    ap_block_state33_io_assign_proc : process(icmp_ln522_reg_589, gmem_ARREADY)
    begin
                ap_block_state33_io <= ((gmem_ARREADY = ap_const_logic_0) and (icmp_ln522_reg_589 = ap_const_lv1_1));
    end process;


    ap_block_state44_assign_proc : process(bwsup_stream_empty_n, icmp_ln533_fu_479_p2)
    begin
                ap_block_state44 <= ((icmp_ln533_fu_479_p2 = ap_const_lv1_0) and (bwsup_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state71_assign_proc : process(icmp_ln522_reg_589, gmem_BVALID)
    begin
                ap_block_state71 <= ((gmem_BVALID = ap_const_logic_0) and (icmp_ln522_reg_589 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state71, ap_block_state71)
    begin
        if (((ap_const_boolean_0 = ap_block_state71) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state71, ap_block_state71)
    begin
        if (((ap_const_boolean_0 = ap_block_state71) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln535_fu_495_p1 <= bwsup_stream_read_reg_721;
    bitcast_ln545_fu_499_p1 <= Bj_stream_read_reg_731;
    bwsup_stream_out_din <= temp_3_reg_744;

    bwsup_stream_out_read_assign_proc : process(grp_depolarize_hls_Pipeline_store_bwsup_fu_303_bwsup_stream_out_read, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            bwsup_stream_out_read <= grp_depolarize_hls_Pipeline_store_bwsup_fu_303_bwsup_stream_out_read;
        else 
            bwsup_stream_out_read <= ap_const_logic_0;
        end if; 
    end process;


    bwsup_stream_out_write_assign_proc : process(bwsup_stream_out_full_n, ap_CS_fsm_state63)
    begin
        if (((bwsup_stream_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state63))) then 
            bwsup_stream_out_write <= ap_const_logic_1;
        else 
            bwsup_stream_out_write <= ap_const_logic_0;
        end if; 
    end process;


    bwsup_stream_read_assign_proc : process(ap_CS_fsm_state44, icmp_ln533_fu_479_p2, ap_block_state44)
    begin
        if (((icmp_ln533_fu_479_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state44) and (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            bwsup_stream_read <= ap_const_logic_1;
        else 
            bwsup_stream_read <= ap_const_logic_0;
        end if; 
    end process;


    bwsup_stream_write_assign_proc : process(ap_CS_fsm_state11, grp_depolarize_hls_Pipeline_read_bwsup_fu_257_bwsup_stream_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            bwsup_stream_write <= grp_depolarize_hls_Pipeline_read_bwsup_fu_257_bwsup_stream_write;
        else 
            bwsup_stream_write <= ap_const_logic_0;
        end if; 
    end process;

    empty_35_fu_422_p3 <= 
        trunc_ln561_reg_617 when (grp_fu_338_p2(0) = '1') else 
        ap_const_lv31_0;

    gmem_ARADDR_assign_proc : process(ap_CS_fsm_state2, icmp_ln522_reg_589, ap_CS_fsm_state12, ap_CS_fsm_state23, ap_CS_fsm_state33, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state41, grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARADDR, grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARADDR, grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARADDR, grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARADDR, gmem_ARREADY, ap_CS_fsm_state21, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state42, sext_ln522_fu_365_p1, sext_ln485_fu_395_p1, sext_ln500_fu_429_p1, sext_ln511_fu_452_p1, ap_block_state2_io, ap_block_state33_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln522_reg_589 = ap_const_lv1_1))) then 
            gmem_ARADDR <= sext_ln511_fu_452_p1;
        elsif (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            gmem_ARADDR <= sext_ln500_fu_429_p1;
        elsif (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_ARADDR <= sext_ln485_fu_395_p1;
        elsif (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln522_reg_589 = ap_const_lv1_1))) then 
            gmem_ARADDR <= sext_ln522_fu_365_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem_ARADDR <= grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem_ARADDR <= grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem_ARADDR <= grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_ARADDR <= grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(Nj, ap_CS_fsm_state2, icmp_ln522_reg_589, ap_CS_fsm_state12, ap_CS_fsm_state23, ap_CS_fsm_state33, ap_CS_fsm_state10, select_ln485_reg_649, ap_CS_fsm_state11, ap_CS_fsm_state20, zext_ln500_fu_439_p1, ap_CS_fsm_state41, grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARLEN, grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARLEN, grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARLEN, grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARLEN, gmem_ARREADY, ap_CS_fsm_state21, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state42, ap_block_state2_io, ap_block_state33_io)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            gmem_ARLEN <= zext_ln500_fu_439_p1;
        elsif (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_ARLEN <= select_ln485_reg_649;
        elsif ((((ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln522_reg_589 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln522_reg_589 = ap_const_lv1_1)))) then 
            gmem_ARLEN <= Nj;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem_ARLEN <= grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem_ARLEN <= grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem_ARLEN <= grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_ARLEN <= grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state2, icmp_ln522_reg_589, ap_CS_fsm_state12, ap_CS_fsm_state23, ap_CS_fsm_state33, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state41, grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARVALID, grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARVALID, grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARVALID, grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARVALID, gmem_ARREADY, ap_CS_fsm_state21, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state42, ap_block_state2_io, ap_block_state33_io)
    begin
        if ((((ap_const_boolean_0 = ap_block_state33_io) and (ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln522_reg_589 = ap_const_lv1_1)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln522_reg_589 = ap_const_lv1_1)))) then 
            gmem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem_ARVALID <= grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem_ARVALID <= grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem_ARVALID <= grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_ARVALID <= grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_AWADDR_assign_proc : process(ap_CS_fsm_state64, grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWADDR, gmem_AWREADY, ap_CS_fsm_state65, ap_CS_fsm_state66, sext_ln554_fu_511_p1)
    begin
        if (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem_AWADDR <= sext_ln554_fu_511_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            gmem_AWADDR <= grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWADDR;
        else 
            gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWLEN_assign_proc : process(Nj, ap_CS_fsm_state64, grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWLEN, gmem_AWREADY, ap_CS_fsm_state65, ap_CS_fsm_state66)
    begin
        if (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem_AWLEN <= Nj;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            gmem_AWLEN <= grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWLEN;
        else 
            gmem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(ap_CS_fsm_state64, grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWVALID, gmem_AWREADY, ap_CS_fsm_state65, ap_CS_fsm_state66)
    begin
        if (((gmem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            gmem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            gmem_AWVALID <= grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_AWVALID;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(icmp_ln522_reg_589, ap_CS_fsm_state71, grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_BREADY, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_block_state71)
    begin
        if (((ap_const_boolean_0 = ap_block_state71) and (ap_const_logic_1 = ap_CS_fsm_state71) and (icmp_ln522_reg_589 = ap_const_lv1_1))) then 
            gmem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            gmem_BREADY <= grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_BREADY;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state41, grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_RREADY, grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_RREADY, grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_RREADY, grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_RREADY, ap_CS_fsm_state21, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem_RREADY <= grp_depolarize_hls_Pipeline_read_Bj_fu_284_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            gmem_RREADY <= grp_depolarize_hls_Pipeline_read_Xi_fu_275_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem_RREADY <= grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_m_axi_gmem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem_RREADY <= grp_depolarize_hls_Pipeline_read_bwsup_fu_257_m_axi_gmem_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_WVALID_assign_proc : process(grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WVALID, ap_CS_fsm_state65, ap_CS_fsm_state66)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            gmem_WVALID <= grp_depolarize_hls_Pipeline_store_bwsup_fu_303_m_axi_gmem_WVALID;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state2, icmp_ln522_reg_589, ap_CS_fsm_state12, ap_CS_fsm_state23, ap_CS_fsm_state33)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_logic_1 = ap_CS_fsm_state33) and (icmp_ln522_reg_589 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln522_reg_589 = ap_const_lv1_1)))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, icmp_ln522_reg_589, ap_CS_fsm_state71)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state71) and (icmp_ln522_reg_589 = ap_const_lv1_1))) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_start <= grp_depolarize_hls_Pipeline_computeRow_fu_293_ap_start_reg;
    grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_start <= grp_depolarize_hls_Pipeline_read_Bj_fu_284_ap_start_reg;
    grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_start <= grp_depolarize_hls_Pipeline_read_Wij_first_read_Wij_second_fu_266_ap_start_reg;
    grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_start <= grp_depolarize_hls_Pipeline_read_Xi_fu_275_ap_start_reg;
    grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_start <= grp_depolarize_hls_Pipeline_read_bwsup_fu_257_ap_start_reg;
    grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_start <= grp_depolarize_hls_Pipeline_store_bwsup_fu_303_ap_start_reg;

    grp_fu_316_ce_assign_proc : process(grp_depolarize_hls_Pipeline_computeRow_fu_293_grp_fu_316_p_ce, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_316_ce <= grp_depolarize_hls_Pipeline_computeRow_fu_293_grp_fu_316_p_ce;
        else 
            grp_fu_316_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_316_p0_assign_proc : process(bitcast_ln535_fu_495_p1, ap_CS_fsm_state45, bitcast_ln545_fu_499_p1, ap_CS_fsm_state52, grp_depolarize_hls_Pipeline_computeRow_fu_293_grp_fu_316_p_din0, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_316_p0 <= grp_depolarize_hls_Pipeline_computeRow_fu_293_grp_fu_316_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_316_p0 <= bitcast_ln545_fu_499_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_316_p0 <= bitcast_ln535_fu_495_p1;
        else 
            grp_fu_316_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_316_p1_assign_proc : process(beta, biasmul, ap_CS_fsm_state45, ap_CS_fsm_state52, grp_depolarize_hls_Pipeline_computeRow_fu_293_grp_fu_316_p_din1, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_316_p1 <= grp_depolarize_hls_Pipeline_computeRow_fu_293_grp_fu_316_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_316_p1 <= biasmul;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_316_p1 <= beta;
        else 
            grp_fu_316_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_320_p0 <= grp_fu_320_p00(31 - 1 downto 0);
    grp_fu_320_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln522_reg_638),63));
    grp_fu_320_p1 <= grp_fu_320_p10(32 - 1 downto 0);
    grp_fu_320_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln482_1_fu_409_p0),63));
    grp_fu_329_p4 <= d_bwsup_read_reg_548(63 downto 2);
    grp_fu_338_p0 <= Ni;
    grp_fu_338_p2 <= "1" when (signed(grp_fu_338_p0) > signed(ap_const_lv32_0)) else "0";
    i_2_cast_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_fu_152),32));
    icmp_ln522_fu_355_p0 <= Nj;
    icmp_ln522_fu_355_p2 <= "1" when (signed(icmp_ln522_fu_355_p0) > signed(ap_const_lv32_0)) else "0";
    icmp_ln533_fu_479_p1 <= Nj;
    icmp_ln533_fu_479_p2 <= "1" when (i_2_cast_fu_475_p1 = icmp_ln533_fu_479_p1) else "0";
    select_ln485_fu_389_p3 <= 
        mul_ln485_reg_644 when (cmp2_i3763_reg_633(0) = '1') else 
        ap_const_lv32_0;
        sext_ln485_fu_395_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_reg_627),64));

        sext_ln500_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_reg_674),64));

        sext_ln511_fu_452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln4_fu_443_p4),64));

        sext_ln522_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_329_p4),64));

        sext_ln554_fu_511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_343),64));

    trunc_ln4_fu_443_p4 <= d_Bj_read_reg_522(63 downto 2);
    trunc_ln511_fu_468_p0 <= Nj;
    trunc_ln511_fu_468_p1 <= trunc_ln511_fu_468_p0(31 - 1 downto 0);
    trunc_ln522_fu_385_p0 <= Nj;
    trunc_ln522_fu_385_p1 <= trunc_ln522_fu_385_p0(31 - 1 downto 0);
    trunc_ln561_fu_361_p0 <= Ni;
    trunc_ln561_fu_361_p1 <= trunc_ln561_fu_361_p0(31 - 1 downto 0);
    zext_ln482_1_fu_409_p0 <= Ni;
    zext_ln500_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_35_reg_680),32));
end behav;
