TimeQuest Timing Analyzer report for instr_rom_rv32i
Tue Nov 04 21:21:52 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Setup Times
 12. Hold Times
 13. Clock to Output Times
 14. Minimum Clock to Output Times
 15. Fast Model Setup Summary
 16. Fast Model Hold Summary
 17. Fast Model Recovery Summary
 18. Fast Model Removal Summary
 19. Fast Model Minimum Pulse Width Summary
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Multicorner Timing Analysis Summary
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Clock Transfers
 30. Report TCCS
 31. Report RSKM
 32. Unconstrained Paths
 33. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; instr_rom_rv32i                                                ;
; Device Family      ; Stratix II                                                     ;
; Device Name        ; EP2S15F484C3                                                   ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Unavailable                                                    ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


---------------------------
; Slow Model Fmax Summary ;
---------------------------
No paths to report.


----------------------------
; Slow Model Setup Summary ;
----------------------------
No paths to report.


---------------------------
; Slow Model Hold Summary ;
---------------------------
No paths to report.


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.000 ; -3.016                ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; clock      ; 3.760 ; 3.760 ; Rise       ; clock           ;
;  ADDR[2]  ; clock      ; 3.294 ; 3.294 ; Rise       ; clock           ;
;  ADDR[3]  ; clock      ; 3.550 ; 3.550 ; Rise       ; clock           ;
;  ADDR[4]  ; clock      ; 3.760 ; 3.760 ; Rise       ; clock           ;
;  ADDR[5]  ; clock      ; 3.306 ; 3.306 ; Rise       ; clock           ;
;  ADDR[6]  ; clock      ; 2.620 ; 2.620 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; clock      ; -2.088 ; -2.088 ; Rise       ; clock           ;
;  ADDR[2]  ; clock      ; -2.767 ; -2.767 ; Rise       ; clock           ;
;  ADDR[3]  ; clock      ; -2.858 ; -2.858 ; Rise       ; clock           ;
;  ADDR[4]  ; clock      ; -2.834 ; -2.834 ; Rise       ; clock           ;
;  ADDR[5]  ; clock      ; -2.779 ; -2.779 ; Rise       ; clock           ;
;  ADDR[6]  ; clock      ; -2.088 ; -2.088 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; INSTR[*]   ; clock      ; 6.486 ; 6.486 ; Rise       ; clock           ;
;  INSTR[4]  ; clock      ; 5.203 ; 5.203 ; Rise       ; clock           ;
;  INSTR[5]  ; clock      ; 5.205 ; 5.205 ; Rise       ; clock           ;
;  INSTR[7]  ; clock      ; 5.529 ; 5.529 ; Rise       ; clock           ;
;  INSTR[8]  ; clock      ; 6.227 ; 6.227 ; Rise       ; clock           ;
;  INSTR[13] ; clock      ; 6.446 ; 6.446 ; Rise       ; clock           ;
;  INSTR[15] ; clock      ; 6.486 ; 6.486 ; Rise       ; clock           ;
;  INSTR[20] ; clock      ; 6.172 ; 6.172 ; Rise       ; clock           ;
;  INSTR[21] ; clock      ; 5.720 ; 5.720 ; Rise       ; clock           ;
;  INSTR[22] ; clock      ; 5.408 ; 5.408 ; Rise       ; clock           ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; INSTR[*]   ; clock      ; 5.203 ; 5.203 ; Rise       ; clock           ;
;  INSTR[4]  ; clock      ; 5.203 ; 5.203 ; Rise       ; clock           ;
;  INSTR[5]  ; clock      ; 5.205 ; 5.205 ; Rise       ; clock           ;
;  INSTR[7]  ; clock      ; 5.529 ; 5.529 ; Rise       ; clock           ;
;  INSTR[8]  ; clock      ; 6.227 ; 6.227 ; Rise       ; clock           ;
;  INSTR[13] ; clock      ; 6.446 ; 6.446 ; Rise       ; clock           ;
;  INSTR[15] ; clock      ; 6.486 ; 6.486 ; Rise       ; clock           ;
;  INSTR[20] ; clock      ; 6.172 ; 6.172 ; Rise       ; clock           ;
;  INSTR[21] ; clock      ; 5.720 ; 5.720 ; Rise       ; clock           ;
;  INSTR[22] ; clock      ; 5.408 ; 5.408 ; Rise       ; clock           ;
+------------+------------+-------+-------+------------+-----------------+


----------------------------
; Fast Model Setup Summary ;
----------------------------
No paths to report.


---------------------------
; Fast Model Hold Summary ;
---------------------------
No paths to report.


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.000 ; -3.340                ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; clock      ; 2.131 ; 2.131 ; Rise       ; clock           ;
;  ADDR[2]  ; clock      ; 1.912 ; 1.912 ; Rise       ; clock           ;
;  ADDR[3]  ; clock      ; 2.026 ; 2.026 ; Rise       ; clock           ;
;  ADDR[4]  ; clock      ; 2.131 ; 2.131 ; Rise       ; clock           ;
;  ADDR[5]  ; clock      ; 1.874 ; 1.874 ; Rise       ; clock           ;
;  ADDR[6]  ; clock      ; 1.563 ; 1.563 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; clock      ; -1.281 ; -1.281 ; Rise       ; clock           ;
;  ADDR[2]  ; clock      ; -1.631 ; -1.631 ; Rise       ; clock           ;
;  ADDR[3]  ; clock      ; -1.677 ; -1.677 ; Rise       ; clock           ;
;  ADDR[4]  ; clock      ; -1.672 ; -1.672 ; Rise       ; clock           ;
;  ADDR[5]  ; clock      ; -1.598 ; -1.598 ; Rise       ; clock           ;
;  ADDR[6]  ; clock      ; -1.281 ; -1.281 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; INSTR[*]   ; clock      ; 3.745 ; 3.745 ; Rise       ; clock           ;
;  INSTR[4]  ; clock      ; 3.028 ; 3.028 ; Rise       ; clock           ;
;  INSTR[5]  ; clock      ; 3.029 ; 3.029 ; Rise       ; clock           ;
;  INSTR[7]  ; clock      ; 3.249 ; 3.249 ; Rise       ; clock           ;
;  INSTR[8]  ; clock      ; 3.557 ; 3.557 ; Rise       ; clock           ;
;  INSTR[13] ; clock      ; 3.662 ; 3.662 ; Rise       ; clock           ;
;  INSTR[15] ; clock      ; 3.745 ; 3.745 ; Rise       ; clock           ;
;  INSTR[20] ; clock      ; 3.525 ; 3.525 ; Rise       ; clock           ;
;  INSTR[21] ; clock      ; 3.293 ; 3.293 ; Rise       ; clock           ;
;  INSTR[22] ; clock      ; 3.118 ; 3.118 ; Rise       ; clock           ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; INSTR[*]   ; clock      ; 3.028 ; 3.028 ; Rise       ; clock           ;
;  INSTR[4]  ; clock      ; 3.028 ; 3.028 ; Rise       ; clock           ;
;  INSTR[5]  ; clock      ; 3.029 ; 3.029 ; Rise       ; clock           ;
;  INSTR[7]  ; clock      ; 3.249 ; 3.249 ; Rise       ; clock           ;
;  INSTR[8]  ; clock      ; 3.557 ; 3.557 ; Rise       ; clock           ;
;  INSTR[13] ; clock      ; 3.662 ; 3.662 ; Rise       ; clock           ;
;  INSTR[15] ; clock      ; 3.745 ; 3.745 ; Rise       ; clock           ;
;  INSTR[20] ; clock      ; 3.525 ; 3.525 ; Rise       ; clock           ;
;  INSTR[21] ; clock      ; 3.293 ; 3.293 ; Rise       ; clock           ;
;  INSTR[22] ; clock      ; 3.118 ; 3.118 ; Rise       ; clock           ;
+------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                        ;
+------------------+-------+------+----------+---------+---------------------+
; Clock            ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+------+----------+---------+---------------------+
; Worst-case Slack ; N/A   ; N/A  ; N/A      ; N/A     ; -1.000              ;
;  clock           ; N/A   ; N/A  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS  ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; -3.34               ;
;  clock           ; N/A   ; N/A  ; N/A      ; N/A     ; -3.340              ;
+------------------+-------+------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; clock      ; 3.760 ; 3.760 ; Rise       ; clock           ;
;  ADDR[2]  ; clock      ; 3.294 ; 3.294 ; Rise       ; clock           ;
;  ADDR[3]  ; clock      ; 3.550 ; 3.550 ; Rise       ; clock           ;
;  ADDR[4]  ; clock      ; 3.760 ; 3.760 ; Rise       ; clock           ;
;  ADDR[5]  ; clock      ; 3.306 ; 3.306 ; Rise       ; clock           ;
;  ADDR[6]  ; clock      ; 2.620 ; 2.620 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; clock      ; -1.281 ; -1.281 ; Rise       ; clock           ;
;  ADDR[2]  ; clock      ; -1.631 ; -1.631 ; Rise       ; clock           ;
;  ADDR[3]  ; clock      ; -1.677 ; -1.677 ; Rise       ; clock           ;
;  ADDR[4]  ; clock      ; -1.672 ; -1.672 ; Rise       ; clock           ;
;  ADDR[5]  ; clock      ; -1.598 ; -1.598 ; Rise       ; clock           ;
;  ADDR[6]  ; clock      ; -1.281 ; -1.281 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; INSTR[*]   ; clock      ; 6.486 ; 6.486 ; Rise       ; clock           ;
;  INSTR[4]  ; clock      ; 5.203 ; 5.203 ; Rise       ; clock           ;
;  INSTR[5]  ; clock      ; 5.205 ; 5.205 ; Rise       ; clock           ;
;  INSTR[7]  ; clock      ; 5.529 ; 5.529 ; Rise       ; clock           ;
;  INSTR[8]  ; clock      ; 6.227 ; 6.227 ; Rise       ; clock           ;
;  INSTR[13] ; clock      ; 6.446 ; 6.446 ; Rise       ; clock           ;
;  INSTR[15] ; clock      ; 6.486 ; 6.486 ; Rise       ; clock           ;
;  INSTR[20] ; clock      ; 6.172 ; 6.172 ; Rise       ; clock           ;
;  INSTR[21] ; clock      ; 5.720 ; 5.720 ; Rise       ; clock           ;
;  INSTR[22] ; clock      ; 5.408 ; 5.408 ; Rise       ; clock           ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; INSTR[*]   ; clock      ; 3.028 ; 3.028 ; Rise       ; clock           ;
;  INSTR[4]  ; clock      ; 3.028 ; 3.028 ; Rise       ; clock           ;
;  INSTR[5]  ; clock      ; 3.029 ; 3.029 ; Rise       ; clock           ;
;  INSTR[7]  ; clock      ; 3.249 ; 3.249 ; Rise       ; clock           ;
;  INSTR[8]  ; clock      ; 3.557 ; 3.557 ; Rise       ; clock           ;
;  INSTR[13] ; clock      ; 3.662 ; 3.662 ; Rise       ; clock           ;
;  INSTR[15] ; clock      ; 3.745 ; 3.745 ; Rise       ; clock           ;
;  INSTR[20] ; clock      ; 3.525 ; 3.525 ; Rise       ; clock           ;
;  INSTR[21] ; clock      ; 3.293 ; 3.293 ; Rise       ; clock           ;
;  INSTR[22] ; clock      ; 3.118 ; 3.118 ; Rise       ; clock           ;
+------------+------------+-------+-------+------------+-----------------+


-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 04 21:21:51 2025
Info: Command: quartus_sta instr_rom_rv32i -c instr_rom_rv32i
Info: qsta_default_script.tcl version: #1
Warning: Found USE_TIMEQUEST_TIMING_ANALYZER=OFF. The TimeQuest Timing Analyzer is not the default Timing Analysis Tool during full compilation.
Critical Warning: Synopsys Design Constraints File file not found: 'instr_rom_rv32i.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clock clock
Info: write_sdc -pt
Info: Analyzing Slow Model
Info: No fmax paths to report
Info: No Setup paths to report
Info: No Hold paths to report
Info: No Recovery paths to report
Info: No Removal paths to report
Critical Warning: Timing requirements not met
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000        -3.016 clock 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 32 output pins without output pin load capacitance assignment
    Info: Pin "INSTR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "INSTR[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: No Setup paths to report
Info: No Hold paths to report
Info: No Recovery paths to report
Info: No Removal paths to report
Critical Warning: Timing requirements not met
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000        -3.340 clock 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 257 megabytes
    Info: Processing ended: Tue Nov 04 21:21:52 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


