INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer1_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_layer1_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer2_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_layer2_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer3_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_layer3_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/neuron_layer4_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_layer4_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sim_1/imports/new/network_tb_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_tb_rtl
