
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.92

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.22 source latency counter_reg[0]$_DFFE_PN0P_/CLK ^
  -0.21 target latency counter_reg[1]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net8 (net)
                  0.06    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.10    0.12    0.84 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.10    0.00    0.84 ^ counter_reg[3]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     3    0.01    0.04    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.22 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.22   clock reconvergence pessimism
                          0.15    0.37   library removal time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _15_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.03    0.15    0.16    0.36 ^ _15_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _04_ (net)
                  0.15    0.00    0.36 ^ _29_/A1 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.04    0.10    0.46 v _29_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _03_ (net)
                  0.04    0.00    0.46 v counter_reg[3]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  0.46   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     3    0.01    0.04    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.22 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.22   clock reconvergence pessimism
                         -0.01    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net8 (net)
                  0.06    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.10    0.12    0.84 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.10    0.00    0.84 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s15_1)
     3    0.01    0.15    0.27    1.11 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s15_1)
                                         net1 (net)
                  0.15    0.00    1.11 ^ counter_reg[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.11   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.03    0.11    5.21 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    5.21 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.21   clock reconvergence pessimism
                          0.20    5.41   library recovery time
                                  5.41   data required time
-----------------------------------------------------------------------------
                                  5.41   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  4.30   slack (MET)


Startpoint: counter_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     3    0.01    0.04    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.22 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     4    0.02    0.15    0.57    0.79 ^ counter_reg[3]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net7 (net)
                  0.15    0.00    0.79 ^ output6/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    0.88 ^ output6/X (sky130_fd_sc_hd__clkbuf_1)
                                         count[3] (net)
                  0.03    0.00    0.88 ^ count[3] (out)
                                  0.88   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  3.92   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net8 (net)
                  0.06    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.10    0.12    0.84 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.10    0.00    0.84 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s15_1)
     3    0.01    0.15    0.27    1.11 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s15_1)
                                         net1 (net)
                  0.15    0.00    1.11 ^ counter_reg[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.11   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.03    0.11    5.21 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    5.21 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.21   clock reconvergence pessimism
                          0.20    5.41   library recovery time
                                  5.41   data required time
-----------------------------------------------------------------------------
                                  5.41   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                  4.30   slack (MET)


Startpoint: counter_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     3    0.01    0.04    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.22 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     4    0.02    0.15    0.57    0.79 ^ counter_reg[3]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net7 (net)
                  0.15    0.00    0.79 ^ output6/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    0.88 ^ output6/X (sky130_fd_sc_hd__clkbuf_1)
                                         count[3] (net)
                  0.03    0.00    0.88 ^ count[3] (out)
                                  0.88   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  3.92   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.3201507329940796

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8801

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.062102578580379486

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.06592799723148346

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9420

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.22 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.57    0.79 ^ counter_reg[3]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
   0.15    0.94 ^ _17_/X (sky130_fd_sc_hd__or2_0)
   0.09    1.03 v _19_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    1.03 v counter_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.03   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.11    5.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.22 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.22   clock reconvergence pessimism
  -0.13    5.09   library setup time
           5.09   data required time
---------------------------------------------------------
           5.09   data required time
          -1.03   data arrival time
---------------------------------------------------------
           4.06   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.22 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.39    0.61 v counter_reg[3]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
   0.11    0.72 ^ _28_/Y (sky130_fd_sc_hd__nor2_1)
   0.05    0.77 v _29_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    0.77 v counter_reg[3]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
           0.77   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.22 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.00    0.22   clock reconvergence pessimism
  -0.01    0.21   library hold time
           0.21   data required time
---------------------------------------------------------
           0.21   data required time
          -0.77   data arrival time
---------------------------------------------------------
           0.56   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2131

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2195

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.8779

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.9221

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
446.759312

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.91e-05   7.85e-06   4.22e-11   4.69e-05  34.6%
Combinational          9.43e-06   7.28e-06   5.63e-11   1.67e-05  12.3%
Clock                  5.45e-05   1.76e-05   2.28e-11   7.21e-05  53.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.03e-04   3.27e-05   1.21e-10   1.36e-04 100.0%
                          75.9%      24.1%       0.0%
