<stg><name>point_add</name>


<trans_list>

<trans id="99" from="1" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp><and_exp><literal name="or_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110" val="0"/>
<literal name="icmp_ln111" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="1" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110" val="0"/>
<literal name="icmp_ln111" val="0"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="22" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
:0 %y2_V_read11 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %y2_V_read

]]></Node>
<StgValue><ssdm name="y2_V_read11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
:1 %x2_V_read_3 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %x2_V_read

]]></Node>
<StgValue><ssdm name="x2_V_read_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
:2 %y1_V_read_2 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %y1_V_read

]]></Node>
<StgValue><ssdm name="y1_V_read_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
:3 %x1_V_read_2 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %x1_V_read

]]></Node>
<StgValue><ssdm name="x1_V_read_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="163" op_0_bw="64">
<![CDATA[
:4 %p_Val2_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_Val2_4_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="166" op_0_bw="64">
<![CDATA[
:5 %a_V_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_V_3_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="166" op_0_bw="64">
<![CDATA[
:6 %p_Val2_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_Val2_3_loc"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="166" op_0_bw="64">
<![CDATA[
:7 %p_Val2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_Val2_1_loc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="166" op_0_bw="64">
<![CDATA[
:8 %p_Val2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_Val2_loc"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="163" op_0_bw="166">
<![CDATA[
:9 %trunc_ln109 = trunc i166 %y2_V_read11

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
:10 %icmp_ln1068 = icmp_eq  i166 %x2_V_read_3, i166 0

]]></Node>
<StgValue><ssdm name="icmp_ln1068"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
:11 %icmp_ln1068_1 = icmp_eq  i166 %y2_V_read11, i166 0

]]></Node>
<StgValue><ssdm name="icmp_ln1068_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln110 = or i1 %icmp_ln1068, i1 %icmp_ln1068_1

]]></Node>
<StgValue><ssdm name="or_ln110"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln110 = br i1 %or_ln110, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
:0 %or_ln111 = or i166 %y1_V_read_2, i166 %x1_V_read_2

]]></Node>
<StgValue><ssdm name="or_ln111"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
:1 %icmp_ln111 = icmp_eq  i166 %or_ln111, i166 0

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln111 = br i1 %icmp_ln111, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110" val="0"/>
<literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
:0 %icmp_ln1064 = icmp_eq  i166 %x1_V_read_2, i166 %x2_V_read_3

]]></Node>
<StgValue><ssdm name="icmp_ln1064"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110" val="0"/>
<literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln117 = br i1 %icmp_ln1064, void %.preheader.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110" val="0"/>
<literal name="icmp_ln111" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
.preheader.preheader:0 %call_ln0 = call void @point_add_Pipeline_VITIS_LOOP_33_13, i166 %x1_V_read_2, i166 %x2_V_read_3, i166 %a_V_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110" val="0"/>
<literal name="icmp_ln111" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="163">
<![CDATA[
.preheader.preheader:2 %call_ln0 = call void @point_add_Pipeline_VITIS_LOOP_33_14, i166 %y1_V_read_2, i166 %y2_V_read11, i163 %p_Val2_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110" val="0"/>
<literal name="icmp_ln111" val="0"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="166" op_1_bw="166">
<![CDATA[
:0 %icmp_ln118 = icmp_ne  i166 %y1_V_read_2, i166 %y2_V_read11

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
.preheader.preheader:0 %call_ln0 = call void @point_add_Pipeline_VITIS_LOOP_33_13, i166 %x1_V_read_2, i166 %x2_V_read_3, i166 %a_V_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="163">
<![CDATA[
.preheader.preheader:2 %call_ln0 = call void @point_add_Pipeline_VITIS_LOOP_33_14, i166 %y1_V_read_2, i166 %y2_V_read11, i163 %p_Val2_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
.preheader.preheader:1 %a_V_3_loc_load = load i166 %a_V_3_loc

]]></Node>
<StgValue><ssdm name="a_V_3_loc_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
.preheader.preheader:4 %c_V = call i166 @bf_inv, i166 %a_V_3_loc_load

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="163" op_0_bw="163" op_1_bw="0">
<![CDATA[
.preheader.preheader:3 %p_Val2_4_loc_load = load i163 %p_Val2_4_loc

]]></Node>
<StgValue><ssdm name="p_Val2_4_loc_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
.preheader.preheader:4 %c_V = call i166 @bf_inv, i166 %a_V_3_loc_load

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
.preheader.preheader:5 %c_V_1 = call i166 @bf_mult.1, i166 %c_V, i163 %p_Val2_4_loc_load

]]></Node>
<StgValue><ssdm name="c_V_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
.preheader.preheader:5 %c_V_1 = call i166 @bf_mult.1, i166 %c_V, i163 %p_Val2_4_loc_load

]]></Node>
<StgValue><ssdm name="c_V_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="163" op_0_bw="166">
<![CDATA[
.preheader.preheader:6 %trunc_ln130 = trunc i166 %c_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
.preheader.preheader:7 %d_V = call i166 @bf_mult.2, i166 %c_V_1

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
.preheader.preheader:7 %d_V = call i166 @bf_mult.2, i166 %c_V_1

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="166">
<![CDATA[
.preheader.preheader:8 %d_V_1 = call i166 @bf_add.1, i166 %d_V, i166 %c_V_1

]]></Node>
<StgValue><ssdm name="d_V_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="166">
<![CDATA[
.preheader.preheader:8 %d_V_1 = call i166 @bf_add.1, i166 %d_V, i166 %c_V_1

]]></Node>
<StgValue><ssdm name="d_V_1"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="166">
<![CDATA[
.preheader.preheader:9 %d_V_2 = call i166 @bf_add.1, i166 %d_V_1, i166 %a_V_3_loc_load

]]></Node>
<StgValue><ssdm name="d_V_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="166">
<![CDATA[
.preheader.preheader:9 %d_V_2 = call i166 @bf_add.1, i166 %d_V_1, i166 %a_V_3_loc_load

]]></Node>
<StgValue><ssdm name="d_V_2"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
.preheader.preheader:10 %d_V_3 = xor i166 %d_V_2, i166 1

]]></Node>
<StgValue><ssdm name="d_V_3"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="166">
<![CDATA[
.preheader.preheader:11 %call_ret = call i166 @bf_add.1, i166 %x1_V_read_2, i166 %d_V_3

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="166">
<![CDATA[
.preheader.preheader:11 %call_ret = call i166 @bf_add.1, i166 %x1_V_read_2, i166 %d_V_3

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
.preheader.preheader:12 %a_V = call i166 @bf_mult, i166 %call_ret, i163 %trunc_ln130

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="64" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
.preheader.preheader:12 %a_V = call i166 @bf_mult, i166 %call_ret, i163 %trunc_ln130

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="166">
<![CDATA[
.preheader.preheader:13 %a_V_1 = call i166 @bf_add.1, i166 %a_V, i166 %d_V_3

]]></Node>
<StgValue><ssdm name="a_V_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="66" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="166">
<![CDATA[
.preheader.preheader:13 %a_V_1 = call i166 @bf_add.1, i166 %a_V, i166 %d_V_3

]]></Node>
<StgValue><ssdm name="a_V_1"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="166">
<![CDATA[
.preheader.preheader:14 %call_ret1 = call i166 @bf_add.1, i166 %y1_V_read_2, i166 %a_V_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="68" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110" val="0"/>
<literal name="icmp_ln111" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="166">
<![CDATA[
.preheader.preheader:14 %call_ret1 = call i166 @bf_add.1, i166 %y1_V_read_2, i166 %a_V_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110" val="0"/>
<literal name="icmp_ln111" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:15 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110" val="0"/>
<literal name="icmp_ln111" val="0"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl:12 %p_Val2_3_loc_load = load i166 %p_Val2_3_loc

]]></Node>
<StgValue><ssdm name="p_Val2_3_loc_load"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110" val="0"/>
<literal name="icmp_ln111" val="0"/>
<literal name="icmp_ln1064" val="1"/>
<literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:13 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="166" op_0_bw="166" op_1_bw="0" op_2_bw="166" op_3_bw="0" op_4_bw="166" op_5_bw="0" op_6_bw="166" op_7_bw="0" op_8_bw="166" op_9_bw="0">
<![CDATA[
._crit_edge:0 %x1_3 = phi i166 %d_V_3, void %.preheader.preheader, i166 %p_Val2_1_loc_load, void %codeRepl, i166 %x1_V_read_2, void, i166 %x2_V_read_3, void, i166 %select_ln118, void

]]></Node>
<StgValue><ssdm name="x1_3"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="166" op_0_bw="166" op_1_bw="0" op_2_bw="166" op_3_bw="0" op_4_bw="166" op_5_bw="0" op_6_bw="166" op_7_bw="0" op_8_bw="166" op_9_bw="0">
<![CDATA[
._crit_edge:1 %y1_2 = phi i166 %call_ret1, void %.preheader.preheader, i166 %p_Val2_3_loc_load, void %codeRepl, i166 %y1_V_read_2, void, i166 %y2_V_read11, void, i166 0, void

]]></Node>
<StgValue><ssdm name="y1_2"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="332" op_0_bw="332" op_1_bw="166">
<![CDATA[
._crit_edge:2 %mrv = insertvalue i332 <undef>, i166 %x1_3

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="332" op_0_bw="332" op_1_bw="166">
<![CDATA[
._crit_edge:3 %mrv_1 = insertvalue i332 %mrv, i166 %y1_2

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="332">
<![CDATA[
._crit_edge:4 %ret_ln145 = ret i332 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln145"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="77" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
:1 %select_ln118 = select i1 %icmp_ln118, i166 0, i166 %x2_V_read_3

]]></Node>
<StgValue><ssdm name="select_ln118"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln118 = br i1 %icmp_ln118, void %codeRepl, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:0 %lambda_V = call i166 @bf_inv, i166 %x2_V_read_3

]]></Node>
<StgValue><ssdm name="lambda_V"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:4 %call_ret3 = call i166 @bf_mult.2, i166 %x2_V_read_3

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="81" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:0 %lambda_V = call i166 @bf_inv, i166 %x2_V_read_3

]]></Node>
<StgValue><ssdm name="lambda_V"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
codeRepl:1 %lambda_V_1 = call i166 @bf_mult.1, i166 %lambda_V, i163 %trunc_ln109

]]></Node>
<StgValue><ssdm name="lambda_V_1"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:4 %call_ret3 = call i166 @bf_mult.2, i166 %x2_V_read_3

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="84" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
codeRepl:1 %lambda_V_1 = call i166 @bf_mult.1, i166 %lambda_V, i163 %trunc_ln109

]]></Node>
<StgValue><ssdm name="lambda_V_1"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl:2 %call_ln97 = call void @point_add_Pipeline_VITIS_LOOP_33_1, i166 %lambda_V_1, i166 %x2_V_read_3, i166 %p_Val2_loc

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="86" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl:2 %call_ln97 = call void @point_add_Pipeline_VITIS_LOOP_33_1, i166 %lambda_V_1, i166 %x2_V_read_3, i166 %p_Val2_loc

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="87" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl:3 %p_Val2_loc_load = load i166 %p_Val2_loc

]]></Node>
<StgValue><ssdm name="p_Val2_loc_load"/></StgValue>
</operation>

<operation id="88" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:5 %call_ret4 = call i166 @bf_mult.2, i166 %p_Val2_loc_load

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="89" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:5 %call_ret4 = call i166 @bf_mult.2, i166 %p_Val2_loc_load

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="90" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
codeRepl:6 %lambda_V_2 = xor i166 %p_Val2_loc_load, i166 1

]]></Node>
<StgValue><ssdm name="lambda_V_2"/></StgValue>
</operation>

<operation id="91" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl:7 %call_ln101 = call void @point_add_Pipeline_VITIS_LOOP_33_11, i166 %call_ret4, i166 %lambda_V_2, i166 %p_Val2_1_loc

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="92" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl:7 %call_ln101 = call void @point_add_Pipeline_VITIS_LOOP_33_11, i166 %call_ret4, i166 %lambda_V_2, i166 %p_Val2_1_loc

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="93" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
codeRepl:8 %p_Val2_1_loc_load = load i166 %p_Val2_1_loc

]]></Node>
<StgValue><ssdm name="p_Val2_1_loc_load"/></StgValue>
</operation>

<operation id="94" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="163" op_0_bw="166">
<![CDATA[
codeRepl:9 %empty = trunc i166 %p_Val2_1_loc_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="95" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
codeRepl:10 %lambda_V_3 = call i166 @bf_mult.1, i166 %lambda_V_2, i163 %empty

]]></Node>
<StgValue><ssdm name="lambda_V_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="96" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="166" op_0_bw="166" op_1_bw="166" op_2_bw="163">
<![CDATA[
codeRepl:10 %lambda_V_3 = call i166 @bf_mult.1, i166 %lambda_V_2, i163 %empty

]]></Node>
<StgValue><ssdm name="lambda_V_3"/></StgValue>
</operation>

<operation id="97" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl:11 %call_ln100 = call void @point_add_Pipeline_VITIS_LOOP_33_12, i166 %call_ret3, i166 %lambda_V_3, i166 %p_Val2_3_loc

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="98" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
codeRepl:11 %call_ln100 = call void @point_add_Pipeline_VITIS_LOOP_33_12, i166 %call_ret3, i166 %lambda_V_3, i166 %p_Val2_3_loc

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
