
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001351                       # Number of seconds simulated
sim_ticks                                  1350891108                       # Number of ticks simulated
final_tick                                 1350891108                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 104360                       # Simulator instruction rate (inst/s)
host_op_rate                                   104360                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55531707                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694976                       # Number of bytes of host memory used
host_seconds                                    24.33                       # Real time elapsed on the host
sim_insts                                     2538708                       # Number of instructions simulated
sim_ops                                       2538708                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        122816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          7552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          6272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             619136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       122816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        153664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        69504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           69504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             98                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             93                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1086                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1086                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         90914804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        280087712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          8764585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5590384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           852770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          3411082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           331633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          3411082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            94752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          3979595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           473761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4074348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           426385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4311228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          1184403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4784990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           805394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4642861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst          2463559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4121724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           615890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4121724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          1942422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4784990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           142128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          3979595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          3600586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4405981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           521137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4832366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           615890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4026972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             458316734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     90914804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      8764585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       852770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       331633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        94752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       473761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       426385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      1184403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       805394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst      2463559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       615890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      1942422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       142128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      3600586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       521137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       615890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113750101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        51450483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51450483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        51450483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        90914804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       280087712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         8764585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5590384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          852770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         3411082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          331633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         3411082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           94752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         3979595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          473761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4074348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          426385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4311228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         1184403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4784990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          805394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4642861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst         2463559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4121724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          615890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4121724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         1942422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4784990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          142128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         3979595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         3600586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4405981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          521137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4832366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          615890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4026972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            509767217                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132069                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73485                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5669                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              86939                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66277                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           76.233911                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26451                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               81                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3623                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2883                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            740                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          255                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1242                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     180037                       # DTB read hits
system.cpu00.dtb.read_misses                      621                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 180658                       # DTB read accesses
system.cpu00.dtb.write_hits                    127503                       # DTB write hits
system.cpu00.dtb.write_misses                    1131                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128634                       # DTB write accesses
system.cpu00.dtb.data_hits                     307540                       # DTB hits
system.cpu00.dtb.data_misses                     1752                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 309292                       # DTB accesses
system.cpu00.itb.fetch_hits                    148795                       # ITB hits
system.cpu00.itb.fetch_misses                     159                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                148954                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2898                       # Number of system calls
system.cpu00.numCycles                         993657                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            86613                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1186358                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132069                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95611                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      699211                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12694                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                537                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6233                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          521                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  148795                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2651                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           799462                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.483945                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.741679                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 582393     72.85%     72.85% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16376      2.05%     74.90% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17266      2.16%     77.06% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16893      2.11%     79.17% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37925      4.74%     83.91% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15709      1.96%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18696      2.34%     88.22% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11282      1.41%     89.63% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  82922     10.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             799462                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.132912                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.193931                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  92916                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              539088                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129846                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               32987                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4625                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26434                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1751                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1123500                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7272                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4625                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 108691                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 86027                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       214655                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147203                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              238261                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1104317                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2640                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                21907                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2052                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               203649                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            756976                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1367033                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1208913                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155833                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668866                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  88110                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4018                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1655                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  146865                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179316                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135007                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           31920                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12005                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   967282                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2735                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  950478                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1647                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        100077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        50218                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          360                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       799462                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.188897                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.948860                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            502514     62.86%     62.86% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             73296      9.17%     72.02% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60556      7.57%     79.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             44960      5.62%     85.22% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43317      5.42%     90.64% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28409      3.55%     94.19% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26883      3.36%     97.56% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11637      1.46%     99.01% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7890      0.99%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        799462                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4911     16.17%     16.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.49%     29.66% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.66% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  62      0.20%     29.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5902     19.44%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     49.30% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9480     31.22%     80.52% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                5915     19.48%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              550830     57.95%     57.95% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12785      1.35%     59.30% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.30% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35721      3.76%     63.06% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.06% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.06% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37106      3.90%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.96% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             183887     19.35%     86.31% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130125     13.69%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               950478                       # Type of FU issued
system.cpu00.iq.rate                         0.956545                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30367                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.031949                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2488949                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          947174                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813161                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243483                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123338                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116954                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               855778                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125067                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21101                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18330                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15482                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          220                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         8939                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4625                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 21789                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               56731                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1077549                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1454                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179316                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135007                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1570                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  111                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               56524                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1591                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3116                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4707                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              943003                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              180677                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7475                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107532                       # number of nop insts executed
system.cpu00.iew.exec_refs                     309319                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110361                       # Number of branches executed
system.cpu00.iew.exec_stores                   128642                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.949023                       # Inst execution rate
system.cpu00.iew.wb_sent                       933818                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930115                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545180                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  776429                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.936052                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.702163                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        104257                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3947                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       783076                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.236895                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.324087                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       534750     68.29%     68.29% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51347      6.56%     74.85% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51331      6.56%     81.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30071      3.84%     85.24% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35663      4.55%     89.79% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8926      1.14%     90.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12898      1.65%     92.58% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5029      0.64%     93.22% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53061      6.78%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       783076                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968583                       # Number of instructions committed
system.cpu00.commit.committedOps               968583                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280511                       # Number of memory references committed
system.cpu00.commit.loads                      160986                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100129                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792067                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22221                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98644     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503263     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162024     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119526     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968583                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53061                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1798877                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2162183                       # The number of ROB writes
system.cpu00.timesIdled                          1451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        194195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      94018                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869939                       # Number of Instructions Simulated
system.cpu00.committedOps                      869939                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.142215                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.142215                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.875492                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.875492                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1138945                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612509                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151788                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102907                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  5094                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2252                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           11262                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         124.585509                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            229889                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           11390                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           20.183406                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        87205788                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   124.585509                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.973324                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.973324                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1096597                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1096597                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       142254                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        142254                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        85416                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        85416                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          955                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          955                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1101                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1101                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       227670                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         227670                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       227670                       # number of overall hits
system.cpu00.dcache.overall_hits::total        227670                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8258                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8258                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        32986                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        32986                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          237                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          237                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           22                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        41244                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        41244                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        41244                       # number of overall misses
system.cpu00.dcache.overall_misses::total        41244                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    423473562                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    423473562                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5495217421                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5495217421                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2882682                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2882682                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       488106                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       488106                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5918690983                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5918690983                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5918690983                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5918690983                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150512                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150512                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118402                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118402                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268914                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268914                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268914                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268914                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.054866                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.054866                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.278593                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.278593                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.198826                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.198826                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.153372                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.153372                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.153372                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.153372                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 51280.402277                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 51280.402277                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 166592.415601                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 166592.415601                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 12163.215190                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 12163.215190                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 22186.636364                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 22186.636364                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 143504.291121                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 143504.291121                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 143504.291121                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 143504.291121                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       150911                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2651                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    56.926066                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8382                       # number of writebacks
system.cpu00.dcache.writebacks::total            8382                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         2875                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         2875                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        26702                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        26702                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          129                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        29577                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        29577                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        29577                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        29577                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5383                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5383                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6284                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6284                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          108                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        11667                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        11667                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        11667                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        11667                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    245001888                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    245001888                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1163674372                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1163674372                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1193562                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1193562                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       460782                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       460782                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1408676260                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1408676260                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1408676260                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1408676260                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.035765                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.035765                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.053073                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.053073                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.090604                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.090604                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.043386                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.043386                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.043386                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.043386                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 45514.004830                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 45514.004830                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 185180.517505                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 185180.517505                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 11051.500000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11051.500000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 20944.636364                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 20944.636364                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 120740.229708                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 120740.229708                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 120740.229708                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 120740.229708                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7298                       # number of replacements
system.cpu00.icache.tags.tagsinuse         473.174889                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            139930                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7810                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.916773                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       809801388                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   473.174889                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.924170                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.924170                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305382                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305382                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       139930                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        139930                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       139930                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         139930                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       139930                       # number of overall hits
system.cpu00.icache.overall_hits::total        139930                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8856                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8856                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8856                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8856                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8856                       # number of overall misses
system.cpu00.icache.overall_misses::total         8856                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    686927833                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    686927833                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    686927833                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    686927833                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    686927833                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    686927833                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148786                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148786                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148786                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148786                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148786                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148786                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059522                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059522                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059522                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059522                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059522                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059522                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 77566.376807                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 77566.376807                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 77566.376807                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 77566.376807                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 77566.376807                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 77566.376807                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          927                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              23                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    40.304348                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7298                       # number of writebacks
system.cpu00.icache.writebacks::total            7298                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1046                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1046                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1046                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1046                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1046                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1046                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7810                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7810                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7810                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7810                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7810                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7810                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    500969383                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    500969383                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    500969383                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    500969383                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    500969383                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    500969383                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052491                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052491                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052491                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052491                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052491                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052491                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 64144.607298                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 64144.607298                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 64144.607298                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 64144.607298                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 64144.607298                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 64144.607298                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 52400                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           38371                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1764                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              33395                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 27420                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           82.108100                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  6369                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           156                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits               21                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            135                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      46123                       # DTB read hits
system.cpu01.dtb.read_misses                      471                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  46594                       # DTB read accesses
system.cpu01.dtb.write_hits                     16109                       # DTB write hits
system.cpu01.dtb.write_misses                      29                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                 16138                       # DTB write accesses
system.cpu01.dtb.data_hits                      62232                       # DTB hits
system.cpu01.dtb.data_misses                      500                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  62732                       # DTB accesses
system.cpu01.itb.fetch_hits                     47526                       # ITB hits
system.cpu01.itb.fetch_misses                      63                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 47589                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         138261                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            14299                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       302299                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     52400                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            33810                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       95480                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3907                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1856                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   47526                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 631                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           113710                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.658508                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.958832                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  52697     46.34%     46.34% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   3082      2.71%     49.05% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   5367      4.72%     53.77% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   8744      7.69%     61.46% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  15506     13.64%     75.10% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   2259      1.99%     77.09% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   8217      7.23%     84.31% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   3074      2.70%     87.02% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  14764     12.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             113710                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.378993                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      2.186437                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  16633                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               44479                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   47531                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                3701                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1356                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               6768                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 610                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               280650                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2582                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1356                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  19040                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                 10067                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        30114                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   48698                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                4425                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               273913                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 307                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  589                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1025                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  947                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            180354                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              325026                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         312189                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12831                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps              148438                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  31916                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              923                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          905                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   12181                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              47893                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             18531                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            5705                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           4206                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   233544                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1755                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  226028                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             569                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         35648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        18135                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          268                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       113710                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.987758                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.319211                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             52151     45.86%     45.86% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              9250      8.13%     54.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             11517     10.13%     64.13% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3             10995      9.67%     73.80% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              8475      7.45%     81.25% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              6948      6.11%     87.36% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             10243      9.01%     96.37% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              2387      2.10%     98.47% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              1744      1.53%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        113710                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1436     21.44%     21.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     21.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     21.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  58      0.87%     22.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     22.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     22.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                355      5.30%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     27.60% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 2958     44.16%     71.76% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                1892     28.24%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              156278     69.14%     69.14% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                223      0.10%     69.24% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     69.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2949      1.30%     70.55% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     70.55% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     70.55% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1926      0.85%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.40% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              47888     21.19%     92.58% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             16760      7.42%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               226028                       # Type of FU issued
system.cpu01.iq.rate                         1.634792                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      6699                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.029638                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           549370                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          257601                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       210655                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23664                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13424                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10402                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               220545                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12178                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           2401                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         6368                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         4556                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          829                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1356                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  4863                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1193                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            264923                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             325                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               47893                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              18531                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              881                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   34                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1146                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          447                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          924                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1371                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              223429                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               46594                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2599                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       29624                       # number of nop insts executed
system.cpu01.iew.exec_refs                      62732                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  44678                       # Number of branches executed
system.cpu01.iew.exec_stores                    16138                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.615994                       # Inst execution rate
system.cpu01.iew.wb_sent                       222194                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      221057                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  122874                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  152832                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.598838                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.803981                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         37808                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          1487                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            1167                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples       108155                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.087486                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.882169                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        55895     51.68%     51.68% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        13317     12.31%     63.99% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         6332      5.85%     69.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         3462      3.20%     73.05% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         4386      4.06%     77.10% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         6032      5.58%     82.68% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         1181      1.09%     83.77% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         5785      5.35%     89.12% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        11765     10.88%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total       108155                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             225772                       # Number of instructions committed
system.cpu01.commit.committedOps               225772                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        55500                       # Number of memory references committed
system.cpu01.commit.loads                       41525                       # Number of loads committed
system.cpu01.commit.membars                       723                       # Number of memory barriers committed
system.cpu01.commit.branches                    40637                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  193754                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               4756                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        26125     11.57%     11.57% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         138454     61.32%     72.90% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           153      0.07%     72.96% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     72.96% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      1.27%     74.24% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     74.24% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     74.24% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      0.85%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.09% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         42248     18.71%     93.80% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite        13994      6.20%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          225772                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               11765                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     358410                       # The number of ROB reads
system.cpu01.rob.rob_writes                    532707                       # The number of ROB writes
system.cpu01.timesIdled                           236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         24551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     901917                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    199651                       # Number of Instructions Simulated
system.cpu01.committedOps                      199651                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.692513                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.692513                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.444015                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.444015                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 286533                       # number of integer regfile reads
system.cpu01.int_regfile_writes                158193                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11143                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8176                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  1591                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  669                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             975                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          38.505971                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             53257                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1097                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           48.547858                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1260356760                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    38.505971                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.300828                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.300828                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          229638                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         229638                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        39764                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         39764                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data        12242                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        12242                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          269                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          269                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          223                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          223                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        52006                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          52006                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        52006                       # number of overall hits
system.cpu01.dcache.overall_hits::total         52006                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2878                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2878                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1420                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1420                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           83                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           83                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           86                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           86                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         4298                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         4298                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         4298                       # number of overall misses
system.cpu01.dcache.overall_misses::total         4298                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    115253874                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    115253874                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data    111429677                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total    111429677                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       840834                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       840834                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       837108                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       837108                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        45954                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        45954                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    226683551                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    226683551                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    226683551                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    226683551                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        42642                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        42642                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data        13662                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        13662                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          309                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          309                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        56304                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        56304                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        56304                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        56304                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.067492                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.067492                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.103938                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.103938                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.235795                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.235795                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.278317                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.278317                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.076336                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.076336                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.076336                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.076336                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 40046.516331                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 40046.516331                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 78471.603521                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 78471.603521                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 10130.530120                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 10130.530120                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  9733.813953                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  9733.813953                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 52741.635877                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 52741.635877                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 52741.635877                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 52741.635877                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2663                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             115                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    23.156522                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          282                       # number of writebacks
system.cpu01.dcache.writebacks::total             282                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1383                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1383                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          819                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          819                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           11                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         2202                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         2202                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         2202                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         2202                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1495                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1495                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          601                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          601                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           72                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           83                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           83                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         2096                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         2096                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         2096                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         2096                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     39014946                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     39014946                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     32421153                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     32421153                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       519156                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       519156                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       736506                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       736506                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        43470                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        43470                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     71436099                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     71436099                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     71436099                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     71436099                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.035059                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.035059                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.043991                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.043991                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.204545                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.204545                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.268608                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.268608                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.037226                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.037226                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.037226                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.037226                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 26096.953846                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 26096.953846                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 53945.346090                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 53945.346090                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  7210.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7210.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  8873.566265                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  8873.566265                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 34082.108302                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 34082.108302                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 34082.108302                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 34082.108302                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             745                       # number of replacements
system.cpu01.icache.tags.tagsinuse         126.071723                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             46051                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1215                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           37.902058                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   126.071723                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.246234                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.246234                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           96263                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          96263                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        46051                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         46051                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        46051                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          46051                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        46051                       # number of overall hits
system.cpu01.icache.overall_hits::total         46051                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1473                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1473                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1473                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1473                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1473                       # number of overall misses
system.cpu01.icache.overall_misses::total         1473                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     92125349                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     92125349                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     92125349                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     92125349                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     92125349                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     92125349                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        47524                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        47524                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        47524                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        47524                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        47524                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        47524                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.030995                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.030995                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.030995                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.030995                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.030995                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.030995                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 62542.667346                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 62542.667346                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 62542.667346                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 62542.667346                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 62542.667346                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 62542.667346                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs    13.500000                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          745                       # number of writebacks
system.cpu01.icache.writebacks::total             745                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          258                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          258                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          258                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          258                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          258                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          258                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1215                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1215                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1215                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1215                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1215                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1215                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     67686515                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     67686515                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     67686515                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     67686515                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     67686515                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     67686515                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.025566                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.025566                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.025566                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.025566                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.025566                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.025566                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 55709.065844                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 55709.065844                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 55709.065844                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 55709.065844                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 55709.065844                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 55709.065844                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  7111                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            5677                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             658                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               5819                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  1932                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           33.201581                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   521                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            65                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             65                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                       6050                       # DTB read hits
system.cpu02.dtb.read_misses                      305                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                   6355                       # DTB read accesses
system.cpu02.dtb.write_hits                      3190                       # DTB write hits
system.cpu02.dtb.write_misses                      16                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  3206                       # DTB write accesses
system.cpu02.dtb.data_hits                       9240                       # DTB hits
system.cpu02.dtb.data_misses                      321                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                   9561                       # DTB accesses
system.cpu02.itb.fetch_hits                      5889                       # ITB hits
system.cpu02.itb.fetch_misses                      63                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                  5952                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          81978                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             4914                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        55427                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      7111                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             2453                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       18314                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  1475                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                318                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        48636                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1950                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    5889                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 297                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            74925                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.739766                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.159816                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  65757     87.76%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    518      0.69%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    657      0.88%     89.33% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    720      0.96%     90.29% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   1175      1.57%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    288      0.38%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    409      0.55%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    367      0.49%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   5034      6.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              74925                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.086743                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.676120                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   6963                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               11621                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    6093                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1107                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  505                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                587                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 239                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                47577                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 933                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  505                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   7622                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  6369                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         3846                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    6485                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                1462                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                45480                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 249                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  419                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  488                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  125                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             33522                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups               64968                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          52194                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12770                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               22264                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  11258                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              103                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    3758                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               6179                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              3996                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             254                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            107                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    40830                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                99                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   38565                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             231                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         11993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         6026                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        74925                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.514715                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.569332                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             65485     87.40%     87.40% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              1673      2.23%     89.63% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              1323      1.77%     91.40% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3               991      1.32%     92.72% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              1301      1.74%     94.46% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5               916      1.22%     95.68% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              1827      2.44%     98.12% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7               745      0.99%     99.11% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               664      0.89%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         74925                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                   985     50.38%     50.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     50.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     50.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  78      3.99%     54.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     54.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     54.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                356     18.21%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     72.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  428     21.89%     94.48% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 108      5.52%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               23628     61.27%     61.28% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                172      0.45%     61.72% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     61.72% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2926      7.59%     69.31% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     69.31% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     69.31% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1928      5.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.31% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               6582     17.07%     91.38% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              3325      8.62%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                38565                       # Type of FU issued
system.cpu02.iq.rate                         0.470431                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      1955                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.050694                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           130458                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           39456                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        25893                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23783                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13484                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10381                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                28264                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12252                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            206                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         1710                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1181                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          757                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  505                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  1605                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1717                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             42415                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             186                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                6179                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               3996                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1699                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          118                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          392                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                510                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               37670                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                6355                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             895                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                        1486                       # number of nop insts executed
system.cpu02.iew.exec_refs                       9561                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   4889                       # Number of branches executed
system.cpu02.iew.exec_stores                     3206                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.459514                       # Inst execution rate
system.cpu02.iew.wb_sent                        36789                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       36274                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   21607                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   30602                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.442485                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.706065                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         11958                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             426                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        24472                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.219966                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.523357                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        18243     74.55%     74.55% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1          893      3.65%     78.20% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1135      4.64%     82.83% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          622      2.54%     85.38% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          614      2.51%     87.88% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5          244      1.00%     88.88% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          204      0.83%     89.71% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          210      0.86%     90.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         2307      9.43%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        24472                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              29855                       # Number of instructions committed
system.cpu02.commit.committedOps                29855                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         7284                       # Number of memory references committed
system.cpu02.commit.loads                        4469                       # Number of loads committed
system.cpu02.commit.membars                        16                       # Number of memory barriers committed
system.cpu02.commit.branches                     3548                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   24288                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                219                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          923      3.09%      3.09% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          16720     56.00%     59.10% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           113      0.38%     59.47% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     59.47% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      9.64%     69.11% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     69.11% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     69.11% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      6.43%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          4485     15.02%     90.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         2816      9.43%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           29855                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                2307                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      63146                       # The number of ROB reads
system.cpu02.rob.rob_writes                     85430                       # The number of ROB writes
system.cpu02.timesIdled                           117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          7053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                    1005696                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     28936                       # Number of Instructions Simulated
system.cpu02.committedOps                       28936                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.833080                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.833080                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.352973                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.352973                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  44168                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 20187                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11121                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8140                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   111                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             300                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          36.066825                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              6159                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             408                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           15.095588                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    36.066825                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.281772                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.281772                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           32368                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          32368                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         3871                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          3871                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         2305                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2305                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           23                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           12                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data         6176                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           6176                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         6176                       # number of overall hits
system.cpu02.dcache.overall_hits::total          6176                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1266                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1266                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          488                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          488                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           10                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         1754                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         1754                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         1754                       # number of overall misses
system.cpu02.dcache.overall_misses::total         1754                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     90043758                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     90043758                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     66886611                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     66886611                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       165186                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       165186                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       119232                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       119232                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    156930369                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    156930369                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    156930369                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    156930369                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         5137                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         5137                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         2793                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2793                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         7930                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         7930                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         7930                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         7930                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.246447                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.246447                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.174723                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.174723                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.221185                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.221185                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.221185                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.221185                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 71124.611374                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 71124.611374                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 137062.727459                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 137062.727459                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 41296.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 41296.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 11923.200000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 11923.200000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 89469.993729                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 89469.993729                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 89469.993729                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 89469.993729                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         1875                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs              87                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    21.551724                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          191                       # number of writebacks
system.cpu02.dcache.writebacks::total             191                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          909                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          909                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          372                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          372                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1281                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1281                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1281                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1281                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          357                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          357                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          116                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           10                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          473                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          473                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     24538194                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     24538194                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     16134812                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     16134812                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       106812                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       106812                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     40673006                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     40673006                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     40673006                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     40673006                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.069496                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.069496                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.041532                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.041532                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.059647                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.059647                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.059647                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.059647                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 68734.436975                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 68734.436975                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 139093.206897                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 139093.206897                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 10681.200000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 10681.200000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 85989.441860                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 85989.441860                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 85989.441860                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 85989.441860                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              85                       # number of replacements
system.cpu02.icache.tags.tagsinuse         113.555639                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              5318                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             478                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           11.125523                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   113.555639                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.221788                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.221788                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           12248                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          12248                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         5318                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          5318                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         5318                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           5318                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         5318                       # number of overall hits
system.cpu02.icache.overall_hits::total          5318                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          567                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          567                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          567                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          567                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          567                       # number of overall misses
system.cpu02.icache.overall_misses::total          567                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     32175252                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     32175252                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     32175252                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     32175252                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     32175252                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     32175252                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         5885                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         5885                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         5885                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         5885                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         5885                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         5885                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.096347                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.096347                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.096347                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.096347                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.096347                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.096347                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 56746.476190                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 56746.476190                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 56746.476190                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 56746.476190                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 56746.476190                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 56746.476190                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu02.icache.writebacks::total              85                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           89                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           89                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           89                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          478                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          478                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          478                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          478                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          478                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          478                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     24189192                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     24189192                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     24189192                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     24189192                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     24189192                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     24189192                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.081223                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.081223                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.081223                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.081223                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.081223                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.081223                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 50605.004184                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 50605.004184                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 50605.004184                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 50605.004184                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 50605.004184                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 50605.004184                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  9147                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            7235                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             722                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               7329                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  2820                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           38.477282                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   723                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            98                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             97                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                       6659                       # DTB read hits
system.cpu03.dtb.read_misses                      347                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                   7006                       # DTB read accesses
system.cpu03.dtb.write_hits                      3459                       # DTB write hits
system.cpu03.dtb.write_misses                      31                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  3490                       # DTB write accesses
system.cpu03.dtb.data_hits                      10118                       # DTB hits
system.cpu03.dtb.data_misses                      378                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  10496                       # DTB accesses
system.cpu03.itb.fetch_hits                      6873                       # ITB hits
system.cpu03.itb.fetch_misses                      68                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                  6941                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          83705                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             5416                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        64456                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      9147                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             3544                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       20698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1619                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        48134                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2013                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    6873                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 309                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            77262                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.834252                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.264129                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  66386     85.92%     85.92% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    710      0.92%     86.84% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    843      1.09%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    822      1.06%     89.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   1464      1.89%     90.89% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    341      0.44%     91.33% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    443      0.57%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    649      0.84%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   5604      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              77262                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.109277                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.770038                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   7621                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               12306                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    7470                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1173                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  558                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                818                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 258                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                55886                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1047                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  558                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   8322                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  6420                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         3927                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    7885                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                2016                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                53696                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 275                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  355                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  926                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  216                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             39057                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups               75218                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          62343                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12870                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               26442                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  12615                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              121                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          102                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    3997                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               6954                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              4327                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             308                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            141                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    48144                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               127                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   45310                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             256                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         13697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         6882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        77262                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.586446                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.654821                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             66169     85.64%     85.64% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1878      2.43%     88.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              1605      2.08%     90.15% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              1113      1.44%     91.59% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              1509      1.95%     93.54% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              1390      1.80%     95.34% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              1985      2.57%     97.91% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               917      1.19%     99.10% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               696      0.90%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         77262                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                   962     49.54%     49.54% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     49.54% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     49.54% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  67      3.45%     52.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     52.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     52.99% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                343     17.66%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     70.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  420     21.63%     92.28% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 150      7.72%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               29381     64.84%     64.85% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                182      0.40%     65.25% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     65.25% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2950      6.51%     71.77% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     71.77% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     71.77% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1929      4.26%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.02% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               7252     16.01%     92.03% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              3612      7.97%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                45310                       # Type of FU issued
system.cpu03.iq.rate                         0.541306                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      1942                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.042860                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           146323                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           48323                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        32498                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23757                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13668                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10422                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                35038                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12210                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            212                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1982                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1382                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          728                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  558                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  1915                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1126                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             50535                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             149                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                6954                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               4327                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               96                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1112                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          125                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          441                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                566                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               44349                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                7006                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             961                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        2264                       # number of nop insts executed
system.cpu03.iew.exec_refs                      10496                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   6555                       # Number of branches executed
system.cpu03.iew.exec_stores                     3490                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.529825                       # Inst execution rate
system.cpu03.iew.wb_sent                        43510                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       42920                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   25431                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   35662                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.512753                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.713112                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         13826                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            87                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             471                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        27025                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.338797                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.595183                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        19468     72.04%     72.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1          977      3.62%     75.65% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1469      5.44%     81.09% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          631      2.33%     83.42% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          919      3.40%     86.82% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5          249      0.92%     87.74% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          338      1.25%     89.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          368      1.36%     90.36% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         2606      9.64%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        27025                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              36181                       # Number of instructions committed
system.cpu03.commit.committedOps                36181                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         7917                       # Number of memory references committed
system.cpu03.commit.loads                        4972                       # Number of loads committed
system.cpu03.commit.membars                        21                       # Number of memory barriers committed
system.cpu03.commit.branches                     5025                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   29904                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                367                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass         1611      4.45%      4.45% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          21720     60.03%     64.48% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           113      0.31%     64.80% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     64.80% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      7.95%     72.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     72.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     72.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      5.31%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.06% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          4993     13.80%     91.86% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2946      8.14%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           36181                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                2606                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      73529                       # The number of ROB reads
system.cpu03.rob.rob_writes                    102105                       # The number of ROB writes
system.cpu03.timesIdled                           133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          6443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    1003969                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     34574                       # Number of Instructions Simulated
system.cpu03.committedOps                       34574                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.421039                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.421039                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.413046                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.413046                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  53440                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 25061                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11150                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8185                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   140                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   60                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             286                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          34.651295                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              6836                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             396                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           17.262626                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    34.651295                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.270713                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.270713                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           35461                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          35461                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         4615                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4615                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         2391                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2391                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           33                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           13                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data         7006                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7006                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         7006                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7006                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1153                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1153                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          527                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          527                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            6                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           14                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         1680                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         1680                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         1680                       # number of overall misses
system.cpu03.dcache.overall_misses::total         1680                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     86492880                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     86492880                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     70862245                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     70862245                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       177606                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       177606                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       229770                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       229770                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        29808                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        29808                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    157355125                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    157355125                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    157355125                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    157355125                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         5768                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5768                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         2918                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2918                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         8686                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         8686                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         8686                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         8686                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.199896                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.199896                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.180603                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.180603                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.518519                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.518519                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.193415                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.193415                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.193415                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.193415                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 75015.507372                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 75015.507372                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 134463.462998                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 134463.462998                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data        29601                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total        29601                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 16412.142857                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 16412.142857                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 93663.764881                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 93663.764881                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 93663.764881                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 93663.764881                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         1989                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs              83                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    23.963855                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          138                       # number of writebacks
system.cpu03.dcache.writebacks::total             138                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          804                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          804                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          393                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          393                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            3                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1197                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1197                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1197                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1197                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          349                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          134                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           14                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          483                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          483                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          483                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          483                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     24454980                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     24454980                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     17224039                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     17224039                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       213624                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       213624                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        28566                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        28566                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     41679019                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     41679019                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     41679019                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     41679019                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.060506                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.060506                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.045922                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.045922                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.518519                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.518519                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.055607                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.055607                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.055607                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.055607                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 70071.575931                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 70071.575931                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 128537.604478                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 128537.604478                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 15258.857143                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 15258.857143                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 86291.964803                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 86291.964803                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 86291.964803                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 86291.964803                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             120                       # number of replacements
system.cpu03.icache.tags.tagsinuse         113.165365                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              6254                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             531                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           11.777778                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   113.165365                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.221026                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.221026                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           14269                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          14269                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         6254                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          6254                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         6254                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           6254                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         6254                       # number of overall hits
system.cpu03.icache.overall_hits::total          6254                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          615                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          615                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          615                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          615                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          615                       # number of overall misses
system.cpu03.icache.overall_misses::total          615                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     27224640                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     27224640                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     27224640                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     27224640                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     27224640                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     27224640                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         6869                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         6869                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         6869                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         6869                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         6869                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         6869                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.089533                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.089533                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.089533                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.089533                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.089533                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.089533                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 44267.707317                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 44267.707317                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 44267.707317                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 44267.707317                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 44267.707317                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 44267.707317                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          120                       # number of writebacks
system.cpu03.icache.writebacks::total             120                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           84                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           84                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           84                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          531                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          531                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          531                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          531                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          531                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          531                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     21820698                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     21820698                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     21820698                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     21820698                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     21820698                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     21820698                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.077304                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.077304                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.077304                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.077304                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.077304                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.077304                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 41093.593220                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 41093.593220                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 41093.593220                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 41093.593220                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 41093.593220                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 41093.593220                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  7080                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            5643                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             620                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               5735                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  1913                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           33.356582                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   550                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            70                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             70                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                       6075                       # DTB read hits
system.cpu04.dtb.read_misses                      304                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                   6379                       # DTB read accesses
system.cpu04.dtb.write_hits                      3163                       # DTB write hits
system.cpu04.dtb.write_misses                      25                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3188                       # DTB write accesses
system.cpu04.dtb.data_hits                       9238                       # DTB hits
system.cpu04.dtb.data_misses                      329                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                   9567                       # DTB accesses
system.cpu04.itb.fetch_hits                      5856                       # ITB hits
system.cpu04.itb.fetch_misses                      68                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                  5924                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          79973                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             4386                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        54700                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      7080                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             2463                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       20196                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1397                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        46697                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2027                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                    5856                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 255                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            74036                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.738830                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.152848                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  64920     87.69%     87.69% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    538      0.73%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    637      0.86%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    749      1.01%     90.29% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   1171      1.58%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    321      0.43%     92.30% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    440      0.59%     92.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    368      0.50%     93.39% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   4892      6.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              74036                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.088530                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.683981                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   6522                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               13319                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    5825                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1189                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  484                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                582                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 220                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                46894                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 919                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  484                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   7202                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  6907                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         4328                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    6263                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2155                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                44968                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 335                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  756                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1087                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                   81                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             33295                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups               64278                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          51634                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12640                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  11209                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               97                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4484                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6088                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              3903                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             262                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            127                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    40525                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   38359                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             252                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         11935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         5948                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        74036                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.518113                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.561442                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             64440     87.04%     87.04% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1792      2.42%     89.46% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1334      1.80%     91.26% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              1098      1.48%     92.74% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1349      1.82%     94.57% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5               885      1.20%     95.76% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              1814      2.45%     98.21% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               692      0.93%     99.15% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               632      0.85%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         74036                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                   955     49.51%     49.51% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     49.51% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     49.51% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  81      4.20%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                356     18.46%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     72.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  428     22.19%     94.35% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 109      5.65%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               23424     61.07%     61.08% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                193      0.50%     61.58% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     61.58% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2907      7.58%     69.16% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     69.16% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     69.16% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1928      5.03%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               6614     17.24%     91.43% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              3289      8.57%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                38359                       # Type of FU issued
system.cpu04.iq.rate                         0.479649                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      1929                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.050288                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           129055                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           39285                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        25672                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23880                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13292                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10366                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                27988                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12296                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            202                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1675                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1113                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  484                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1749                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1386                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             42087                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             157                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6088                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               3903                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1366                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          120                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          365                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                485                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               37531                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6379                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             828                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        1465                       # number of nop insts executed
system.cpu04.iew.exec_refs                       9567                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   4844                       # Number of branches executed
system.cpu04.iew.exec_stores                     3188                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.469296                       # Inst execution rate
system.cpu04.iew.wb_sent                        36547                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       36038                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   21369                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   30342                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.450627                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.704271                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         12094                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             406                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        25502                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.159282                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.465725                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        19298     75.67%     75.67% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1          875      3.43%     79.10% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1153      4.52%     83.62% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          628      2.46%     86.09% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          621      2.44%     88.52% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5          251      0.98%     89.51% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          210      0.82%     90.33% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          228      0.89%     91.22% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2238      8.78%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        25502                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              29564                       # Number of instructions committed
system.cpu04.commit.committedOps                29564                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         7203                       # Number of memory references committed
system.cpu04.commit.loads                        4413                       # Number of loads committed
system.cpu04.commit.membars                        17                       # Number of memory barriers committed
system.cpu04.commit.branches                     3498                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                216                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          881      2.98%      2.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          16552     55.99%     58.97% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.38%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      9.73%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      6.49%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4430     14.98%     90.56% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2790      9.44%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           29564                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2238                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      64116                       # The number of ROB reads
system.cpu04.rob.rob_writes                     85138                       # The number of ROB writes
system.cpu04.timesIdled                           110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          5937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    1007701                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu04.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.787778                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.787778                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.358709                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.358709                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  44052                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 20034                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11104                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8125                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   109                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             298                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          31.558513                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6120                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             404                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           15.148515                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    31.558513                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.246551                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.246551                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           31802                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          31802                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3859                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3859                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2264                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2264                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           23                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           12                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6123                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6123                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6123                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6123                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1164                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1164                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          504                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          504                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            4                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           10                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1668                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1668                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1668                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1668                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    122899626                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    122899626                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     72116656                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     72116656                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       275724                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       275724                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       344034                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       344034                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    195016282                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    195016282                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    195016282                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    195016282                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         5023                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5023                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         7791                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7791                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         7791                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7791                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.231734                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.231734                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.182081                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.182081                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.214093                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.214093                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.214093                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.214093                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 105583.871134                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 105583.871134                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 143088.603175                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 143088.603175                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data        68931                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total        68931                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 34403.400000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 34403.400000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 116916.236211                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 116916.236211                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 116916.236211                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 116916.236211                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2536                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             106                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    23.924528                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          155                       # number of writebacks
system.cpu04.dcache.writebacks::total             155                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          817                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          817                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          390                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          390                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            2                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1207                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1207                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1207                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1207                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          347                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          347                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          114                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          114                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           10                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          461                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          461                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     30422790                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     30422790                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     17934466                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     17934466                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       331614                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       331614                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     48357256                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     48357256                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     48357256                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     48357256                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.069082                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.069082                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.041185                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.041185                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.059171                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.059171                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.059171                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.059171                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 87673.746398                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 87673.746398                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 157319.877193                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 157319.877193                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 33161.400000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 33161.400000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 104896.433839                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 104896.433839                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 104896.433839                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 104896.433839                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              54                       # number of replacements
system.cpu04.icache.tags.tagsinuse         100.968400                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              5351                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             435                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           12.301149                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   100.968400                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.197204                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.197204                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           12147                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          12147                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         5351                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          5351                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         5351                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           5351                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         5351                       # number of overall hits
system.cpu04.icache.overall_hits::total          5351                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          505                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          505                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          505                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          505                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          505                       # number of overall misses
system.cpu04.icache.overall_misses::total          505                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     21661722                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     21661722                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     21661722                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     21661722                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     21661722                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     21661722                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         5856                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         5856                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         5856                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         5856                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         5856                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         5856                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.086236                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.086236                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.086236                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.086236                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.086236                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.086236                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 42894.499010                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 42894.499010                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 42894.499010                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 42894.499010                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 42894.499010                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 42894.499010                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu04.icache.writebacks::total              54                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           70                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           70                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           70                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          435                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          435                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          435                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     17279946                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     17279946                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     17279946                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     17279946                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     17279946                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     17279946                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.074283                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.074283                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.074283                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.074283                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.074283                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.074283                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 39724.013793                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 39724.013793                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 39724.013793                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 39724.013793                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 39724.013793                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 39724.013793                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 42825                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           31991                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1664                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              29670                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 21961                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           74.017526                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  4827                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect               22                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           149                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits               18                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            131                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      36041                       # DTB read hits
system.cpu05.dtb.read_misses                      448                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  36489                       # DTB read accesses
system.cpu05.dtb.write_hits                     12121                       # DTB write hits
system.cpu05.dtb.write_misses                      37                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                 12158                       # DTB write accesses
system.cpu05.dtb.data_hits                      48162                       # DTB hits
system.cpu05.dtb.data_misses                      485                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  48647                       # DTB accesses
system.cpu05.itb.fetch_hits                     38421                       # ITB hits
system.cpu05.itb.fetch_misses                      82                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 38503                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                         146141                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            11164                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       246318                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     42825                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            26806                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       76944                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  3661                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 98                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        46847                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2234                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   38421                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 598                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples           139133                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.770378                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.737663                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  89857     64.58%     64.58% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   2440      1.75%     66.34% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   4380      3.15%     69.49% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   7070      5.08%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                  12073      8.68%     83.24% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   1698      1.22%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   6592      4.74%     89.20% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   2610      1.88%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  12413      8.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total             139133                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.293039                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.685482                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  14240                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               35663                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   38038                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                3077                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 1268                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               5133                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 581                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               226546                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                2452                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 1268                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  16258                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  9887                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        22712                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   38976                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                3185                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               220635                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 304                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  498                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  909                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  252                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands            145761                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              263559                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         250687                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12863                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps              116391                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  29370                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              785                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          756                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   10707                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              37726                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             14403                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            4499                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           3648                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   188375                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded              1441                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  180829                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             464                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         33260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        17160                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          318                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples       139133                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.299684                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.098782                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             89973     64.67%     64.67% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              7233      5.20%     69.87% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              9295      6.68%     76.55% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              8719      6.27%     82.81% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              6782      4.87%     87.69% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              5503      3.96%     91.64% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              8494      6.10%     97.75% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              1830      1.32%     99.06% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              1304      0.94%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total        139133                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1302     24.21%     24.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     24.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     24.21% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  76      1.41%     25.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     25.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     25.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                315      5.86%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     31.47% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 2317     43.07%     74.55% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                1369     25.45%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              125669     69.50%     69.50% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                188      0.10%     69.60% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     69.60% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2933      1.62%     71.22% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 2      0.00%     71.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     71.23% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1932      1.07%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.29% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              37518     20.75%     93.04% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite             12583      6.96%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               180829                       # Type of FU issued
system.cpu05.iq.rate                         1.237360                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      5379                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.029746                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           482752                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          209488                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       165984                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23882                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13645                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10410                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               173928                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12276                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           1402                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         5999                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         3968                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          850                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 1268                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  4301                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1862                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            213310                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             392                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               37726                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts              14403                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              728                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1819                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          421                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          883                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1304                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              178708                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               36489                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            2121                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       23494                       # number of nop insts executed
system.cpu05.iew.exec_refs                      48647                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  35645                       # Number of branches executed
system.cpu05.iew.exec_stores                    12158                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.222846                       # Inst execution rate
system.cpu05.iew.wb_sent                       177427                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      176394                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   98437                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  121949                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     1.207012                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.807198                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         34764                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls          1123                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts            1102                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        87188                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     2.026345                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.850833                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        46215     53.01%     53.01% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        10447     11.98%     64.99% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         4824      5.53%     70.52% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         2730      3.13%     73.65% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         3425      3.93%     77.58% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         4974      5.70%     83.29% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          973      1.12%     84.40% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         4820      5.53%     89.93% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         8780     10.07%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        87188                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             176673                       # Number of instructions committed
system.cpu05.commit.committedOps               176673                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        42162                       # Number of memory references committed
system.cpu05.commit.loads                       31727                       # Number of loads committed
system.cpu05.commit.membars                       549                       # Number of memory barriers committed
system.cpu05.commit.branches                    31856                       # Number of branches committed
system.cpu05.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  150943                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               3311                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        20121     11.39%     11.39% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         108898     61.64%     73.03% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           116      0.07%     73.09% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     73.09% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2887      1.63%     74.73% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            2      0.00%     74.73% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     74.73% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1921      1.09%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.82% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         32276     18.27%     94.08% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite        10452      5.92%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          176673                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                8780                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     288337                       # The number of ROB reads
system.cpu05.rob.rob_writes                    427971                       # The number of ROB writes
system.cpu05.timesIdled                           139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          7008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     941533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    156556                       # Number of Instructions Simulated
system.cpu05.committedOps                      156556                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.933474                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.933474                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.071267                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.071267                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 227977                       # number of integer regfile reads
system.cpu05.int_regfile_writes                124890                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11145                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8167                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                  1322                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  474                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             762                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          30.567685                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             40149                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             873                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           45.989691                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    30.567685                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.238810                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.238810                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          178738                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         178738                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        31047                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         31047                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         9030                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         9030                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data          187                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          187                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data          140                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          140                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        40077                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          40077                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        40077                       # number of overall hits
system.cpu05.dcache.overall_hits::total         40077                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2576                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2576                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         1188                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         1188                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           65                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           65                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           74                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         3764                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         3764                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         3764                       # number of overall misses
system.cpu05.dcache.overall_misses::total         3764                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    112081806                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    112081806                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     92602211                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     92602211                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       679374                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       679374                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       777492                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       777492                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        70794                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        70794                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    204684017                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    204684017                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    204684017                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    204684017                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        33623                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        33623                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data        10218                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        10218                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data          214                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          214                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        43841                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        43841                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        43841                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        43841                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.076614                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.076614                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.116265                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.116265                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.257937                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.257937                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.345794                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.345794                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.085856                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.085856                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.085856                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.085856                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 43510.017857                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 43510.017857                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 77947.989057                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 77947.989057                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 10451.907692                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 10451.907692                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 10506.648649                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 10506.648649                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 54379.388151                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 54379.388151                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 54379.388151                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 54379.388151                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2287                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    19.218487                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          255                       # number of writebacks
system.cpu05.dcache.writebacks::total             255                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1300                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1300                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          666                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          666                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            9                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1966                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1966                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1966                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1966                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data         1276                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total         1276                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          522                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          522                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           56                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           73                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           73                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1798                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1798                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1798                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1798                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     36061470                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     36061470                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     26931519                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     26931519                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       426006                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       426006                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       689310                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       689310                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        68310                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        68310                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     62992989                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     62992989                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     62992989                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     62992989                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.037950                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.037950                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.051086                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.051086                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.341121                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.341121                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.041012                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.041012                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.041012                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.041012                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 28261.340125                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 28261.340125                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 51592.948276                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 51592.948276                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  7607.250000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7607.250000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  9442.602740                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  9442.602740                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 35035.032814                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 35035.032814                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 35035.032814                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 35035.032814                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             670                       # number of replacements
system.cpu05.icache.tags.tagsinuse         111.061593                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             37088                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1167                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           31.780634                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   111.061593                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.216917                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.216917                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           78005                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          78005                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        37088                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         37088                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        37088                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          37088                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        37088                       # number of overall hits
system.cpu05.icache.overall_hits::total         37088                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         1331                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1331                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         1331                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1331                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         1331                       # number of overall misses
system.cpu05.icache.overall_misses::total         1331                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     37579194                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     37579194                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     37579194                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     37579194                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     37579194                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     37579194                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        38419                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        38419                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        38419                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        38419                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        38419                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        38419                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.034644                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.034644                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.034644                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.034644                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.034644                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.034644                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 28233.804658                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 28233.804658                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 28233.804658                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 28233.804658                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 28233.804658                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 28233.804658                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs    13.500000                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          670                       # number of writebacks
system.cpu05.icache.writebacks::total             670                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          164                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          164                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          164                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          164                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         1167                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         1167                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         1167                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         1167                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         1167                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         1167                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     30024108                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     30024108                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     30024108                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     30024108                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     30024108                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     30024108                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.030376                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.030376                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.030376                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.030376                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.030376                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.030376                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 25727.598972                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 25727.598972                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 25727.598972                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 25727.598972                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 25727.598972                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 25727.598972                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  9708                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            7562                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             683                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               7995                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  3183                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           39.812383                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   882                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            82                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             81                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                       6624                       # DTB read hits
system.cpu06.dtb.read_misses                      326                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                   6950                       # DTB read accesses
system.cpu06.dtb.write_hits                      3383                       # DTB write hits
system.cpu06.dtb.write_misses                      27                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  3410                       # DTB write accesses
system.cpu06.dtb.data_hits                      10007                       # DTB hits
system.cpu06.dtb.data_misses                      353                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  10360                       # DTB accesses
system.cpu06.itb.fetch_hits                      7336                       # ITB hits
system.cpu06.itb.fetch_misses                      65                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                  7401                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          85353                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             5218                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        66201                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      9708                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             4066                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       22112                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  1535                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        47985                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2036                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                    7336                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 294                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            78258                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.845933                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.256163                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  66770     85.32%     85.32% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    853      1.09%     86.41% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    931      1.19%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    839      1.07%     88.67% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   1759      2.25%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    334      0.43%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    508      0.65%     92.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    897      1.15%     93.14% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   5367      6.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              78258                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.113739                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.775614                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   7398                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               13093                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    8068                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1193                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  521                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                915                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 250                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                57776                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1023                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  521                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   8105                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  6136                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         4546                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    8499                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2466                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                55720                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 338                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  739                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1392                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                   93                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             40440                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups               78067                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          65252                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12810                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               28469                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  11971                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              128                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          109                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    4265                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               6737                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              4135                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             309                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            171                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    49975                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               143                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   47553                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             283                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         12943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         6360                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           44                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        78258                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.607644                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.659695                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             66431     84.89%     84.89% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              1872      2.39%     87.28% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              1944      2.48%     89.76% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              1104      1.41%     91.17% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              1664      2.13%     93.30% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              1703      2.18%     95.48% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              2134      2.73%     98.20% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7               742      0.95%     99.15% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               664      0.85%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         78258                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1037     50.19%     50.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     50.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     50.19% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  84      4.07%     54.26% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     54.26% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     54.26% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                353     17.09%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     71.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  459     22.22%     93.56% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 133      6.44%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               31766     66.80%     66.81% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                184      0.39%     67.20% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     67.20% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2940      6.18%     73.38% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     73.38% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     73.38% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1929      4.06%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.44% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               7204     15.15%     92.59% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              3526      7.41%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                47553                       # Type of FU issued
system.cpu06.iq.rate                         0.557133                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      2066                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.043446                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           151744                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           49567                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        34753                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23969                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13516                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10412                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                37271                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12344                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            214                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         1849                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         1171                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          861                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  521                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  1841                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 790                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             52762                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             164                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                6737                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               4135                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              106                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 770                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          124                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          402                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                526                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               46663                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                6950                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             890                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        2644                       # number of nop insts executed
system.cpu06.iew.exec_refs                      10360                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   7212                       # Number of branches executed
system.cpu06.iew.exec_stores                     3410                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.546706                       # Inst execution rate
system.cpu06.iew.wb_sent                        45703                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       45165                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   26893                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   37485                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.529155                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.717434                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         13080                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            99                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             437                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        28300                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.383640                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.590091                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        19968     70.56%     70.56% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1          996      3.52%     74.08% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1731      6.12%     80.19% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          647      2.29%     82.48% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         1164      4.11%     86.59% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5          275      0.97%     87.57% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          471      1.66%     89.23% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          483      1.71%     90.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         2565      9.06%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        28300                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              39157                       # Number of instructions committed
system.cpu06.commit.committedOps                39157                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         7852                       # Number of memory references committed
system.cpu06.commit.loads                        4888                       # Number of loads committed
system.cpu06.commit.membars                        25                       # Number of memory barriers committed
system.cpu06.commit.branches                     5725                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   32512                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                506                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         1986      5.07%      5.07% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          24383     62.27%     67.34% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           113      0.29%     67.63% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     67.63% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      7.35%     74.98% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     74.98% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      4.90%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          4913     12.55%     92.43% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         2964      7.57%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           39157                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                2565                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      77114                       # The number of ROB reads
system.cpu06.rob.rob_writes                    106433                       # The number of ROB writes
system.cpu06.timesIdled                           132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          7095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                    1002321                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     37175                       # Number of Instructions Simulated
system.cpu06.committedOps                       37175                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.295978                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.295978                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.435544                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.435544                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  57268                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 26839                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11146                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8166                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   136                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   82                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             329                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          29.656057                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              6706                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             439                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           15.275626                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    29.656057                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.231688                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.231688                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           34892                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          34892                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         4281                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          4281                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         2399                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2399                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           42                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           22                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data         6680                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6680                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         6680                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6680                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1310                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1310                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          529                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          529                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            7                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           12                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         1839                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         1839                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         1839                       # number of overall misses
system.cpu06.dcache.overall_misses::total         1839                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    104970114                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    104970114                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     75479996                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     75479996                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       194994                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       194994                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       106812                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       106812                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        77004                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        77004                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    180450110                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    180450110                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    180450110                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    180450110                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         5591                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         5591                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         2928                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2928                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         8519                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         8519                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         8519                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         8519                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.234305                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.234305                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.180669                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.180669                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.352941                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.352941                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.215870                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.215870                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.215870                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.215870                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 80129.858015                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 80129.858015                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 142684.302457                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 142684.302457                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 27856.285714                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 27856.285714                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         8901                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         8901                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 98124.040239                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 98124.040239                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 98124.040239                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 98124.040239                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         2963                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             100                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    29.630000                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          172                       # number of writebacks
system.cpu06.dcache.writebacks::total             172                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          935                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          935                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          405                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          405                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            4                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1340                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1340                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1340                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1340                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          375                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          375                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          124                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            3                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           12                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          499                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          499                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          499                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          499                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     29061558                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     29061558                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     18793930                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     18793930                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        44712                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        44712                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        95634                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        95634                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        73278                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        73278                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     47855488                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     47855488                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     47855488                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     47855488                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.067072                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.067072                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.042350                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.042350                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.061224                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.061224                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.352941                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.352941                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.058575                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.058575                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.058575                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.058575                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 77497.488000                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 77497.488000                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 151563.951613                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 151563.951613                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data        14904                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total        14904                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  7969.500000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  7969.500000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 95902.781563                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 95902.781563                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 95902.781563                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 95902.781563                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             103                       # number of replacements
system.cpu06.icache.tags.tagsinuse          96.311257                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              6748                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             504                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           13.388889                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    96.311257                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.188108                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.188108                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           15172                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          15172                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         6748                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          6748                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         6748                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           6748                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         6748                       # number of overall hits
system.cpu06.icache.overall_hits::total          6748                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          586                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          586                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          586                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          586                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          586                       # number of overall misses
system.cpu06.icache.overall_misses::total          586                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     26638415                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     26638415                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     26638415                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     26638415                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     26638415                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     26638415                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         7334                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         7334                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         7334                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         7334                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         7334                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         7334                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.079902                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.079902                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.079902                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.079902                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.079902                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.079902                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 45458.046075                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 45458.046075                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 45458.046075                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 45458.046075                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 45458.046075                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 45458.046075                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          103                       # number of writebacks
system.cpu06.icache.writebacks::total             103                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           82                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           82                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           82                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          504                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          504                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          504                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          504                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          504                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          504                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     21240683                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     21240683                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     21240683                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     21240683                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     21240683                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     21240683                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.068721                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.068721                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.068721                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.068721                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.068721                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.068721                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 42144.212302                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 42144.212302                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 42144.212302                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 42144.212302                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 42144.212302                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 42144.212302                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 32570                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           25411                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1357                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              22494                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 16645                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           73.997510                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  3097                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           130                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits               10                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            120                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      26817                       # DTB read hits
system.cpu07.dtb.read_misses                      397                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  27214                       # DTB read accesses
system.cpu07.dtb.write_hits                      8442                       # DTB write hits
system.cpu07.dtb.write_misses                      38                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  8480                       # DTB write accesses
system.cpu07.dtb.data_hits                      35259                       # DTB hits
system.cpu07.dtb.data_misses                      435                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  35694                       # DTB accesses
system.cpu07.itb.fetch_hits                     30084                       # ITB hits
system.cpu07.itb.fetch_misses                      78                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 30162                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         124017                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             9795                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       186744                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     32570                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            19752                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       54872                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  2991                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        47356                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2003                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   30084                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 540                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           115713                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.613855                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.656034                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  78413     67.77%     67.77% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   1758      1.52%     69.28% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   2769      2.39%     71.68% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   6087      5.26%     76.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   9030      7.80%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1143      0.99%     85.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   5723      4.95%     90.68% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1306      1.13%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   9484      8.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             115713                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.262625                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.505794                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  12373                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               23252                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   29496                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2220                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1016                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               3370                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 492                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               171350                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2073                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1016                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  13831                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  7987                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        12414                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   30151                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2958                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               166866                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 300                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  738                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1166                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  355                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            110609                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              199730                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         187011                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12712                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               87285                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  23324                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              464                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          439                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    7607                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              28024                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             10223                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            2494                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2008                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   143059                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               803                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  137101                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             362                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         26513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        13380                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          202                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       115713                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.184837                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.055311                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             78841     68.13%     68.13% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              4819      4.16%     72.30% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              7686      6.64%     78.94% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              7105      6.14%     85.08% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              4176      3.61%     88.69% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              3380      2.92%     91.61% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              7046      6.09%     97.70% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1565      1.35%     99.05% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1095      0.95%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        115713                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1206     32.28%     32.28% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     32.28% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     32.28% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  76      2.03%     34.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     34.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     34.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                319      8.54%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     42.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1346     36.03%     78.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 789     21.12%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               95325     69.53%     69.53% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                188      0.14%     69.67% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     69.67% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2921      2.13%     71.80% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     71.80% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     71.80% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1933      1.41%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.21% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              27896     20.35%     93.56% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              8834      6.44%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               137101                       # Type of FU issued
system.cpu07.iq.rate                         1.105502                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3736                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.027250                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           370392                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          157070                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       123054                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23621                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13346                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10400                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               128693                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12140                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            991                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         4800                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         3076                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          751                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1016                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  3622                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1333                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            161276                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             272                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               28024                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              10223                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              411                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1295                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          310                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          724                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1034                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              135386                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               27214                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1715                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       17414                       # number of nop insts executed
system.cpu07.iew.exec_refs                      35694                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  27223                       # Number of branches executed
system.cpu07.iew.exec_stores                     8480                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.091673                       # Inst execution rate
system.cpu07.iew.wb_sent                       134284                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      133454                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   76526                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   93775                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.076094                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.816060                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         27541                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           601                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             878                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        64296                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.055680                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.877580                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        34194     53.18%     53.18% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         7697     11.97%     65.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         3254      5.06%     70.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1756      2.73%     72.95% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         1928      3.00%     75.94% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         4494      6.99%     82.93% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          557      0.87%     83.80% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         4153      6.46%     90.26% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         6263      9.74%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        64296                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             132172                       # Number of instructions committed
system.cpu07.commit.committedOps               132172                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        30371                       # Number of memory references committed
system.cpu07.commit.loads                       23224                       # Number of loads committed
system.cpu07.commit.membars                       285                       # Number of memory barriers committed
system.cpu07.commit.branches                    24143                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  112230                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               2035                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        14827     11.22%     11.22% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          81762     61.86%     73.08% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.09%     73.17% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     73.17% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      2.18%     75.34% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.34% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.34% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.45%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.80% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         23509     17.79%     94.58% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         7161      5.42%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          132172                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                6263                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     216433                       # The number of ROB reads
system.cpu07.rob.rob_writes                    323481                       # The number of ROB writes
system.cpu07.timesIdled                           143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          8304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     963657                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    117349                       # Number of Instructions Simulated
system.cpu07.committedOps                      117349                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.056822                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.056822                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.946233                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.946233                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 169279                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 92348                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11136                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8155                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   785                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  312                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             641                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          28.105442                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             29564                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             753                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           39.261620                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    28.105442                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.219574                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.219574                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          130338                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         130338                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        22997                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         22997                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         6190                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         6190                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          124                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          124                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           91                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        29187                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          29187                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        29187                       # number of overall hits
system.cpu07.dcache.overall_hits::total         29187                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2005                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2005                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          813                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          813                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           39                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           52                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2818                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2818                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2818                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2818                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    123148026                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    123148026                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     85856912                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     85856912                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       435942                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       435942                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       657018                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       657018                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    209004938                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    209004938                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    209004938                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    209004938                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        25002                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        25002                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         7003                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         7003                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          143                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          143                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        32005                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        32005                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        32005                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        32005                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.080194                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.080194                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.116093                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.116093                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.239264                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.239264                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.363636                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.363636                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.088049                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.088049                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.088049                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.088049                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 61420.461845                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 61420.461845                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 105605.057811                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 105605.057811                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data        11178                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total        11178                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 12634.961538                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 12634.961538                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 74167.827537                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 74167.827537                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 74167.827537                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 74167.827537                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2892                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             114                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    25.368421                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          208                       # number of writebacks
system.cpu07.dcache.writebacks::total             208                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1106                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1106                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          536                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          536                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            4                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1642                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1642                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1642                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1642                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          899                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          899                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          277                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          277                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           35                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           52                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           52                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1176                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1176                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1176                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1176                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     34944912                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     34944912                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     21415793                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     21415793                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       267030                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       267030                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       592434                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       592434                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     56360705                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     56360705                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     56360705                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     56360705                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.035957                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.035957                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.039554                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.039554                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.214724                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.214724                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.036744                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.036744                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.036744                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.036744                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 38870.869855                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 38870.869855                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 77313.332130                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 77313.332130                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  7629.428571                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7629.428571                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data 11392.961538                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total 11392.961538                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 47925.769558                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 47925.769558                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 47925.769558                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 47925.769558                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             547                       # number of replacements
system.cpu07.icache.tags.tagsinuse         102.172838                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             28902                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1024                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           28.224609                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   102.172838                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.199556                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.199556                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           61188                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          61188                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        28902                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         28902                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        28902                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          28902                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        28902                       # number of overall hits
system.cpu07.icache.overall_hits::total         28902                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1180                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1180                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1180                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1180                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1180                       # number of overall misses
system.cpu07.icache.overall_misses::total         1180                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     39756419                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     39756419                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     39756419                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     39756419                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     39756419                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     39756419                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        30082                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        30082                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        30082                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        30082                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        30082                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        30082                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.039226                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.039226                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.039226                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.039226                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.039226                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.039226                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 33691.880508                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 33691.880508                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 33691.880508                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 33691.880508                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 33691.880508                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 33691.880508                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          547                       # number of writebacks
system.cpu07.icache.writebacks::total             547                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          156                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          156                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          156                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1024                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1024                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1024                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1024                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1024                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1024                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     30943187                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     30943187                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     30943187                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     30943187                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     30943187                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     30943187                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.034040                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.034040                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.034040                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.034040                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.034040                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.034040                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 30217.956055                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 30217.956055                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 30217.956055                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 30217.956055                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 30217.956055                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 30217.956055                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 40544                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           30189                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1581                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              27557                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 20816                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           75.537976                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  4604                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           139                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            122                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      34143                       # DTB read hits
system.cpu08.dtb.read_misses                      450                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  34593                       # DTB read accesses
system.cpu08.dtb.write_hits                     11522                       # DTB write hits
system.cpu08.dtb.write_misses                      38                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                 11560                       # DTB write accesses
system.cpu08.dtb.data_hits                      45665                       # DTB hits
system.cpu08.dtb.data_misses                      488                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  46153                       # DTB accesses
system.cpu08.itb.fetch_hits                     36905                       # ITB hits
system.cpu08.itb.fetch_misses                      74                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 36979                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          93015                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            10826                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       233382                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     40544                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            25437                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       70794                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  3469                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1939                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   36905                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 593                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            85503                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.729518                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.979297                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  38681     45.24%     45.24% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   2314      2.71%     47.95% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   3951      4.62%     52.57% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   6988      8.17%     60.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  11554     13.51%     74.25% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   1685      1.97%     76.22% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   6510      7.61%     83.84% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   2059      2.41%     86.24% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  11761     13.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              85503                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.435887                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.509079                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  13443                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               31465                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   36617                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2785                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1183                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               4969                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 563                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               215034                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2413                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1183                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  15292                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  8903                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        18964                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   37439                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                3712                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               209554                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 297                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  466                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1388                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  544                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            138422                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              249425                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         236612                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12806                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps              110561                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  27861                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              657                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          633                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    9625                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              35683                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             13668                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            3928                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           2981                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   179025                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              1210                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  172070                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             427                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         31620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        15863                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          269                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        85503                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       2.012444                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.335853                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             39050     45.67%     45.67% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              6379      7.46%     53.13% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              9214     10.78%     63.91% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              8620     10.08%     73.99% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              5871      6.87%     80.86% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              4930      5.77%     86.62% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              8173      9.56%     96.18% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1897      2.22%     98.40% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              1369      1.60%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         85503                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1267     26.29%     26.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     26.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     26.29% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  79      1.64%     27.93% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     27.93% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     27.93% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                318      6.60%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     34.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1942     40.30%     74.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1213     25.17%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              119498     69.45%     69.45% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                188      0.11%     69.56% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     69.56% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2936      1.71%     71.27% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     71.27% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     71.27% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1936      1.13%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.39% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              35528     20.65%     93.04% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             11980      6.96%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               172070                       # Type of FU issued
system.cpu08.iq.rate                         1.849917                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      4819                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.028006                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           411065                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          198367                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       157475                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23824                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13542                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10420                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               164639                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12246                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           1523                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         5668                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         3811                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          796                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1183                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  4148                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1314                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            202717                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             324                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               35683                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              13668                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              603                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   34                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1267                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          369                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          816                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1185                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              170044                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               34593                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            2026                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       22482                       # number of nop insts executed
system.cpu08.iew.exec_refs                      46153                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  34094                       # Number of branches executed
system.cpu08.iew.exec_stores                    11560                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.828135                       # Inst execution rate
system.cpu08.iew.wb_sent                       168874                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      167895                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   94602                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  117108                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.805031                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.807818                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         33046                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           941                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            1030                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        80642                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.081918                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.891530                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        42416     52.60%     52.60% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         9458     11.73%     64.33% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         4478      5.55%     69.88% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         2364      2.93%     72.81% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         3019      3.74%     76.55% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         4865      6.03%     82.59% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          900      1.12%     83.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         4553      5.65%     89.35% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         8589     10.65%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        80642                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             167890                       # Number of instructions committed
system.cpu08.commit.committedOps               167890                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        39872                       # Number of memory references committed
system.cpu08.commit.loads                       30015                       # Number of loads committed
system.cpu08.commit.membars                       463                       # Number of memory barriers committed
system.cpu08.commit.branches                    30456                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  143208                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               3252                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        19279     11.48%     11.48% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         103346     61.56%     73.04% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.07%     73.11% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     73.11% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      1.71%     74.82% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     74.82% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     74.82% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.14%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.97% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         30478     18.15%     94.12% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         9874      5.88%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          167890                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                8589                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     271637                       # The number of ROB reads
system.cpu08.rob.rob_writes                    406718                       # The number of ROB writes
system.cpu08.timesIdled                           144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          7512                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     947467                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    148615                       # Number of Instructions Simulated
system.cpu08.committedOps                      148615                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.625879                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.625879                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.597753                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.597753                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 215292                       # number of integer regfile reads
system.cpu08.int_regfile_writes                118350                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11145                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8181                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  1137                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  477                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             780                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          27.302940                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             38011                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           42.328508                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    27.302940                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.213304                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.213304                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          168479                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         168479                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        29291                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         29291                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         8615                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         8615                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          186                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          186                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          145                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          145                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        37906                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          37906                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        37906                       # number of overall hits
system.cpu08.dcache.overall_hits::total         37906                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2383                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2383                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         1020                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1020                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           56                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           77                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           77                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         3403                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3403                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         3403                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3403                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    110936682                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    110936682                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     87374636                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     87374636                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       658260                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       658260                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       993600                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       993600                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        31050                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        31050                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    198311318                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    198311318                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    198311318                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    198311318                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        31674                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        31674                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         9635                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         9635                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          222                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          222                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        41309                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        41309                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        41309                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        41309                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.075235                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.075235                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.105864                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.105864                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.231405                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.231405                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.346847                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.346847                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.082379                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.082379                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.082379                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.082379                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 46553.370541                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 46553.370541                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 85661.407843                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 85661.407843                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 11754.642857                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 11754.642857                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 12903.896104                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 12903.896104                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 58275.438731                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 58275.438731                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 58275.438731                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 58275.438731                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2608                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    24.148148                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          229                       # number of writebacks
system.cpu08.dcache.writebacks::total             229                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1223                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1223                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          587                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          587                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            5                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1810                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1810                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1810                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1810                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1160                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1160                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          433                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          433                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           51                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           77                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           77                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1593                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1593                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1593                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1593                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     34990866                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     34990866                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     25539233                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     25539233                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       450846                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       450846                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       899208                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       899208                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        29808                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        29808                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     60530099                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     60530099                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     60530099                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     60530099                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.036623                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.036623                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.044940                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.044940                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.210744                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.210744                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.346847                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.346847                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.038563                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.038563                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.038563                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.038563                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 30164.539655                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 30164.539655                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 58982.062356                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 58982.062356                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  8840.117647                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8840.117647                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data 11678.025974                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total 11678.025974                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 37997.551161                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 37997.551161                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 37997.551161                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 37997.551161                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             646                       # number of replacements
system.cpu08.icache.tags.tagsinuse          97.446008                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             35591                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1126                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           31.608348                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    97.446008                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.190324                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.190324                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           74932                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          74932                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        35591                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         35591                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        35591                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          35591                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        35591                       # number of overall hits
system.cpu08.icache.overall_hits::total         35591                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1312                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1312                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1312                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1312                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1312                       # number of overall misses
system.cpu08.icache.overall_misses::total         1312                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     39787469                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     39787469                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     39787469                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     39787469                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     39787469                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     39787469                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        36903                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        36903                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        36903                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        36903                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        36903                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        36903                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.035553                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.035553                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.035553                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.035553                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.035553                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.035553                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 30325.814787                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 30325.814787                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 30325.814787                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 30325.814787                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 30325.814787                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 30325.814787                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          646                       # number of writebacks
system.cpu08.icache.writebacks::total             646                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          186                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          186                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          186                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         1126                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         1126                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         1126                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         1126                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         1126                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         1126                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     31348079                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     31348079                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     31348079                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     31348079                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     31348079                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     31348079                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.030512                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.030512                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.030512                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.030512                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.030512                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.030512                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 27840.212256                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 27840.212256                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 27840.212256                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 27840.212256                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 27840.212256                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 27840.212256                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 22653                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           18831                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             878                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              17547                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 11278                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           64.273095                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  1665                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            94                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             93                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      19515                       # DTB read hits
system.cpu09.dtb.read_misses                      365                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  19880                       # DTB read accesses
system.cpu09.dtb.write_hits                      6762                       # DTB write hits
system.cpu09.dtb.write_misses                      39                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  6801                       # DTB write accesses
system.cpu09.dtb.data_hits                      26277                       # DTB hits
system.cpu09.dtb.data_misses                      404                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  26681                       # DTB accesses
system.cpu09.itb.fetch_hits                     19425                       # ITB hits
system.cpu09.itb.fetch_misses                      71                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 19496                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          70634                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             7447                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       137055                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     22653                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            12944                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       48984                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1949                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                178                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2164                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   19425                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 405                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            59861                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.289554                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.986746                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  33436     55.86%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   1083      1.81%     57.67% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   1981      3.31%     60.97% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   4324      7.22%     68.20% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   5921      9.89%     78.09% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    556      0.93%     79.02% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   2988      4.99%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   1930      3.22%     87.23% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   7642     12.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              59861                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.320710                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.940355                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  10074                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               27341                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   19861                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1922                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  653                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               1727                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 327                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               127078                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1276                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  653                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  11211                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  6616                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        18038                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   20591                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2742                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               124454                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 303                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  375                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  923                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  220                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             84261                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              157277                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         144487                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12784                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               70499                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  13762                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              492                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          463                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    7330                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              19819                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              7683                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            2433                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           2640                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   108813                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               852                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  106498                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             314                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         15069                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         7330                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           70                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        59861                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.779088                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.318560                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             32140     53.69%     53.69% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              3643      6.09%     59.78% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              4469      7.47%     67.24% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              5249      8.77%     76.01% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              3639      6.08%     82.09% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              3065      5.12%     87.21% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              6026     10.07%     97.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               907      1.52%     98.79% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               723      1.21%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         59861                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1041     25.39%     25.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     25.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     25.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  70      1.71%     27.10% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     27.10% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     27.10% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                338      8.24%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     35.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 1812     44.20%     79.54% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 839     20.46%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               73995     69.48%     69.48% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                193      0.18%     69.67% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     69.67% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2940      2.76%     72.43% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     72.43% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     72.43% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1928      1.81%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.24% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              20501     19.25%     93.49% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              6937      6.51%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               106498                       # Type of FU issued
system.cpu09.iq.rate                         1.507744                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      4100                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.038498                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           253493                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          111212                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        93506                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23778                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13544                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10411                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                98369                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12225                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            264                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2291                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1467                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          799                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  653                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2131                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1196                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            121089                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             170                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               19819                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               7683                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              458                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1172                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          150                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          517                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                667                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              105487                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               19880                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1011                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       11424                       # number of nop insts executed
system.cpu09.iew.exec_refs                      26681                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  19612                       # Number of branches executed
system.cpu09.iew.exec_stores                     6801                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.493431                       # Inst execution rate
system.cpu09.iew.wb_sent                       104531                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      103917                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   58154                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   72438                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.471204                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.802811                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         15567                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           782                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             557                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        57472                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.829865                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.710025                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        32605     56.73%     56.73% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         6208     10.80%     67.53% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         2740      4.77%     72.30% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1524      2.65%     74.95% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         3002      5.22%     80.18% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         3147      5.48%     85.65% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          630      1.10%     86.75% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         3545      6.17%     92.92% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         4071      7.08%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        57472                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             105166                       # Number of instructions committed
system.cpu09.commit.committedOps               105166                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        23744                       # Number of memory references committed
system.cpu09.commit.loads                       17528                       # Number of loads committed
system.cpu09.commit.membars                       369                       # Number of memory barriers committed
system.cpu09.commit.branches                    17884                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   89234                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               1203                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        10574     10.05%     10.05% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          65564     62.34%     72.40% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           115      0.11%     72.51% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     72.51% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      2.74%     75.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     75.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     75.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      1.83%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.07% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         17897     17.02%     94.09% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         6218      5.91%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          105166                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                4071                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     173120                       # The number of ROB reads
system.cpu09.rob.rob_writes                    243832                       # The number of ROB writes
system.cpu09.timesIdled                           179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                         10773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     970503                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     94596                       # Number of Instructions Simulated
system.cpu09.committedOps                       94596                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.746691                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.746691                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.339242                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.339242                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 136636                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 70583                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11140                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8169                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   275                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   92                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             350                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          25.586475                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             22771                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             465                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           48.969892                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    25.586475                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.199894                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.199894                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           99596                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          99596                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        17128                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         17128                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         5099                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         5099                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           43                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           20                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        22227                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          22227                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        22227                       # number of overall hits
system.cpu09.dcache.overall_hits::total         22227                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1356                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1356                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         1078                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1078                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           14                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           16                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         2434                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2434                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         2434                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2434                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     98982432                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     98982432                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     93306425                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     93306425                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       190026                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       190026                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       168912                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       168912                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        38502                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        38502                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    192288857                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    192288857                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    192288857                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    192288857                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        18484                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        18484                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         6177                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         6177                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        24661                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        24661                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        24661                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        24661                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.073361                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.073361                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.174518                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.174518                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.245614                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.245614                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.444444                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.444444                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.098698                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.098698                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.098698                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.098698                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 72995.893805                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 72995.893805                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 86555.125232                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 86555.125232                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 13573.285714                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 13573.285714                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data        10557                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total        10557                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 79001.173788                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 79001.173788                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 79001.173788                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 79001.173788                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2345                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             102                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    22.990196                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          173                       # number of writebacks
system.cpu09.dcache.writebacks::total             173                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          904                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          904                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          664                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          664                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            7                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1568                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1568                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1568                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1568                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          452                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          414                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          414                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            7                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           16                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          866                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          866                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          866                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          866                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     29077704                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     29077704                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     26606107                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     26606107                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        34776                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        34776                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       150282                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       150282                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        37260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        37260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     55683811                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     55683811                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     55683811                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     55683811                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.024454                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.024454                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.067023                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.067023                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.122807                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.122807                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.035116                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.035116                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.035116                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.035116                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 64331.203540                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 64331.203540                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 64265.958937                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 64265.958937                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  9392.625000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  9392.625000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 64300.012702                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 64300.012702                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 64300.012702                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 64300.012702                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             244                       # number of replacements
system.cpu09.icache.tags.tagsinuse          90.169080                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             18584                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             703                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           26.435277                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    90.169080                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.176111                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.176111                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           39533                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          39533                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        18584                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         18584                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        18584                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          18584                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        18584                       # number of overall hits
system.cpu09.icache.overall_hits::total         18584                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          831                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          831                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          831                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          831                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          831                       # number of overall misses
system.cpu09.icache.overall_misses::total          831                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     44752983                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     44752983                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     44752983                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     44752983                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     44752983                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     44752983                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        19415                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        19415                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        19415                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        19415                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        19415                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        19415                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.042802                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.042802                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.042802                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.042802                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.042802                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.042802                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 53854.371841                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 53854.371841                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 53854.371841                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 53854.371841                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 53854.371841                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 53854.371841                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          244                       # number of writebacks
system.cpu09.icache.writebacks::total             244                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          128                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          128                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          128                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          703                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          703                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          703                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          703                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          703                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          703                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     33444573                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     33444573                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     33444573                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     33444573                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     33444573                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     33444573                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.036209                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.036209                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.036209                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.036209                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.036209                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.036209                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 47574.072546                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 47574.072546                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 47574.072546                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 47574.072546                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 47574.072546                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 47574.072546                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 48004                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           35269                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1784                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              31708                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 24839                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           78.336697                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  5723                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           138                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits               23                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            115                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      40825                       # DTB read hits
system.cpu10.dtb.read_misses                      458                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  41283                       # DTB read accesses
system.cpu10.dtb.write_hits                     13957                       # DTB write hits
system.cpu10.dtb.write_misses                      39                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                 13996                       # DTB write accesses
system.cpu10.dtb.data_hits                      54782                       # DTB hits
system.cpu10.dtb.data_misses                      497                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  55279                       # DTB accesses
system.cpu10.itb.fetch_hits                     43760                       # ITB hits
system.cpu10.itb.fetch_misses                      82                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 43842                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                         155087                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            11670                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       275566                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     48004                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            30585                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       83424                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  3903                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                130                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        48284                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2376                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   43760                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 622                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           147858                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.863721                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.762335                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  92336     62.45%     62.45% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   2761      1.87%     64.32% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   4810      3.25%     67.57% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   8120      5.49%     73.06% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  13954      9.44%     82.50% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   2031      1.37%     83.87% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   7623      5.16%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   2668      1.80%     90.83% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  13555      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             147858                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.309529                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.776848                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  14929                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               36734                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   43284                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                3281                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1346                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               6118                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 622                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               254234                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                2692                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1346                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  17117                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  9803                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        23694                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   44255                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                3359                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               247617                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 307                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  459                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  801                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  497                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands            162847                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              293174                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         280338                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12829                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps              130342                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  32505                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              845                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          821                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   11402                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              42650                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             16537                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            5170                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           3925                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   210830                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded              1588                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  202565                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             495                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         37033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        18769                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          359                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       147858                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.369997                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.136827                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             92981     62.89%     62.89% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              7781      5.26%     68.15% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2             10434      7.06%     75.20% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3             10235      6.92%     82.13% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              7375      4.99%     87.11% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              5893      3.99%     91.10% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              9445      6.39%     97.49% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              2136      1.44%     98.93% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              1578      1.07%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        147858                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1370     23.52%     23.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     23.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     23.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  78      1.34%     24.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     24.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     24.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                323      5.54%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     30.40% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 2476     42.50%     72.90% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                1579     27.10%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              140582     69.40%     69.40% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                190      0.09%     69.50% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     69.50% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2927      1.44%     70.94% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     70.94% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     70.94% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1936      0.96%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.90% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              42412     20.94%     92.83% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite             14514      7.17%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               202565                       # Type of FU issued
system.cpu10.iq.rate                         1.306138                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      5826                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.028761                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           535398                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          235929                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       187423                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23911                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13586                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10397                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               196089                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12298                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           1892                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         6659                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         4626                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          901                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1346                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  4893                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1595                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            239535                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             396                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               42650                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts              16537                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              786                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   39                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1554                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          445                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          935                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1380                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              200221                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               41283                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2344                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       27117                       # number of nop insts executed
system.cpu10.iew.exec_refs                      55279                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  40217                       # Number of branches executed
system.cpu10.iew.exec_stores                    13996                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.291024                       # Inst execution rate
system.cpu10.iew.wb_sent                       198895                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      197820                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                  110536                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  136581                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.275542                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.809307                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         39525                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls          1229                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts            1179                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        93862                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.115947                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.896633                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        48340     51.50%     51.50% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        11437     12.18%     63.69% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         5306      5.65%     69.34% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         2892      3.08%     72.42% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         3715      3.96%     76.38% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         5614      5.98%     82.36% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         1135      1.21%     83.57% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         5242      5.58%     89.15% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        10181     10.85%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        93862                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             198607                       # Number of instructions committed
system.cpu10.commit.committedOps               198607                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        47902                       # Number of memory references committed
system.cpu10.commit.loads                       35991                       # Number of loads committed
system.cpu10.commit.membars                       606                       # Number of memory barriers committed
system.cpu10.commit.branches                    36025                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  169731                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               4052                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        23226     11.69%     11.69% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         121938     61.40%     73.09% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.06%     73.15% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     73.15% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      1.45%     74.60% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     74.60% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     74.60% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      0.97%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.56% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         36597     18.43%     93.99% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite        11933      6.01%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          198607                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               10181                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     320383                       # The number of ROB reads
system.cpu10.rob.rob_writes                    481980                       # The number of ROB writes
system.cpu10.timesIdled                           157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          7229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     932587                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    175385                       # Number of Instructions Simulated
system.cpu10.committedOps                      175385                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.884266                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.884266                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.130881                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.130881                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 255049                       # number of integer regfile reads
system.cpu10.int_regfile_writes                140836                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11126                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8152                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                  1418                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  602                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             891                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          24.454426                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             45784                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            1008                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           45.420635                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    24.454426                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.191050                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.191050                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          201721                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         201721                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        35150                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         35150                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        10490                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        10490                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          235                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          235                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          185                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          185                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        45640                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          45640                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        45640                       # number of overall hits
system.cpu10.dcache.overall_hits::total         45640                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2656                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2656                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         1138                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1138                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           79                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           79                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           95                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           95                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         3794                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3794                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         3794                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3794                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    111794904                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    111794904                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     93855389                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     93855389                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       792396                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       792396                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data      1176174                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total      1176174                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        42228                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        42228                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    205650293                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    205650293                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    205650293                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    205650293                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        37806                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        37806                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data        11628                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        11628                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data          280                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          280                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        49434                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        49434                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        49434                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        49434                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.070253                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.070253                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.097867                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.097867                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.251592                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.251592                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.339286                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.339286                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.076749                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.076749                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.076749                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.076749                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 42091.454819                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 42091.454819                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 82473.979789                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 82473.979789                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 10030.329114                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 10030.329114                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 12380.778947                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 12380.778947                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 54204.083553                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 54204.083553                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 54204.083553                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 54204.083553                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2244                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             104                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    21.576923                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          264                       # number of writebacks
system.cpu10.dcache.writebacks::total             264                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1293                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1293                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          629                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          629                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data           13                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1922                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1922                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1922                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1922                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data         1363                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total         1363                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          509                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          509                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           66                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           95                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           95                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1872                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1872                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1872                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1872                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     36155862                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     36155862                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     27300390                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     27300390                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       517914                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       517914                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data      1059426                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total      1059426                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        40986                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        40986                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     63456252                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     63456252                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     63456252                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     63456252                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.036052                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.036052                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.043774                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.043774                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.210191                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.210191                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.339286                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.339286                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.037869                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.037869                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.037869                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.037869                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 26526.677916                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 26526.677916                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 53635.343811                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 53635.343811                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  7847.181818                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7847.181818                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data 11151.852632                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 11151.852632                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 33897.570513                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 33897.570513                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 33897.570513                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 33897.570513                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             731                       # number of replacements
system.cpu10.icache.tags.tagsinuse          88.991816                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             42337                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1222                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           34.645663                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    88.991816                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.173812                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.173812                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           88736                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          88736                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        42337                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         42337                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        42337                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          42337                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        42337                       # number of overall hits
system.cpu10.icache.overall_hits::total         42337                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1420                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1420                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1420                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1420                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1420                       # number of overall misses
system.cpu10.icache.overall_misses::total         1420                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     40068161                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     40068161                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     40068161                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     40068161                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     40068161                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     40068161                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        43757                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        43757                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        43757                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        43757                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        43757                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        43757                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.032452                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.032452                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.032452                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.032452                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.032452                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.032452                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 28217.014789                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 28217.014789                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 28217.014789                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 28217.014789                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 28217.014789                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 28217.014789                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          731                       # number of writebacks
system.cpu10.icache.writebacks::total             731                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          198                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          198                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          198                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          198                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          198                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         1222                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         1222                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         1222                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         1222                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         1222                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         1222                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     31385339                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     31385339                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     31385339                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     31385339                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     31385339                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     31385339                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.027927                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.027927                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.027927                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.027927                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.027927                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.027927                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 25683.583470                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 25683.583470                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 25683.583470                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 25683.583470                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 25683.583470                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 25683.583470                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 39164                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           30558                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1436                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              29294                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 20600                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           70.321568                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  3801                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           110                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               16                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      32264                       # DTB read hits
system.cpu11.dtb.read_misses                      395                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  32659                       # DTB read accesses
system.cpu11.dtb.write_hits                      9720                       # DTB write hits
system.cpu11.dtb.write_misses                      33                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  9753                       # DTB write accesses
system.cpu11.dtb.data_hits                      41984                       # DTB hits
system.cpu11.dtb.data_misses                      428                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  42412                       # DTB accesses
system.cpu11.itb.fetch_hits                     36784                       # ITB hits
system.cpu11.itb.fetch_misses                      79                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 36863                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          87179                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            11351                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       218230                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     39164                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            24417                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       61285                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3169                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2359                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   36784                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 602                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            76748                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.843462                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.925078                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  32294     42.08%     42.08% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2123      2.77%     44.84% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   2930      3.82%     48.66% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   7867     10.25%     58.91% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  11216     14.61%     73.53% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1517      1.98%     75.50% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   7528      9.81%     85.31% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1155      1.50%     86.82% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  10118     13.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              76748                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.449237                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.503240                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  13647                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               23102                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   36631                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2312                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1046                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               4142                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 554                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               202708                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2434                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1046                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  15211                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  7220                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        12719                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   37284                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3258                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               198240                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 289                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  529                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1389                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  413                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            130156                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              232849                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         220133                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12709                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps              106860                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  23296                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              446                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          420                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    7323                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              33208                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             11347                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            2620                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1651                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   169186                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               791                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  164090                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             396                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         26073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        12523                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          148                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        76748                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       2.138036                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.348276                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             32438     42.27%     42.27% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              5259      6.85%     49.12% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              9760     12.72%     61.83% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              9329     12.16%     73.99% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              4454      5.80%     79.79% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              3855      5.02%     84.82% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              8609     11.22%     96.03% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1773      2.31%     98.34% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1271      1.66%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         76748                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1272     32.94%     32.94% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     32.94% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     32.94% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  74      1.92%     34.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     34.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     34.85% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                322      8.34%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     43.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1313     34.00%     77.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 881     22.81%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              115463     70.37%     70.37% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                179      0.11%     70.48% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     70.48% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2918      1.78%     72.26% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     72.26% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     72.26% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1935      1.18%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              33429     20.37%     93.81% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             10162      6.19%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               164090                       # Type of FU issued
system.cpu11.iq.rate                         1.882219                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      3862                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.023536                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           385292                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          182730                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       149656                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23894                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13372                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10387                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               155660                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12288                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1482                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4628                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3079                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          920                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1046                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3310                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 937                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            192056                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             277                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               33208                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              11347                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              393                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 893                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          308                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          757                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1065                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              162208                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               32659                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1882                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       22079                       # number of nop insts executed
system.cpu11.iew.exec_refs                      42412                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  33901                       # Number of branches executed
system.cpu11.iew.exec_stores                     9753                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.860632                       # Inst execution rate
system.cpu11.iew.wb_sent                       160925                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      160043                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   92524                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  111206                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.835798                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.832005                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         27096                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           643                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             898                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        72762                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.244867                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.950535                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        36210     49.76%     49.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         9200     12.64%     62.41% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3690      5.07%     67.48% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1871      2.57%     70.05% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2095      2.88%     72.93% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         5983      8.22%     81.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          675      0.93%     82.08% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         5501      7.56%     89.64% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         7537     10.36%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        72762                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             163341                       # Number of instructions committed
system.cpu11.commit.committedOps               163341                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        36848                       # Number of memory references committed
system.cpu11.commit.loads                       28580                       # Number of loads committed
system.cpu11.commit.membars                       308                       # Number of memory barriers committed
system.cpu11.commit.branches                    30762                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  138796                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               2707                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        19441     11.90%     11.90% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         101811     62.33%     74.23% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.07%     74.30% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     74.30% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      1.76%     76.06% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     76.06% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     76.06% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.18%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         28888     17.69%     94.93% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         8288      5.07%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          163341                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                7537                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     254349                       # The number of ROB reads
system.cpu11.rob.rob_writes                    384843                       # The number of ROB writes
system.cpu11.timesIdled                           173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                         10431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     951869                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    143904                       # Number of Instructions Simulated
system.cpu11.committedOps                      143904                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.605814                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.605814                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.650673                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.650673                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 202495                       # number of integer regfile reads
system.cpu11.int_regfile_writes                111750                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11124                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8142                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   989                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  445                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             774                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          22.862008                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             34710                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             889                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           39.043870                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    22.862008                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.178609                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.178609                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          154114                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         154114                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        27580                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         27580                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         7170                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         7170                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          171                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          134                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          134                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        34750                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          34750                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        34750                       # number of overall hits
system.cpu11.dcache.overall_hits::total         34750                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2141                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2141                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          889                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          889                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           58                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           75                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3030                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3030                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3030                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3030                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    110383992                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    110383992                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     84945283                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     84945283                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       572562                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       572562                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       868158                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       868158                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        48438                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        48438                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    195329275                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    195329275                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    195329275                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    195329275                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        29721                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        29721                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         8059                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         8059                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          209                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          209                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        37780                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        37780                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        37780                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        37780                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.072037                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.072037                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.110311                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.110311                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.253275                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.253275                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.358852                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.358852                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.080201                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.080201                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.080201                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.080201                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 51557.212518                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 51557.212518                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 95551.499438                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 95551.499438                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  9871.758621                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  9871.758621                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 11575.440000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 11575.440000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 64465.107261                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 64465.107261                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 64465.107261                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 64465.107261                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         3183                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             127                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    25.062992                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          292                       # number of writebacks
system.cpu11.dcache.writebacks::total             292                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1117                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1117                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          563                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          563                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            5                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1680                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1680                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1680                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1680                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1024                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1024                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          326                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          326                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           53                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           74                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           74                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1350                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1350                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1350                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1350                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     35513748                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     35513748                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     21045679                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     21045679                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       387504                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       387504                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       778734                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       778734                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        45954                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        45954                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     56559427                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     56559427                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     56559427                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     56559427                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.034454                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.034454                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.040452                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.040452                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.231441                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.231441                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.354067                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.354067                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.035733                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.035733                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.035733                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.035733                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 34681.394531                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 34681.394531                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 64557.297546                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 64557.297546                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  7311.396226                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7311.396226                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 10523.432432                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 10523.432432                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 41895.871852                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 41895.871852                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 41895.871852                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 41895.871852                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             641                       # number of replacements
system.cpu11.icache.tags.tagsinuse          85.160239                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             35455                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1125                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           31.515556                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    85.160239                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.166329                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.166329                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           74687                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          74687                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        35455                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         35455                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        35455                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          35455                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        35455                       # number of overall hits
system.cpu11.icache.overall_hits::total         35455                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1326                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1326                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1326                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1326                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1326                       # number of overall misses
system.cpu11.icache.overall_misses::total         1326                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     48501342                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     48501342                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     48501342                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     48501342                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     48501342                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     48501342                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        36781                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        36781                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        36781                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        36781                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        36781                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        36781                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.036051                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.036051                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.036051                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.036051                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.036051                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.036051                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 36577.180995                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 36577.180995                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 36577.180995                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 36577.180995                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 36577.180995                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 36577.180995                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          641                       # number of writebacks
system.cpu11.icache.writebacks::total             641                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          201                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          201                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          201                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          201                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1125                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1125                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1125                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1125                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1125                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1125                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     36990486                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     36990486                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     36990486                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     36990486                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     36990486                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     36990486                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.030586                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.030586                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.030586                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.030586                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.030586                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.030586                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 32880.432000                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 32880.432000                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 32880.432000                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 32880.432000                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 32880.432000                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 32880.432000                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  7748                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            6013                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             741                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               6299                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  1999                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           31.735196                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   636                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           111                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            110                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                       6459                       # DTB read hits
system.cpu12.dtb.read_misses                      350                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                   6809                       # DTB read accesses
system.cpu12.dtb.write_hits                      3386                       # DTB write hits
system.cpu12.dtb.write_misses                      35                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  3421                       # DTB write accesses
system.cpu12.dtb.data_hits                       9845                       # DTB hits
system.cpu12.dtb.data_misses                      385                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  10230                       # DTB accesses
system.cpu12.itb.fetch_hits                      6546                       # ITB hits
system.cpu12.itb.fetch_misses                      86                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                  6632                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          83163                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             5717                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        58657                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      7748                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             2636                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       19779                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  1671                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        47685                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2688                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                    6546                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 325                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            76875                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.763018                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.188388                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  67135     87.33%     87.33% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    634      0.82%     88.15% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    626      0.81%     88.97% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    794      1.03%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   1180      1.53%     91.54% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    345      0.45%     91.99% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    488      0.63%     92.62% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    368      0.48%     93.10% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   5305      6.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              76875                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.093166                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.705326                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   8298                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               12749                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    6377                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1194                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  572                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                701                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 276                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                50078                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1085                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  572                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   9015                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  6351                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         4140                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    6800                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2312                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                47873                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 288                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  913                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1305                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                   97                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             35418                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               67966                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          55057                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12900                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  12357                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              110                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    4135                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               6798                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              4168                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             286                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            282                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    43073                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               114                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   40369                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             257                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         13158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         6669                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        76875                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.525125                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.572812                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             66793     86.89%     86.89% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1901      2.47%     89.36% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              1406      1.83%     91.19% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              1080      1.40%     92.59% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              1420      1.85%     94.44% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              1012      1.32%     95.76% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              1844      2.40%     98.15% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7               740      0.96%     99.12% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               679      0.88%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         76875                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                   962     49.95%     49.95% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     49.95% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     49.95% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  65      3.37%     53.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     53.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     53.32% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                342     17.76%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     71.08% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  423     21.96%     93.04% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 134      6.96%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               24695     61.17%     61.18% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                188      0.47%     61.65% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     61.65% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2937      7.28%     68.92% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 2      0.00%     68.93% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     68.93% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1929      4.78%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.71% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               7084     17.55%     91.26% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              3530      8.74%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                40369                       # Type of FU issued
system.cpu12.iq.rate                         0.485420                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      1926                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.047710                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           136073                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           42678                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        27550                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23723                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13693                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10414                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                30103                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12188                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            221                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         2056                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1214                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          745                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  572                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  2259                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1028                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             44661                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             176                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                6798                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               4168                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               86                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1002                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          126                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          439                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                565                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               39427                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                6809                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             942                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        1474                       # number of nop insts executed
system.cpu12.iew.exec_refs                      10230                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   5203                       # Number of branches executed
system.cpu12.iew.exec_stores                     3421                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.474093                       # Inst execution rate
system.cpu12.iew.wb_sent                        38570                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       37964                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   22332                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   31706                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.456501                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.704346                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         13189                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             478                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        27154                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.139022                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.436496                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        20559     75.71%     75.71% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1          972      3.58%     79.29% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         1257      4.63%     83.92% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          657      2.42%     86.34% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          683      2.52%     88.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          251      0.92%     89.78% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          216      0.80%     90.58% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          283      1.04%     91.62% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         2276      8.38%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        27154                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              30929                       # Number of instructions committed
system.cpu12.commit.committedOps                30929                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         7696                       # Number of memory references committed
system.cpu12.commit.loads                        4742                       # Number of loads committed
system.cpu12.commit.membars                        21                       # Number of memory barriers committed
system.cpu12.commit.branches                     3733                       # Number of branches committed
system.cpu12.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                250                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          904      2.92%      2.92% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          17384     56.21%     59.13% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           114      0.37%     59.50% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     59.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2887      9.33%     68.83% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            2      0.01%     68.84% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     68.84% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1921      6.21%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          4763     15.40%     90.45% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           30929                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                2276                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      68034                       # The number of ROB reads
system.cpu12.rob.rob_writes                     90264                       # The number of ROB writes
system.cpu12.timesIdled                           149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          6288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                    1004511                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu12.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.769423                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.769423                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.361086                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.361086                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  46450                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 21413                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11155                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8181                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   123                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             291                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          21.728917                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              6828                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           16.985075                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    21.728917                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.169757                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.169757                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           34594                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          34594                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         4456                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          4456                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         2390                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2390                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           25                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           14                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data         6846                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           6846                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         6846                       # number of overall hits
system.cpu12.dcache.overall_hits::total          6846                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1096                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1096                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          539                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          539                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            6                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           11                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         1635                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         1635                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         1635                       # number of overall misses
system.cpu12.dcache.overall_misses::total         1635                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    121722210                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    121722210                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     75750748                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     75750748                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        81972                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        81972                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       227286                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       227286                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    197472958                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    197472958                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    197472958                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    197472958                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         5552                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         5552                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         8481                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         8481                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         8481                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         8481                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.197406                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.197406                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.184022                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.184022                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.193548                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.193548                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.440000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.440000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.192784                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.192784                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.192784                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.192784                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 111060.410584                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 111060.410584                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 140539.421150                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 140539.421150                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data        13662                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total        13662                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 20662.363636                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 20662.363636                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 120778.567584                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 120778.567584                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 120778.567584                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 120778.567584                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2184                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              99                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    22.060606                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          144                       # number of writebacks
system.cpu12.dcache.writebacks::total             144                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          748                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          748                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          412                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          412                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            4                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1160                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1160                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1160                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1160                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          348                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          127                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          127                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           11                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          475                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          475                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     31986468                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     31986468                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     17852491                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     17852491                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       213624                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       213624                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     49838959                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     49838959                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     49838959                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     49838959                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.062680                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.062680                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.043360                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.043360                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.440000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.440000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.056008                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.056008                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.056008                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.056008                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 91915.137931                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 91915.137931                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 140570.795276                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 140570.795276                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 19420.363636                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 19420.363636                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 104924.124211                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 104924.124211                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 104924.124211                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 104924.124211                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             122                       # number of replacements
system.cpu12.icache.tags.tagsinuse          74.275683                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              5893                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             553                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           10.656420                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    74.275683                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.145070                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.145070                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           13633                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          13633                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         5893                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          5893                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         5893                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           5893                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         5893                       # number of overall hits
system.cpu12.icache.overall_hits::total          5893                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          647                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          647                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          647                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          647                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          647                       # number of overall misses
system.cpu12.icache.overall_misses::total          647                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     24848690                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     24848690                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     24848690                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     24848690                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     24848690                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     24848690                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         6540                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         6540                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         6540                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         6540                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         6540                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         6540                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.098930                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.098930                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.098930                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.098930                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.098930                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.098930                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 38406.012365                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 38406.012365                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 38406.012365                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 38406.012365                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 38406.012365                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 38406.012365                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          122                       # number of writebacks
system.cpu12.icache.writebacks::total             122                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           94                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           94                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           94                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          553                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          553                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          553                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          553                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          553                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          553                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     18760406                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     18760406                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     18760406                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     18760406                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     18760406                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     18760406                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.084557                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.084557                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.084557                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.084557                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.084557                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.084557                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 33924.784810                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 33924.784810                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 33924.784810                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 33924.784810                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 33924.784810                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 33924.784810                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 28775                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           20674                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1405                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              20044                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 13819                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           68.943325                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  3567                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           104                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               11                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             93                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      24541                       # DTB read hits
system.cpu13.dtb.read_misses                      422                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  24963                       # DTB read accesses
system.cpu13.dtb.write_hits                      9154                       # DTB write hits
system.cpu13.dtb.write_misses                      28                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  9182                       # DTB write accesses
system.cpu13.dtb.data_hits                      33695                       # DTB hits
system.cpu13.dtb.data_misses                      450                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  34145                       # DTB accesses
system.cpu13.itb.fetch_hits                     26327                       # ITB hits
system.cpu13.itb.fetch_misses                      77                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 26404                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          81272                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            11267                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       171716                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     28775                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            17397                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       51895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3105                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2060                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   26327                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 577                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            66895                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.566948                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.026764                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  33119     49.51%     49.51% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   1981      2.96%     52.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   2855      4.27%     56.74% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   4551      6.80%     63.54% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   7699     11.51%     75.05% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1426      2.13%     77.18% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   4261      6.37%     83.55% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1144      1.71%     85.26% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   9859     14.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              66895                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.354058                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.112856                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  13439                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               24064                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   26128                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2216                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1038                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               3844                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 533                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               155689                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2279                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1038                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  14919                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  7701                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        13288                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   26774                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3165                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               151312                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 261                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  625                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1420                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  362                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            101166                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              182322                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         169496                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12819                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               78230                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  22936                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              440                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          413                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    6973                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              25672                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             10830                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            2447                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1584                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   129555                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               775                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  124217                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             398                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         25675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        12470                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          172                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        66895                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.856895                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.336318                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             33426     49.97%     49.97% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              5054      7.56%     57.52% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              6466      9.67%     67.19% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              5910      8.83%     76.02% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              4208      6.29%     82.31% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              3525      5.27%     87.58% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              5353      8.00%     95.59% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1698      2.54%     98.12% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1255      1.88%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         66895                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1300     34.92%     34.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     34.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     34.92% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  79      2.12%     37.04% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     37.04% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     37.04% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                320      8.60%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     45.64% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1227     32.96%     78.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 797     21.41%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               83884     67.53%     67.53% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                193      0.16%     67.69% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     67.69% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2926      2.36%     70.04% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     70.04% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     70.04% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1936      1.56%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.60% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              25702     20.69%     92.29% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              9572      7.71%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               124217                       # Type of FU issued
system.cpu13.iq.rate                         1.528411                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      3723                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.029972                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           295933                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          142521                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       110101                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23517                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13534                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10404                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               115852                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12084                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           1292                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         4480                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3052                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          688                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1038                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  3760                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1031                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            145360                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             266                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               25672                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              10830                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              396                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   33                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 976                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          298                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          750                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1048                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              122411                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               24963                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1806                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       15030                       # number of nop insts executed
system.cpu13.iew.exec_refs                      34145                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  23455                       # Number of branches executed
system.cpu13.iew.exec_stores                     9182                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.506189                       # Inst execution rate
system.cpu13.iew.wb_sent                       121387                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      120505                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   68021                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   86306                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.482737                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.788138                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         26932                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           603                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             891                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        62899                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.862494                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.836632                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        36553     58.11%     58.11% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         6030      9.59%     67.70% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         3678      5.85%     73.55% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1797      2.86%     76.41% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2050      3.26%     79.66% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         2833      4.50%     84.17% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          650      1.03%     85.20% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         2357      3.75%     88.95% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         6951     11.05%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        62899                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             117149                       # Number of instructions committed
system.cpu13.commit.committedOps               117149                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        28970                       # Number of memory references committed
system.cpu13.commit.loads                       21192                       # Number of loads committed
system.cpu13.commit.membars                       293                       # Number of memory barriers committed
system.cpu13.commit.branches                    20393                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   99573                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               2471                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        12498     10.67%     10.67% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          70460     60.15%     70.81% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.10%     70.91% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     70.91% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      2.46%     73.37% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     73.37% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     73.37% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.64%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.01% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         21485     18.34%     93.35% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         7793      6.65%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          117149                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                6951                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     198690                       # The number of ROB reads
system.cpu13.rob.rob_writes                    292139                       # The number of ROB writes
system.cpu13.timesIdled                           186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                         14377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     958578                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    104655                       # Number of Instructions Simulated
system.cpu13.committedOps                      104655                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.776571                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.776571                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.287713                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.287713                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 152020                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 82923                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11131                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8166                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   907                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  406                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             703                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          19.961235                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             27108                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             820                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           33.058537                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    19.961235                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.155947                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.155947                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          122882                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         122882                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        20430                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         20430                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         6670                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         6670                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          156                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          121                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          121                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        27100                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          27100                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        27100                       # number of overall hits
system.cpu13.dcache.overall_hits::total         27100                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2012                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2012                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          921                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          921                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           55                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           62                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         2933                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         2933                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         2933                       # number of overall misses
system.cpu13.dcache.overall_misses::total         2933                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    103822506                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    103822506                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     89795287                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     89795287                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       547722                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       547722                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       743958                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       743958                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    193617793                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    193617793                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    193617793                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    193617793                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        22442                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        22442                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         7591                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         7591                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          183                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          183                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        30033                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        30033                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        30033                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        30033                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.089653                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.089653                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.121328                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.121328                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.260664                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.260664                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.338798                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.338798                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.097659                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.097659                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.097659                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.097659                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 51601.643141                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 51601.643141                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 97497.597177                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 97497.597177                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  9958.581818                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  9958.581818                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 11999.322581                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 11999.322581                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 66013.567337                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 66013.567337                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 66013.567337                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 66013.567337                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         1896                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             106                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    17.886792                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          224                       # number of writebacks
system.cpu13.dcache.writebacks::total             224                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1049                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1049                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          586                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          586                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            7                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1635                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1635                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1635                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1635                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          963                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          963                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          335                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          335                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           48                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           62                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1298                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1298                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1298                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1298                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     32350374                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     32350374                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     22873899                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     22873899                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       346518                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       346518                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       666954                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       666954                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     55224273                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     55224273                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     55224273                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     55224273                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.042911                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.042911                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.044131                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.044131                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.227488                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.227488                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.338798                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.338798                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.043219                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.043219                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.043219                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.043219                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 33593.327103                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 33593.327103                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 68280.295522                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 68280.295522                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  7219.125000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7219.125000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 10757.322581                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 10757.322581                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 42545.664869                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 42545.664869                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 42545.664869                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 42545.664869                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             605                       # number of replacements
system.cpu13.icache.tags.tagsinuse          75.595781                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             25058                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1083                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           23.137581                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    75.595781                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.147648                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.147648                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           53733                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          53733                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        25058                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         25058                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        25058                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          25058                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        25058                       # number of overall hits
system.cpu13.icache.overall_hits::total         25058                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1267                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1267                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1267                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1267                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1267                       # number of overall misses
system.cpu13.icache.overall_misses::total         1267                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     57081078                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     57081078                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     57081078                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     57081078                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     57081078                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     57081078                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        26325                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        26325                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        26325                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        26325                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        26325                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        26325                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.048129                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.048129                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.048129                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.048129                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.048129                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.048129                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 45052.153118                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 45052.153118                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 45052.153118                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 45052.153118                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 45052.153118                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 45052.153118                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          605                       # number of writebacks
system.cpu13.icache.writebacks::total             605                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          184                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          184                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          184                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          184                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          184                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          184                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1083                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1083                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1083                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1083                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1083                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1083                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     43693560                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     43693560                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     43693560                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     43693560                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     43693560                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     43693560                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.041140                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.041140                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.041140                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.041140                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.041140                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.041140                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 40344.930748                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 40344.930748                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 40344.930748                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 40344.930748                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 40344.930748                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 40344.930748                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 54271                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           39865                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1924                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              37617                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 28714                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           76.332509                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  6492                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               18                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           130                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits               26                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            104                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      45604                       # DTB read hits
system.cpu14.dtb.read_misses                      453                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  46057                       # DTB read accesses
system.cpu14.dtb.write_hits                     15304                       # DTB write hits
system.cpu14.dtb.write_misses                      43                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                 15347                       # DTB write accesses
system.cpu14.dtb.data_hits                      60908                       # DTB hits
system.cpu14.dtb.data_misses                      496                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  61404                       # DTB accesses
system.cpu14.itb.fetch_hits                     50981                       # ITB hits
system.cpu14.itb.fetch_misses                      79                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 51060                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                         158636                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            13112                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       304247                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     54271                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            35232                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       86064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  4199                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        47025                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2216                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   50981                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 684                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples           150608                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.020125                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.773059                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  88137     58.52%     58.52% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   3186      2.12%     60.64% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   4673      3.10%     63.74% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  10194      6.77%     70.51% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                  16146     10.72%     81.23% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   2677      1.78%     83.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   9869      6.55%     89.56% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   1858      1.23%     90.79% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  13868      9.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total             150608                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.342110                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.917894                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  15653                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               32557                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   50724                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                3245                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 1404                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               6996                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 712                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               282189                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                3170                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 1404                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  17894                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  9379                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        19406                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   51622                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                3878                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               275545                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 289                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  823                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1641                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  357                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands            179692                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              320000                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         307137                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12856                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps              147428                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  32264                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              731                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          703                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                   10080                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              47362                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             17681                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            4878                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           2612                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   233610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded              1384                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  226118                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             553                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         36339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        17350                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          271                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       150608                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.501368                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.193326                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             89199     59.23%     59.23% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              7878      5.23%     64.46% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2             12883      8.55%     73.01% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3             12694      8.43%     81.44% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              7047      4.68%     86.12% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              5620      3.73%     89.85% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             10806      7.17%     97.02% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              2580      1.71%     98.74% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              1901      1.26%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total        150608                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1529     27.95%     27.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     27.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     27.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  80      1.46%     29.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     29.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     29.41% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                310      5.67%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     35.08% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 2006     36.67%     71.76% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                1545     28.24%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              157869     69.82%     69.82% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                191      0.08%     69.90% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     69.90% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2931      1.30%     71.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     71.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     71.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1936      0.86%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.06% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              47215     20.88%     92.94% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite             15972      7.06%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               226118                       # Type of FU issued
system.cpu14.iq.rate                         1.425389                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      5470                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.024191                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           585069                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          257938                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       210730                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23798                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13468                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10412                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               219357                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12227                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           2630                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         6317                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         4781                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          790                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 1404                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  4739                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1215                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            266764                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             335                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               47362                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts              17681                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              668                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   47                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1157                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          470                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          974                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1444                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              223477                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               46057                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2641                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       31770                       # number of nop insts executed
system.cpu14.iew.exec_refs                      61404                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  46544                       # Number of branches executed
system.cpu14.iew.exec_stores                    15347                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.408741                       # Inst execution rate
system.cpu14.iew.wb_sent                       222291                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      221142                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                  125299                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  152348                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.394022                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.822453                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         38842                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls          1113                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            1229                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        97956                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.311875                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.975012                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        47072     48.05%     48.05% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        12588     12.85%     60.90% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         5691      5.81%     66.71% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         2885      2.95%     69.66% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         3325      3.39%     73.05% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         7289      7.44%     80.50% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         1168      1.19%     81.69% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         6420      6.55%     88.24% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        11518     11.76%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        97956                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             226462                       # Number of instructions committed
system.cpu14.commit.committedOps               226462                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        53945                       # Number of memory references committed
system.cpu14.commit.loads                       41045                       # Number of loads committed
system.cpu14.commit.membars                       563                       # Number of memory barriers committed
system.cpu14.commit.branches                    42261                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  193192                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               4789                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        27811     12.28%     12.28% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         139206     61.47%     73.75% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           115      0.05%     73.80% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     73.80% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      1.27%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      0.85%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         41608     18.37%     94.29% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite        12924      5.71%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          226462                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               11518                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     350351                       # The number of ROB reads
system.cpu14.rob.rob_writes                    536237                       # The number of ROB writes
system.cpu14.timesIdled                           129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          8028                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     929038                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    198655                       # Number of Instructions Simulated
system.cpu14.committedOps                      198655                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.798550                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.798550                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.252269                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.252269                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 281260                       # number of integer regfile reads
system.cpu14.int_regfile_writes                157335                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11140                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8173                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                  1597                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  796                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements            1086                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          18.646604                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             50747                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            1205                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           42.113693                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    18.646604                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.145677                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.145677                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          222408                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         222408                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        39380                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         39380                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data        11566                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        11566                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          315                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data          258                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          258                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        50946                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          50946                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        50946                       # number of overall hits
system.cpu14.dcache.overall_hits::total         50946                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2487                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2487                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          957                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          957                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           98                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data          117                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         3444                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         3444                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         3444                       # number of overall misses
system.cpu14.dcache.overall_misses::total         3444                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    119733768                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    119733768                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     86552419                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     86552419                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       883062                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       883062                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data      1275534                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total      1275534                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        89424                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        89424                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    206286187                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    206286187                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    206286187                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    206286187                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        41867                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        41867                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data        12523                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        12523                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        54390                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        54390                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        54390                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        54390                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.059402                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.059402                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.076419                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.076419                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.237288                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.237288                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.312000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.312000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.063320                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.063320                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.063320                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.063320                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 48143.855247                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 48143.855247                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 90441.399164                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 90441.399164                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  9010.836735                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  9010.836735                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data        10902                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total        10902                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 59897.266841                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 59897.266841                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 59897.266841                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 59897.266841                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2727                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             116                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    23.508621                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          212                       # number of writebacks
system.cpu14.dcache.writebacks::total             212                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1082                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1082                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          572                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          572                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data           13                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1654                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1654                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1654                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1654                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data         1405                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total         1405                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          385                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          385                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           85                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data          117                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1790                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1790                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1790                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1790                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     39067110                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     39067110                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     22562152                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     22562152                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       644598                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       644598                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data      1135188                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total      1135188                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        84456                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        84456                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     61629262                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     61629262                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     61629262                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     61629262                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.033559                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.033559                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.030743                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.030743                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.205811                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.205811                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.312000                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.312000                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.032910                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.032910                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.032910                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.032910                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 27805.772242                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 27805.772242                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 58602.992208                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 58602.992208                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  7583.505882                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7583.505882                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  9702.461538                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  9702.461538                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 34429.755307                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 34429.755307                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 34429.755307                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 34429.755307                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             913                       # number of replacements
system.cpu14.icache.tags.tagsinuse          71.129318                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             49357                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1401                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           35.229836                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    71.129318                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.138924                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.138924                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          103359                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         103359                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        49357                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         49357                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        49357                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          49357                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        49357                       # number of overall hits
system.cpu14.icache.overall_hits::total         49357                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1622                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1622                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1622                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1622                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1622                       # number of overall misses
system.cpu14.icache.overall_misses::total         1622                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     43828937                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     43828937                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     43828937                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     43828937                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     43828937                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     43828937                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        50979                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        50979                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        50979                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        50979                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        50979                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        50979                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.031817                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.031817                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.031817                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.031817                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.031817                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.031817                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 27021.539457                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 27021.539457                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 27021.539457                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 27021.539457                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 27021.539457                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 27021.539457                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          913                       # number of writebacks
system.cpu14.icache.writebacks::total             913                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          221                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          221                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          221                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          221                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          221                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          221                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         1401                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         1401                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         1401                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         1401                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         1401                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         1401                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     34136369                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     34136369                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     34136369                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     34136369                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     34136369                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     34136369                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.027482                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.027482                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.027482                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.027482                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.027482                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.027482                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 24365.716631                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 24365.716631                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 24365.716631                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 24365.716631                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 24365.716631                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 24365.716631                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 46533                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           34476                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1702                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              31361                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 24161                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           77.041548                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  5408                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           153                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits               25                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            128                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      38953                       # DTB read hits
system.cpu15.dtb.read_misses                      427                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  39380                       # DTB read accesses
system.cpu15.dtb.write_hits                     13181                       # DTB write hits
system.cpu15.dtb.write_misses                      35                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                 13216                       # DTB write accesses
system.cpu15.dtb.data_hits                      52134                       # DTB hits
system.cpu15.dtb.data_misses                      462                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  52596                       # DTB accesses
system.cpu15.itb.fetch_hits                     42606                       # ITB hits
system.cpu15.itb.fetch_misses                      77                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 42683                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         149539                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            11360                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       265178                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     46533                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            29594                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       80073                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3737                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        46368                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2044                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   42606                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 620                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           141767                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.870520                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.758702                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  88190     62.21%     62.21% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2739      1.93%     64.14% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   4447      3.14%     67.28% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   8028      5.66%     72.94% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  13451      9.49%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1972      1.39%     83.82% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   7656      5.40%     89.22% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   2411      1.70%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  12873      9.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             141767                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.311176                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.773303                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  14128                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               34875                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   42016                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                3105                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1275                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               5744                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 606                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               244400                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2614                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1275                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  16188                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  9480                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        22265                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   42959                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3232                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               238217                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 309                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  564                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  948                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  362                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            156619                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              281790                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         269125                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12658                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps              126323                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  30296                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              794                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          774                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                   10696                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              40660                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             15556                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            4732                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           3621                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   203258                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              1479                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  195618                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             466                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         34735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        17287                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          346                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       141767                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.379856                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.142217                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             88779     62.62%     62.62% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              7329      5.17%     67.79% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2             10392      7.33%     75.12% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              9997      7.05%     82.17% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              6854      4.83%     87.01% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              5544      3.91%     90.92% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              9265      6.54%     97.46% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              2068      1.46%     98.91% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1539      1.09%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        141767                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1335     24.61%     24.61% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    1      0.02%     24.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     24.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  76      1.40%     26.03% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     26.03% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     26.03% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                319      5.88%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     31.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 2248     41.45%     73.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1445     26.64%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              136427     69.74%     69.74% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                189      0.10%     69.84% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     69.84% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2920      1.49%     71.33% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     71.33% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     71.33% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1934      0.99%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.32% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              40433     20.67%     92.99% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             13711      7.01%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               195618                       # Type of FU issued
system.cpu15.iq.rate                         1.308140                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      5424                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.027728                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           515135                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          226277                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       180807                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23758                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13258                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10382                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               188813                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12225                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           1782                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         6171                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         4337                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          801                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1275                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  4610                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1251                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            230880                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             311                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               40660                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              15556                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              738                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   33                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1213                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          400                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          900                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1300                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              193394                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               39381                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2224                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       26143                       # number of nop insts executed
system.cpu15.iew.exec_refs                      52597                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  39174                       # Number of branches executed
system.cpu15.iew.exec_stores                    13216                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.293268                       # Inst execution rate
system.cpu15.iew.wb_sent                       192193                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      191189                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  107338                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  132205                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.278523                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.811906                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         36883                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          1133                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            1109                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        90065                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.137423                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.903275                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        46022     51.10%     51.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        11053     12.27%     63.37% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         5104      5.67%     69.04% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         2753      3.06%     72.09% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         3428      3.81%     75.90% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         5621      6.24%     82.14% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6         1077      1.20%     83.34% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         5348      5.94%     89.28% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         9659     10.72%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        90065                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             192507                       # Number of instructions committed
system.cpu15.commit.committedOps               192507                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        45708                       # Number of memory references committed
system.cpu15.commit.loads                       34489                       # Number of loads committed
system.cpu15.commit.membars                       560                       # Number of memory barriers committed
system.cpu15.commit.branches                    35199                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  164444                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               3812                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        22509     11.69%     11.69% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         118795     61.71%     73.40% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.06%     73.46% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     73.46% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      1.50%     74.96% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.96% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.96% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.95% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         35049     18.21%     94.16% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite        11241      5.84%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          192507                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                9659                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     308366                       # The number of ROB reads
system.cpu15.rob.rob_writes                    464113                       # The number of ROB writes
system.cpu15.timesIdled                           122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          7772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     938135                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    170002                       # Number of Instructions Simulated
system.cpu15.committedOps                      170002                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.879631                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.879631                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.136841                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.136841                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 245702                       # number of integer regfile reads
system.cpu15.int_regfile_writes                135728                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11125                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8137                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                  1393                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  597                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             856                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          17.745626                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             43587                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             976                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           44.658811                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    17.745626                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.138638                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.138638                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          192247                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         192247                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        33608                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         33608                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         9834                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         9834                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          237                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          237                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          179                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          179                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        43442                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          43442                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        43442                       # number of overall hits
system.cpu15.dcache.overall_hits::total         43442                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2533                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2533                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         1107                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1107                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           78                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           78                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           96                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           96                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3640                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3640                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3640                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3640                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    107413128                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    107413128                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     90996588                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     90996588                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       779976                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       779976                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data      1143882                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total      1143882                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        53406                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        53406                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    198409716                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    198409716                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    198409716                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    198409716                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        36141                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        36141                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data        10941                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        10941                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        47082                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        47082                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        47082                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        47082                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.070087                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.070087                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.101179                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.101179                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.247619                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.247619                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.349091                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.349091                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.077312                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.077312                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.077312                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.077312                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 42405.498618                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 42405.498618                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 82201.073171                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 82201.073171                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  9999.692308                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  9999.692308                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 11915.437500                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 11915.437500                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 54508.163736                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 54508.163736                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 54508.163736                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 54508.163736                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2397                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          109                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             100                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    23.970000                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          109                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          241                       # number of writebacks
system.cpu15.dcache.writebacks::total             241                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1224                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1224                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          620                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          620                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            9                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1844                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1844                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1844                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1844                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1309                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1309                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          487                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          487                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           69                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           96                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           96                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1796                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1796                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1796                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1796                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     35580816                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     35580816                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     26917854                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     26917854                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       537786                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       537786                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data      1027134                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total      1027134                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        50922                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        50922                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     62498670                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     62498670                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     62498670                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     62498670                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.036219                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.036219                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.044511                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.044511                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.219048                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.219048                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.349091                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.349091                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.038146                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.038146                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.038146                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.038146                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 27181.677617                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 27181.677617                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 55272.800821                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 55272.800821                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         7794                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7794                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data 10699.312500                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 10699.312500                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 34798.814031                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 34798.814031                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 34798.814031                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 34798.814031                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             716                       # number of replacements
system.cpu15.icache.tags.tagsinuse          67.002154                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             41201                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1206                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           34.163350                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    67.002154                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.130864                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.130864                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           86416                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          86416                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        41201                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         41201                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        41201                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          41201                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        41201                       # number of overall hits
system.cpu15.icache.overall_hits::total         41201                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1404                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1404                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1404                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1404                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1404                       # number of overall misses
system.cpu15.icache.overall_misses::total         1404                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     38924279                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     38924279                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     38924279                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     38924279                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     38924279                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     38924279                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        42605                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        42605                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        42605                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        42605                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        42605                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        42605                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.032954                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.032954                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.032954                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.032954                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.032954                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.032954                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 27723.845442                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 27723.845442                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 27723.845442                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 27723.845442                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 27723.845442                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 27723.845442                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          716                       # number of writebacks
system.cpu15.icache.writebacks::total             716                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          198                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          198                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          198                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          198                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          198                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1206                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1206                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1206                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1206                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1206                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1206                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     30515939                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     30515939                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     30515939                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     30515939                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     30515939                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     30515939                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.028307                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.028307                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.028307                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.028307                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.028307                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.028307                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 25303.432007                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 25303.432007                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 25303.432007                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 25303.432007                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 25303.432007                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 25303.432007                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1478                       # number of replacements
system.l2.tags.tagsinuse                  4157.452403                       # Cycle average of tags in use
system.l2.tags.total_refs                       42200                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9063                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.656295                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2284.296238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1221.335309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      487.943615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       61.597189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        5.986651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.651986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.421597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.219583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.519226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.206089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        6.272788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.989293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        3.878879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.955513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        5.659730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        2.967039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        5.511366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        1.619406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        4.024037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        5.937660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        4.015740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        1.173473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.229866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        4.308232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        4.174520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.345319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        5.267737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        9.812272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        4.122278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.971489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.267115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.176265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.594907                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.139422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.074544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.029782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.253751                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7585                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          739                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4596                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2181                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.462952                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2044969                       # Number of tag accesses
system.l2.tags.data_accesses                  2044969                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11561                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11561                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6762                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6762                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  119                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 17                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1059                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               55                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1863                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5847                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           992                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           404                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst          1103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           947                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          1053                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst          1156                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          1036                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           951                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst          1330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          1158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18443                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          448                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          181                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          458                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          420                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9003                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5847                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                5497                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 518                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 421                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 241                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 471                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 187                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 404                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 222                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                1103                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 444                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 445                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 229                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 947                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 328                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                1053                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 423                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 600                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 232                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                1156                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 495                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1036                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 448                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 529                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 231                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 951                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 373                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                1330                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 521                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1158                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 477                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29309                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5847                       # number of overall hits
system.l2.overall_hits::cpu00.data               5497                       # number of overall hits
system.l2.overall_hits::cpu01.inst                992                       # number of overall hits
system.l2.overall_hits::cpu01.data                518                       # number of overall hits
system.l2.overall_hits::cpu02.inst                421                       # number of overall hits
system.l2.overall_hits::cpu02.data                241                       # number of overall hits
system.l2.overall_hits::cpu03.inst                471                       # number of overall hits
system.l2.overall_hits::cpu03.data                187                       # number of overall hits
system.l2.overall_hits::cpu04.inst                404                       # number of overall hits
system.l2.overall_hits::cpu04.data                222                       # number of overall hits
system.l2.overall_hits::cpu05.inst               1103                       # number of overall hits
system.l2.overall_hits::cpu05.data                444                       # number of overall hits
system.l2.overall_hits::cpu06.inst                445                       # number of overall hits
system.l2.overall_hits::cpu06.data                229                       # number of overall hits
system.l2.overall_hits::cpu07.inst                947                       # number of overall hits
system.l2.overall_hits::cpu07.data                328                       # number of overall hits
system.l2.overall_hits::cpu08.inst               1053                       # number of overall hits
system.l2.overall_hits::cpu08.data                423                       # number of overall hits
system.l2.overall_hits::cpu09.inst                600                       # number of overall hits
system.l2.overall_hits::cpu09.data                232                       # number of overall hits
system.l2.overall_hits::cpu10.inst               1156                       # number of overall hits
system.l2.overall_hits::cpu10.data                495                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1036                       # number of overall hits
system.l2.overall_hits::cpu11.data                448                       # number of overall hits
system.l2.overall_hits::cpu12.inst                529                       # number of overall hits
system.l2.overall_hits::cpu12.data                231                       # number of overall hits
system.l2.overall_hits::cpu13.inst                951                       # number of overall hits
system.l2.overall_hits::cpu13.data                373                       # number of overall hits
system.l2.overall_hits::cpu14.inst               1330                       # number of overall hits
system.l2.overall_hits::cpu14.data                521                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1158                       # number of overall hits
system.l2.overall_hits::cpu15.data                477                       # number of overall hits
system.l2.overall_hits::total                   29309                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           302                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data           256                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           173                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data           261                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data           231                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            71                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data            66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data           202                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1668                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              148                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             71                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5891                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           57                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           77                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           73                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst          103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           66                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           89                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst          132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           71                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3140                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          827                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           47                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           53                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1495                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1963                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5932                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               223                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               120                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                57                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                60                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                31                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                64                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                59                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                99                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data               104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                66                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst               132                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                48                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10526                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1963                       # number of overall misses
system.l2.overall_misses::cpu00.data             5932                       # number of overall misses
system.l2.overall_misses::cpu01.inst              223                       # number of overall misses
system.l2.overall_misses::cpu01.data              120                       # number of overall misses
system.l2.overall_misses::cpu02.inst               57                       # number of overall misses
system.l2.overall_misses::cpu02.data               75                       # number of overall misses
system.l2.overall_misses::cpu03.inst               60                       # number of overall misses
system.l2.overall_misses::cpu03.data               78                       # number of overall misses
system.l2.overall_misses::cpu04.inst               31                       # number of overall misses
system.l2.overall_misses::cpu04.data               90                       # number of overall misses
system.l2.overall_misses::cpu05.inst               64                       # number of overall misses
system.l2.overall_misses::cpu05.data               94                       # number of overall misses
system.l2.overall_misses::cpu06.inst               59                       # number of overall misses
system.l2.overall_misses::cpu06.data               99                       # number of overall misses
system.l2.overall_misses::cpu07.inst               77                       # number of overall misses
system.l2.overall_misses::cpu07.data              108                       # number of overall misses
system.l2.overall_misses::cpu08.inst               73                       # number of overall misses
system.l2.overall_misses::cpu08.data              104                       # number of overall misses
system.l2.overall_misses::cpu09.inst              103                       # number of overall misses
system.l2.overall_misses::cpu09.data               94                       # number of overall misses
system.l2.overall_misses::cpu10.inst               66                       # number of overall misses
system.l2.overall_misses::cpu10.data               96                       # number of overall misses
system.l2.overall_misses::cpu11.inst               89                       # number of overall misses
system.l2.overall_misses::cpu11.data              106                       # number of overall misses
system.l2.overall_misses::cpu12.inst               24                       # number of overall misses
system.l2.overall_misses::cpu12.data               91                       # number of overall misses
system.l2.overall_misses::cpu13.inst              132                       # number of overall misses
system.l2.overall_misses::cpu13.data              103                       # number of overall misses
system.l2.overall_misses::cpu14.inst               71                       # number of overall misses
system.l2.overall_misses::cpu14.data              108                       # number of overall misses
system.l2.overall_misses::cpu15.inst               48                       # number of overall misses
system.l2.overall_misses::cpu15.data               88                       # number of overall misses
system.l2.overall_misses::total                 10526                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       255852                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        80730                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        21114                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data       104328                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        19872                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        43470                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        83214                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        21114                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        42228                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        38502                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        19872                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data       125442                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        63342                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       919080                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        21114                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        19872                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        22356                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        63342                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1129695876                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     15368508                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      9559674                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      9162234                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      9384552                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     11403431                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10312667                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11185452                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11825957                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11194146                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11440062                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11152181                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      9249174                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11672316                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     11843712                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11591585                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1296041527                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    432282591                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     48346092                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     11062494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     11058768                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      5432508                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     11898360                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      9945936                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     14382863                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     13602384                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     20301981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     12515634                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     17427744                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      3770712                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     26642142                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     13715406                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      9274014                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    661659629                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    183336588                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     10860048                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      6890616                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      7555086                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     10042812                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      8531298                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     10917180                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     12026286                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data     10604196                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      8885268                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      8752374                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data     11940588                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      9563400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data     10214208                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     11667348                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      7520310                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    329307606                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    432282591                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1313032464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     48346092                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     26228556                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     11062494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     16450290                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     11058768                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     16717320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      5432508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     19427364                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     11898360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     19934729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      9945936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     21229847                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     14382863                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     23211738                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     13602384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     22430153                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     20301981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     20079414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     12515634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     20192436                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     17427744                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     23092769                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      3770712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     18812574                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     26642142                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     21886524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     13715406                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     23511060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      9274014                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     19111895                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2287008762                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    432282591                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1313032464                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     48346092                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     26228556                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     11062494                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     16450290                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     11058768                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     16717320                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      5432508                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     19427364                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     11898360                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     19934729                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      9945936                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     21229847                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     14382863                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     23211738                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     13602384                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     22430153                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     20301981                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     20079414                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     12515634                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     20192436                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     17427744                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     23092769                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      3770712                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     18812574                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     26642142                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     21886524                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     13715406                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     23511060                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      9274014                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     19111895                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2287008762                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6762                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6762                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          309                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data          264                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          180                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data          266                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data          239                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data          208                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1787                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           83                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data           91                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           86                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data           87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         1215                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst         1167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          504                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1024                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         1126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         1222                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1083                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         1401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         1206                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          408                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          451                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7810                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           11429                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1215                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             638                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             478                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             316                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             531                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             265                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             312                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            1167                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             538                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             504                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             328                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1024                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             436                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            1126                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             527                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             703                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             326                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            1222                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             591                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1125                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             554                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             553                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             322                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1083                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             476                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            1401                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             629                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1206                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             565                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39835                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7810                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          11429                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1215                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            638                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            478                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            316                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            531                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            265                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            312                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           1167                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            538                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            504                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            328                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1024                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            436                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           1126                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            527                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            703                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            326                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           1222                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            591                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1125                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            554                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            553                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            322                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1083                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            476                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           1401                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            629                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1206                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            565                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39835                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.378378                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.977346                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.375000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.969697                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.783784                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.961111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.981203                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.966527                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.828125                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.363636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.898734                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.904110                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.971154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.933408                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.894737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.913043                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.952381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.896970                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.828196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.503546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.518072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.472527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.511628                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.482456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.510417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.473214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.462185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.509615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.504505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.495146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.551724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.491228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.466102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.486486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.759737                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.251344                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.183539                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.119247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.112994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.071264                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.054841                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.117063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.075195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.064831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.146515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.054010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.079111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.043400                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.121884                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.050678                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.039801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.145485                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.157075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.098592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.137339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.201149                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.203540                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.091981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.215517                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.169753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.120098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.184685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.083333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.121951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.182979                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.129834                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.103718                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.074890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142408                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.251344                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.519031                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.183539                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.188088                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.119247                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.237342                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.112994                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.294340                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.071264                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.288462                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.054841                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.174721                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.117063                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.301829                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.075195                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.247706                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.064831                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.197343                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.146515                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.288344                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.054010                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.162437                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.079111                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.191336                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.043400                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.282609                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.121884                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.216387                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.050678                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.171701                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.039801                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.155752                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.264240                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.251344                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.519031                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.183539                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.188088                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.119247                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.237342                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.112994                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.294340                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.071264                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.288462                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.054841                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.174721                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.117063                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.301829                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.075195                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.247706                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.064831                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.197343                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.146515                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.288344                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.054010                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.162437                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.079111                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.191336                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.043400                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.282609                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.121884                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.216387                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.050678                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.171701                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.039801                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.155752                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.264240                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 18275.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   267.317881                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data        10557                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data   407.531250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data        19872                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data  1498.965517                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   481.005780                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data    80.896552                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data   182.805195                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   726.452830                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   279.887324                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data  1900.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data   313.574257                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   551.007194                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data        10557                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data        19872                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data  1315.058824                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   427.986486                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 221292.042311                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 216457.859155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data       222318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 213075.209302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 213285.272727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 207335.109091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 210462.591837                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 211046.264151                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 215017.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 211210.301887                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 204286.821429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 218670.215686                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 192691.125000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 208434.214286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 215340.218182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 214658.981481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 220003.654218                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 220215.278146                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 216798.618834                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 194078.842105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 184312.800000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 175242.193548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 185911.875000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 168575.186441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 186790.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 186334.027397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 197106.611650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 189630.818182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 195817.348315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst       157113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 201834.409091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 193174.732394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 193208.625000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 210719.627070                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221688.740024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 221633.632653                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 215331.750000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 215859.600000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data       218322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 218751.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 218343.600000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 218659.745455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 216412.163265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 216713.853659                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 218809.350000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 217101.600000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 222404.651163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 217323.574468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 220138.641509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 221185.588235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 220272.646154                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 220215.278146                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 221347.347269                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 216798.618834                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 218571.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 194078.842105                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 219337.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 184312.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 214324.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 175242.193548                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 215859.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 185911.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 212071.585106                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 168575.186441                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 214442.898990                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 186790.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 214923.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 186334.027397                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 215674.548077                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 197106.611650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 213610.787234                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 189630.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 210337.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 195817.348315                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 217856.311321                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst       157113                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 206731.582418                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 201834.409091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 212490.524272                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 193174.732394                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data       217695                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 193208.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 217180.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 217272.350561                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 220215.278146                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 221347.347269                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 216798.618834                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 218571.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 194078.842105                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 219337.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 184312.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 214324.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 175242.193548                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 215859.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 185911.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 212071.585106                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 168575.186441                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 214442.898990                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 186790.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 214923.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 186334.027397                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 215674.548077                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 197106.611650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 213610.787234                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 189630.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 210337.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 195817.348315                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 217856.311321                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst       157113                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 206731.582418                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 201834.409091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 212490.524272                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 193174.732394                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data       217695                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 193208.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 217180.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 217272.350561                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                141                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             4800                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        10                       # number of cycles access was blocked
system.l2.blocked::no_targets                      41                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      14.100000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   117.073171                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1086                       # number of writebacks
system.l2.writebacks::total                      1086                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           739                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           55                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 794                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                794                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          302                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data          256                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          173                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data          261                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data          231                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data           66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data          202                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1668                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          148                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5105                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           71                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5891                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1919                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          185                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           76                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2401                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           49                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           49                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1440                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9732                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9732                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       200182                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      4718106                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        30750                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        46072                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data      3986496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        13756                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data       451572                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      2712400                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data      4085272                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data      3609189                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       817062                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        61260                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data      1109496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data      1019084                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data      3149348                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     26010045                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        30860                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data       151888                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        15404                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        45776                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data       141748                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        14616                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data       191338                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data       260592                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        13282                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data       323608                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       249524                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data        46440                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       176798                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data       322412                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data       308288                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2292574                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1101635296                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     14980788                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      9324006                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      8924491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      9140840                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     11099931                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10046416                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10890648                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11526026                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     10902938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     11129828                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     10868302                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      8985863                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     11361337                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     11539730                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     11295871                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1263652311                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    414462933                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     39924604                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      3885172                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      1510694                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       441930                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      2163260                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      1962941                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      5413595                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      3675654                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst     11273579                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      2804184                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      8865883                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst       647748                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst     16475766                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      2371478                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2806314                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    518685735                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    178067221                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     10589911                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      6292644                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      6736013                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      9113299                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      7566598                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      9774022                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data     11032431                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      9726634                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      8022731                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      7777340                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data     11024705                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      9325417                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      8857697                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data     10603284                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7130454                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    311640401                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    414462933                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1279702517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     39924604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     25570699                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      3885172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     15616650                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      1510694                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     15660504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       441930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     18254139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      2163260                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     18666529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1962941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     19820438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      5413595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     21923079                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      3675654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     21252660                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst     11273579                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     18925669                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      2804184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     18907168                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      8865883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     21893007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       647748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     18311280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst     16475766                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     20219034                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      2371478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     22143014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2806314                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     18426325                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2093978447                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    414462933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1279702517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     39924604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     25570699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      3885172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     15616650                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      1510694                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     15660504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       441930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     18254139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      2163260                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     18666529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1962941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     19820438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      5413595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     21923079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      3675654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     21252660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst     11273579                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     18925669                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      2804184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     18907168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      8865883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     21893007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       647748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     18311280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst     16475766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     20219034                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      2371478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     22143014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2806314                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     18426325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2093978447                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.378378                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.977346                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.375000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.969697                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.783784                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.961111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.981203                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.966527                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.828125                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.363636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.898734                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.904110                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.971154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.933408                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.894737                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.785714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.913043                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.952381                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.896970                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.828196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.503546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.518072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.472527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.511628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.482456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.510417                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.473214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.462185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.509615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.504505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.495146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.551724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.491228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.466102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.486486                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.759737                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.245711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.152263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.037657                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.013183                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.004598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.008569                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.017857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.024414                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.015098                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.073969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.010638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.036444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.005425                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.070175                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.007852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.010779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.111245                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.156315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.098592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.124464                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.178161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.185841                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.082547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.193966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.157407                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.110294                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.166667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.075000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.113082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.182979                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.113260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.095890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.072687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.137169                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.245711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.518681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.152263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.188088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.037657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.227848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.013183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.279245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.004598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.275641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.008569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.167286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.017857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.286585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.024414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.238532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.015098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.189753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.073969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.276074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.010638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.155668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.036444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.184116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.005425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.282609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.070175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.203782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.007852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.165342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.010779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.153982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.244308                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.245711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.518681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.152263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.188088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.037657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.227848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.013183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.279245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.004598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.275641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.008569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.167286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.017857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.286585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.024414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.238532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.015098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.189753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.073969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.276074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.010638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.155668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.036444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.184116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.005425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.282609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.070175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.203782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.007852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.165342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.010779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.153982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.244308                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 14298.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 15622.867550                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        15375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 15357.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 15572.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data        13756                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 15571.448276                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 15678.612717                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 15652.383142                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 15624.194805                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 15416.264151                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        15315                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 15626.704225                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 15440.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 15590.831683                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15593.552158                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        15430                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 15188.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        15404                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 15258.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 15749.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        14616                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 15944.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 15328.941176                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        13282                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 15409.904762                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 15595.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data        15480                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 16072.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 15352.952381                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 15414.400000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 15490.364865                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 215795.356709                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 210997.014085                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 216837.348837                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 207546.302326                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 207746.363636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 201816.927273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 205028.897959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 205483.924528                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 209564.109091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 205715.811321                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 198746.928571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 213103.960784                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 187205.479167                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 202881.017857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 209813.272727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 209182.796296                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 214505.569683                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215978.599792                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215808.670270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215842.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 215813.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       220965                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst       216326                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 218104.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 216543.800000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 216214.941176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 216799.596154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 215706.461538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 216241.048780                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst       215916                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 216786.394737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215588.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 215870.307692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 216029.044148                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216363.573512                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 216120.632653                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 216987.724138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 217290.741935                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 216983.309524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 216188.514286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 217200.488889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 216322.176471                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 216147.422222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 216830.567568                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 216037.222222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 216170.686275                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 216870.162791                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 216041.390244                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216393.551020                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 216074.363636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216416.945139                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215978.599792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 215874.243758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215808.670270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 213089.158333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215842.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 216897.916667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 215813.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 211628.432432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       220965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 212257.430233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       216326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 207405.877778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 218104.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 210855.723404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 216543.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 210798.836538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 216214.941176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 212526.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 216799.596154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 210285.211111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 215706.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 205512.695652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 216241.048780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 214637.323529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst       215916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 201222.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 216786.394737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 208443.649485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215588.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 212913.596154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 215870.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 211796.839080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 215164.246506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215978.599792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 215874.243758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215808.670270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 213089.158333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215842.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 216897.916667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 215813.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 211628.432432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       220965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 212257.430233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       216326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 207405.877778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 218104.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 210855.723404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 216543.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 210798.836538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 216214.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 212526.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 216799.596154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 210285.211111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 215706.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 205512.695652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 216241.048780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 214637.323529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst       215916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 201222.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 216786.394737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 208443.649485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215588.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 212913.596154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 215870.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 211796.839080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 215164.246506                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3841                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1086                       # Transaction distribution
system.membus.trans_dist::CleanEvict              241                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2773                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            788                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5949                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5833                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3841                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        24352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       688640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  688640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1803                       # Total snoops (count)
system.membus.snoop_fanout::samples             16347                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16347    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16347                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25561238                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48370000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        87682                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        28855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        35481                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            159                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             40745                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12647                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14240                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9414                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2834                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           805                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3639                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           19                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8406                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8406                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21583                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19162                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        22918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        34530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         3175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         4195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         3508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         1111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         2389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         3233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         3175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         3782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         2887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         2682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         3715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         3804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         3128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                129419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       966912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1267840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       125440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        58880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        36032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        32448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        41664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        25792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       117568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        50752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        38848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        32000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       100544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        41216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       113408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        48384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        60608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        31936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       124992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        54720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       113024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        54144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        43200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        29824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       108032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        44800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       148096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        53824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       123008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        51584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4200704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           12500                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            54328                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.426723                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.788008                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24772     45.60%     45.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11243     20.69%     66.29% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3796      6.99%     73.28% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2166      3.99%     77.27% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1467      2.70%     79.97% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1289      2.37%     82.34% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1266      2.33%     84.67% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1269      2.34%     87.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1181      2.17%     89.18% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1046      1.93%     91.10% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   983      1.81%     92.91% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  1005      1.85%     94.76% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   787      1.45%     96.21% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   783      1.44%     97.65% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   783      1.44%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   490      0.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              54328                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          173168057                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29482093                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          43956015                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4596073                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           7325903                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1835783                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1776005                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2045181                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1779625                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1666326                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1733775                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          4428670                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          6264540                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1948555                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1892742                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3901290                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          4343252                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          4285235                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          5674609                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          2714211                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          2646406                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          4637326                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          6623494                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          4278180                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          5016306                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          2116216                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1762837                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          4151556                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          4756312                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          5320889                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          6752030                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          4551815                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          6417862                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
