
*** Running vivado
    with args -log theBlockDesign_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source theBlockDesign_wrapper.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source theBlockDesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2021.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Command: read_checkpoint -auto_incremental -incremental /home/mike/repos/fpga-guitar/fpga-guitar-project/fpga-guitar-project.srcs/utils_1/imports/synth_1/block_design_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mike/repos/fpga-guitar/fpga-guitar-project/fpga-guitar-project.srcs/utils_1/imports/synth_1/block_design_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top theBlockDesign_wrapper -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 464861
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46239 ; free virtual = 54343
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'theBlockDesign_wrapper' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/hdl/theBlockDesign_wrapper.vhd:32]
INFO: [Synth 8-3491] module 'theBlockDesign' declared at '/home/mike/repos/fpga-guitar/ip/theBlockDesign/synth/theBlockDesign.vhd:14' bound to instance 'theBlockDesign_i' of component 'theBlockDesign' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/hdl/theBlockDesign_wrapper.vhd:51]
INFO: [Synth 8-638] synthesizing module 'theBlockDesign' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/synth/theBlockDesign.vhd:36]
INFO: [Synth 8-3491] module 'theBlockDesign_i2s_transceiver_0_0' declared at '/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_i2s_transceiver_0_0/synth/theBlockDesign_i2s_transceiver_0_0.vhd:56' bound to instance 'i2s_transceiver_0' of component 'theBlockDesign_i2s_transceiver_0_0' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/synth/theBlockDesign.vhd:116]
INFO: [Synth 8-638] synthesizing module 'theBlockDesign_i2s_transceiver_0_0' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_i2s_transceiver_0_0/synth/theBlockDesign_i2s_transceiver_0_0.vhd:72]
	Parameter mclk_sclk_ratio bound to: 4 - type: integer 
	Parameter sclk_ws_ratio bound to: 64 - type: integer 
	Parameter datawidth bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'i2s_transceiver' declared at '/home/mike/repos/fpga-guitar/rtl/i2s_transceiver.vhd:4' bound to instance 'U0' of component 'i2s_transceiver' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_i2s_transceiver_0_0/synth/theBlockDesign_i2s_transceiver_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'i2s_transceiver' [/home/mike/repos/fpga-guitar/rtl/i2s_transceiver.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'i2s_transceiver' (1#1) [/home/mike/repos/fpga-guitar/rtl/i2s_transceiver.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'theBlockDesign_i2s_transceiver_0_0' (2#1) [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_i2s_transceiver_0_0/synth/theBlockDesign_i2s_transceiver_0_0.vhd:72]
INFO: [Synth 8-3491] module 'theBlockDesign_rotary_encoder_0_0' declared at '/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_rotary_encoder_0_0/synth/theBlockDesign_rotary_encoder_0_0.vhd:56' bound to instance 'rotary_encoder_0' of component 'theBlockDesign_rotary_encoder_0_0' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/synth/theBlockDesign.vhd:130]
INFO: [Synth 8-638] synthesizing module 'theBlockDesign_rotary_encoder_0_0' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_rotary_encoder_0_0/synth/theBlockDesign_rotary_encoder_0_0.vhd:67]
	Parameter DEBVAL bound to: 120000 - type: integer 
	Parameter TRANSVAL bound to: 780000 - type: integer 
	Parameter MAXGAIN bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'rotary_encoder' declared at '/home/mike/repos/fpga-guitar/rtl/rotary_encoder.vhd:125' bound to instance 'U0' of component 'rotary_encoder' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_rotary_encoder_0_0/synth/theBlockDesign_rotary_encoder_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'rotary_encoder' [/home/mike/repos/fpga-guitar/rtl/rotary_encoder.vhd:141]
WARNING: [Synth 8-3848] Net GAIN_FACTOR in module/entity rotary_encoder does not have driver. [/home/mike/repos/fpga-guitar/rtl/rotary_encoder.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'rotary_encoder' (3#1) [/home/mike/repos/fpga-guitar/rtl/rotary_encoder.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'theBlockDesign_rotary_encoder_0_0' (4#1) [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_rotary_encoder_0_0/synth/theBlockDesign_rotary_encoder_0_0.vhd:67]
INFO: [Synth 8-3491] module 'theBlockDesign_word_receive_0_0' declared at '/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_word_receive_0_0/synth/theBlockDesign_word_receive_0_0.vhd:56' bound to instance 'word_receive_0' of component 'theBlockDesign_word_receive_0_0' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/synth/theBlockDesign.vhd:139]
INFO: [Synth 8-638] synthesizing module 'theBlockDesign_word_receive_0_0' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_word_receive_0_0/synth/theBlockDesign_word_receive_0_0.vhd:67]
	Parameter datawidth bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'word_receive' declared at '/home/mike/repos/fpga-guitar/rtl/word_receive.vhd:34' bound to instance 'U0' of component 'word_receive' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_word_receive_0_0/synth/theBlockDesign_word_receive_0_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'word_receive' [/home/mike/repos/fpga-guitar/rtl/word_receive.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'word_receive' (5#1) [/home/mike/repos/fpga-guitar/rtl/word_receive.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'theBlockDesign_word_receive_0_0' (6#1) [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_word_receive_0_0/synth/theBlockDesign_word_receive_0_0.vhd:67]
INFO: [Synth 8-3491] module 'theBlockDesign_xlconstant_0_0' declared at '/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_xlconstant_0_0/synth/theBlockDesign_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'theBlockDesign_xlconstant_0_0' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/synth/theBlockDesign.vhd:148]
INFO: [Synth 8-6157] synthesizing module 'theBlockDesign_xlconstant_0_0' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_xlconstant_0_0/synth/theBlockDesign_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (7#1) [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'theBlockDesign_xlconstant_0_0' (8#1) [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_xlconstant_0_0/synth/theBlockDesign_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'theBlockDesign_xlconstant_1_0' declared at '/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_xlconstant_1_0/synth/theBlockDesign_xlconstant_1_0.v:57' bound to instance 'xlconstant_1' of component 'theBlockDesign_xlconstant_1_0' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/synth/theBlockDesign.vhd:152]
INFO: [Synth 8-6157] synthesizing module 'theBlockDesign_xlconstant_1_0' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_xlconstant_1_0/synth/theBlockDesign_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (8#1) [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'theBlockDesign_xlconstant_1_0' (9#1) [/home/mike/repos/fpga-guitar/ip/theBlockDesign/ip/theBlockDesign_xlconstant_1_0/synth/theBlockDesign_xlconstant_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'theBlockDesign' (10#1) [/home/mike/repos/fpga-guitar/ip/theBlockDesign/synth/theBlockDesign.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'theBlockDesign_wrapper' (11#1) [/home/mike/repos/fpga-guitar/ip/theBlockDesign/hdl/theBlockDesign_wrapper.vhd:32]
WARNING: [Synth 8-7129] Port r_data_tx_in[23] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[22] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[21] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[20] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[19] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[18] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[17] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[16] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[15] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[14] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[13] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[12] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[11] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[10] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[9] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[8] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[7] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[6] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[5] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[4] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[3] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[2] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[1] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[0] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[15] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[14] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[13] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[12] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[11] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[10] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[9] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[8] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[7] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[6] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[5] in module word_receive is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[15] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[14] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[13] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[12] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[11] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[10] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[9] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[8] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[7] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[6] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[5] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[4] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[3] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[2] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[1] in module rotary_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[0] in module rotary_encoder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46020 ; free virtual = 54125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46018 ; free virtual = 54123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46018 ; free virtual = 54123
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46011 ; free virtual = 54116
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mike/repos/fpga-guitar/cons/cons.xdc]
Finished Parsing XDC File [/home/mike/repos/fpga-guitar/cons/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mike/repos/fpga-guitar/cons/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/theBlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/theBlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mike/repos/fpga-guitar/fpga-guitar-project/fpga-guitar-project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mike/repos/fpga-guitar/fpga-guitar-project/fpga-guitar-project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46855 ; free virtual = 54959
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46855 ; free virtual = 54959
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46932 ; free virtual = 55037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46932 ; free virtual = 55037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for theBlockDesign_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for theBlockDesign_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for theBlockDesign_i/i2s_transceiver_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for theBlockDesign_i/rotary_encoder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for theBlockDesign_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for theBlockDesign_i/word_receive_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46932 ; free virtual = 55037
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'rotary_encoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    a1b1 |                               00 |                              000
                     ccw |                               01 |                              101
                      cw |                               10 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'rotary_encoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46923 ; free virtual = 55028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               24 Bit    Registers := 14    
	               20 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 6     
	   4 Input   24 Bit        Muxes := 1     
	   5 Input   24 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port r_data_tx_in[23] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[22] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[21] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[20] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[19] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[18] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[17] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[16] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[15] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[14] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[13] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[12] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[11] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[10] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[9] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[8] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[7] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[6] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[5] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[4] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[3] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[2] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[1] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_data_tx_in[0] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[15] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[14] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[13] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[12] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[11] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[10] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[9] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[8] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[7] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[6] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gain_factor[5] in module theBlockDesign_word_receive_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[15] in module theBlockDesign_rotary_encoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[14] in module theBlockDesign_rotary_encoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[13] in module theBlockDesign_rotary_encoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[12] in module theBlockDesign_rotary_encoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[11] in module theBlockDesign_rotary_encoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[10] in module theBlockDesign_rotary_encoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[9] in module theBlockDesign_rotary_encoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[8] in module theBlockDesign_rotary_encoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[7] in module theBlockDesign_rotary_encoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[6] in module theBlockDesign_rotary_encoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[5] in module theBlockDesign_rotary_encoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[4] in module theBlockDesign_rotary_encoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[3] in module theBlockDesign_rotary_encoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port GAIN_FACTOR[2] in module theBlockDesign_rotary_encoder_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46908 ; free virtual = 55017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46788 ; free virtual = 54899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46797 ; free virtual = 54907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46797 ; free virtual = 54907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46792 ; free virtual = 54903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46792 ; free virtual = 54903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46792 ; free virtual = 54903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46792 ; free virtual = 54903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46792 ; free virtual = 54903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46792 ; free virtual = 54903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    64|
|3     |LUT1   |    18|
|4     |LUT2   |   211|
|5     |LUT3   |    33|
|6     |LUT4   |    36|
|7     |LUT5   |     8|
|8     |LUT6   |    43|
|9     |FDRE   |   339|
|10    |FDSE   |     1|
|11    |IBUF   |     5|
|12    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46792 ; free virtual = 54903
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46843 ; free virtual = 54954
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46843 ; free virtual = 54954
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46929 ; free virtual = 55040
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 46871 ; free virtual = 54981
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2e79555f
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2719.145 ; gain = 0.000 ; free physical = 47069 ; free virtual = 55180
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/mike/repos/fpga-guitar/fpga-guitar-project/fpga-guitar-project.runs/synth_1/theBlockDesign_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file theBlockDesign_wrapper_utilization_synth.rpt -pb theBlockDesign_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  5 15:40:18 2023...
