[
	{
		"original_line": "      end else if (vout_val < vout_low) begin", 
		"bug_line": "      end else if (vout_val < vout_low begin",
		"error_description": "Missing closing parenthesis ')' in conditional expression, causing unbalanced parentheses syntax error"
	},
	{
		"original_line": "parameter real vin_offset = 0;", 
		"bug_line": "parameter real vin_offset = 0",
		"error_description": "Missing semicolon at end of parameter declaration"
	},
	{
		"original_line": "output vout;", 
		"bug_line": "otput vout;",
		"error_description": "Misspelled 'output' keyword as 'otput', causing an unrecognized declaration syntax error."
	},
	{
		"original_line": "        $display("Range specification error.  vout_high = (%E) less than vout_low = (%E).\n", vout_high, vout_low );", 
		"bug_line": "        $display("Range specification error.  vout_high = (%E) less than vout_low = (%E).\n", vout_high, vout_low;",
		"error_description": "Missing closing parenthesis for $display function call. The semicolon appears before closing the argument list, causing a syntax error due to unclosed parentheses and misplaced semicolon."
	},
	{
		"original_line": "input vin_p, vin_n, vctrl_p, vctrl_n;", 
		"bug_line": "input vin_p, vin_n, vctrl_p, vctrl_n",
		"error_description": "Missing semicolon at the end of the input port declaration. VerilogA requires semicolons to terminate port list declarations."
	},
	{
		"original_line": "parameter real gain_const= 1;", 
		"bug_line": "parameter real gain_const= 1",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn'"
	},
	{
		"original_line": "    $finish;", 
		"bug_line": "    $finash;",
		"error_description": "Misspelled system task name: '$finash' is not a valid Verilog-A system task (correct spelling is '$finish')."
	},
	{
		"original_line": "	 if (vout_high <= vout_low) begin", 
		"bug_line": "	 if (vout_high <= vout_low begin",
		"error_description": "Missing closing parenthesis ')' in the conditional expression, creating mismatched parentheses."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begi",
		"error_description": "The keyword 'begin' is misspelled as 'begi', causing a syntax error due to an incomplete block declaration."
	},
	{
		"original_line": "parameter real vout_high = 10;", 
		"bug_line": "parameter real vout_high = 10",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error as VerilogA requires statements to be terminated with semicolons."
	},
	{
		"original_line": "parameter real vout_high = 10;", 
		"bug_line": "parameter real vout_high = 10",
		"error_description": "Missing required semicolon at the end of the parameter declaration. VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "      analog begin", 
		"bug_line": "      analog begn",
		"error_description": "Misspelled 'begin' as 'begn', causing invalid keyword syntax error"
	},
	{
		"original_line": "      @ ( initial_step ) begin", 
		"bug_line": "      @ ( initial_step  begin",
		"error_description": "Missing closing parenthesis for the event control expression, resulting in unbalanced parentheses and invalid event control syntax."
	},
	{
		"original_line": "    $display("Range specification error.  vout_high = (%E) less than vout_low = (%E).\n", vout_high, vout_low );", 
		"bug_line": "    $display("Range specification error.  vout_high = (%E) less than vout_low = (%E).\n, vout_high, vout_low );",
		"error_description": "Unterminated string constant due to missing closing double quote after format specifier. The comma and variables are now inside the string literal."
	},
	{
		"original_line": "parameter real vout_high = 10;", 
		"bug_line": "parameter real vout_high = 10",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "output vout;", 
		"bug_line": "output vout",
		"error_description": "Missing semicolon at end of port declaration statement"
	},
	{
		"original_line": "output vout;", 
		"bug_line": "output vout",
		"error_description": "Missing semicolon at the end of the port declaration, causing a syntax error as Verilog requires semicolons to terminate port declarations."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analogx begin",
		"error_description": "Misspelled 'analog' keyword as 'analogx', making it an invalid identifier for the analog block definition in VerilogA."
	},
	{
		"original_line": "    $finish;", 
		"bug_line": "    $finush;",
		"error_description": "Misspelled system task 'finish' as 'finush', causing an undefined task reference syntax error"
	}
]