#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558b80bf8a00 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -10;
v0x558b80c3ebe0_0 .var "alu_op_i", 6 0;
v0x558b80c3ecc0_0 .var/i "i", 31 0;
v0x558b80c3ed80_0 .var "rs1_i", 4 0;
v0x558b80c3ee40_0 .var "rs2_i", 4 0;
v0x558b80c3ef20_0 .var "rst_n", 0 0;
v0x558b80c3f050_0 .var "wdata_i", 31 0;
v0x558b80c3f110_0 .var "wr_en", 0 0;
v0x558b80c3f1b0_0 .var "wrd_i", 4 0;
S_0x558b80c0c0e0 .scope module, "cpu_top_inst" "cpu_top" 2 15, 3 3 0, S_0x558b80bf8a00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 1 "wr_en"
    .port_info 2 /INPUT 7 "alu_op_i"
    .port_info 3 /INPUT 32 "wdata_i"
    .port_info 4 /INPUT 32 "mem_rdata_i"
    .port_info 5 /OUTPUT 32 "alu_result_o"
    .port_info 6 /OUTPUT 1 "z_flag_o"
L_0x558b80bced00 .functor BUFZ 32, v0x558b80c382b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558b80c3dfc0_0 .net "alu_op_i", 6 0, v0x558b80c3ebe0_0;  1 drivers
v0x558b80c3e0c0_0 .net "alu_result_o", 31 0, L_0x558b80bced00;  1 drivers
v0x558b80c3e1a0_0 .net "alu_result_s", 31 0, v0x558b80c382b0_0;  1 drivers
v0x558b80c3e270_0 .net "instruction_s", 31 0, v0x558b80c3bfa0_0;  1 drivers
L_0x7ffb603cc138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558b80c3e330_0 .net "mem_rdata_i", 31 0, L_0x7ffb603cc138;  1 drivers
v0x558b80c3e460_0 .net "rs1_data", 31 0, L_0x558b80bcdc60;  1 drivers
v0x558b80c3e570_0 .net "rs2_data", 31 0, L_0x558b80bcf8e0;  1 drivers
v0x558b80c3e680_0 .net "rst_n", 0 0, v0x558b80c3ef20_0;  1 drivers
v0x558b80c3e720_0 .net "sysclk", 0 0, v0x558b80c38870_0;  1 drivers
v0x558b80c3e8e0_0 .net "wdata_i", 31 0, v0x558b80c3f050_0;  1 drivers
v0x558b80c3e9c0_0 .net "wr_en", 0 0, v0x558b80c3f110_0;  1 drivers
o0x7ffb60418a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x558b80c3ea60_0 .net "z_flag_o", 0 0, o0x7ffb60418a08;  0 drivers
L_0x558b80c4f930 .part v0x558b80c3bfa0_0, 15, 5;
L_0x558b80c4fab0 .part v0x558b80c3bfa0_0, 20, 5;
L_0x558b80c4fb50 .part v0x558b80c3bfa0_0, 7, 5;
S_0x558b80c0cbd0 .scope module, "alu_inst" "alu" 3 45, 4 3 0, S_0x558b80c0c0e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction_i"
    .port_info 1 /INPUT 32 "rs1_data_i"
    .port_info 2 /INPUT 32 "rs2_data_i"
    .port_info 3 /OUTPUT 32 "result_o"
P_0x558b80c09020 .param/l "ADDI" 0 4 33, C4<000>;
P_0x558b80c09060 .param/l "ADD_SUB" 0 4 24, C4<000>;
P_0x558b80c090a0 .param/l "AND" 0 4 31, C4<111>;
P_0x558b80c090e0 .param/l "ANDI" 0 4 38, C4<111>;
P_0x558b80c09120 .param/l "ITYPE" 0 4 21, C4<0010011>;
P_0x558b80c09160 .param/l "OR" 0 4 30, C4<110>;
P_0x558b80c091a0 .param/l "ORI" 0 4 37, C4<110>;
P_0x558b80c091e0 .param/l "RTYPE" 0 4 20, C4<0110011>;
P_0x558b80c09220 .param/l "SLL" 0 4 25, C4<001>;
P_0x558b80c09260 .param/l "SLLI" 0 4 40, C4<001>;
P_0x558b80c092a0 .param/l "SLT" 0 4 26, C4<010>;
P_0x558b80c092e0 .param/l "SLTI" 0 4 34, C4<010>;
P_0x558b80c09320 .param/l "SLTIU" 0 4 35, C4<011>;
P_0x558b80c09360 .param/l "SLTU" 0 4 27, C4<011>;
P_0x558b80c093a0 .param/l "SRLI_SRAI" 0 4 41, C4<101>;
P_0x558b80c093e0 .param/l "SRL_SRA" 0 4 29, C4<101>;
P_0x558b80c09420 .param/l "XOR" 0 4 28, C4<100>;
P_0x558b80c09460 .param/l "XORI" 0 4 36, C4<100>;
v0x558b80c137d0_0 .net "alu_funct3_s", 2 0, L_0x558b80c4fdd0;  1 drivers
v0x558b80c13870_0 .net "alu_funct7_s", 6 0, L_0x558b80c4fed0;  1 drivers
v0x558b80c37fe0_0 .net "alu_opcode_s", 6 0, L_0x558b80c4fd30;  1 drivers
v0x558b80c380a0_0 .net "imm_s", 11 0, L_0x558b80c4fbf0;  1 drivers
v0x558b80c38180_0 .net "instruction_i", 31 0, v0x558b80c3bfa0_0;  alias, 1 drivers
v0x558b80c382b0_0 .var "result_o", 31 0;
v0x558b80c38390_0 .net "rs1_data_i", 31 0, L_0x558b80bcdc60;  alias, 1 drivers
v0x558b80c38470_0 .net "rs2_data_i", 31 0, L_0x558b80bcf8e0;  alias, 1 drivers
v0x558b80c38550_0 .net "shamt_s", 4 0, L_0x558b80c4fc90;  1 drivers
E_0x558b80bcb730/0 .event edge, v0x558b80c37fe0_0, v0x558b80c137d0_0, v0x558b80c13870_0, v0x558b80c38390_0;
E_0x558b80bcb730/1 .event edge, v0x558b80c38470_0, v0x558b80c380a0_0, v0x558b80c38180_0, v0x558b80c38550_0;
E_0x558b80bcb730 .event/or E_0x558b80bcb730/0, E_0x558b80bcb730/1;
L_0x558b80c4fbf0 .part v0x558b80c3bfa0_0, 20, 12;
L_0x558b80c4fc90 .part v0x558b80c3bfa0_0, 20, 5;
L_0x558b80c4fd30 .part v0x558b80c3bfa0_0, 0, 7;
L_0x558b80c4fdd0 .part v0x558b80c3bfa0_0, 12, 3;
L_0x558b80c4fed0 .part v0x558b80c3bfa0_0, 25, 7;
S_0x558b80c386b0 .scope module, "clk_gen_inst" "clk_gen" 3 23, 5 2 0, S_0x558b80c0c0e0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
v0x558b80c38870_0 .var "clk", 0 0;
S_0x558b80c38990 .scope module, "ifu_inst" "ifu" 3 26, 6 4 0, S_0x558b80c0c0e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /OUTPUT 32 "instruction_o"
L_0x7ffb603cc060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558b80c3c7f0_0 .net/2u *"_s2", 31 0, L_0x7ffb603cc060;  1 drivers
v0x558b80c3c8f0_0 .net "clk", 0 0, v0x558b80c38870_0;  alias, 1 drivers
v0x558b80c3ca00_0 .net "instruction_o", 31 0, v0x558b80c3bfa0_0;  alias, 1 drivers
v0x558b80c3caf0_0 .net "next_pc", 31 0, L_0x558b80c4f300;  1 drivers
v0x558b80c3cb90_0 .net "pc", 31 0, v0x558b80c3c4a0_0;  1 drivers
v0x558b80c3ccd0_0 .net "rst_n", 0 0, v0x558b80c3ef20_0;  alias, 1 drivers
L_0x558b80c4f300 .arith/sum 32, v0x558b80c3c4a0_0, L_0x7ffb603cc060;
S_0x558b80c38bb0 .scope module, "instruction_memory_inst" "instruction_memory" 6 23, 7 3 0, S_0x558b80c38990;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "address_i"
    .port_info 1 /OUTPUT 32 "instruction_o"
v0x558b80c395d0_0 .net "address_i", 31 0, v0x558b80c3c4a0_0;  alias, 1 drivers
v0x558b80c396d0 .array "imem", 255 0, 31 0;
v0x558b80c3bfa0_0 .var "instruction_o", 31 0;
v0x558b80c396d0_0 .array/port v0x558b80c396d0, 0;
v0x558b80c396d0_1 .array/port v0x558b80c396d0, 1;
v0x558b80c396d0_2 .array/port v0x558b80c396d0, 2;
E_0x558b80bccab0/0 .event edge, v0x558b80c395d0_0, v0x558b80c396d0_0, v0x558b80c396d0_1, v0x558b80c396d0_2;
v0x558b80c396d0_3 .array/port v0x558b80c396d0, 3;
v0x558b80c396d0_4 .array/port v0x558b80c396d0, 4;
v0x558b80c396d0_5 .array/port v0x558b80c396d0, 5;
v0x558b80c396d0_6 .array/port v0x558b80c396d0, 6;
E_0x558b80bccab0/1 .event edge, v0x558b80c396d0_3, v0x558b80c396d0_4, v0x558b80c396d0_5, v0x558b80c396d0_6;
v0x558b80c396d0_7 .array/port v0x558b80c396d0, 7;
v0x558b80c396d0_8 .array/port v0x558b80c396d0, 8;
v0x558b80c396d0_9 .array/port v0x558b80c396d0, 9;
v0x558b80c396d0_10 .array/port v0x558b80c396d0, 10;
E_0x558b80bccab0/2 .event edge, v0x558b80c396d0_7, v0x558b80c396d0_8, v0x558b80c396d0_9, v0x558b80c396d0_10;
v0x558b80c396d0_11 .array/port v0x558b80c396d0, 11;
v0x558b80c396d0_12 .array/port v0x558b80c396d0, 12;
v0x558b80c396d0_13 .array/port v0x558b80c396d0, 13;
v0x558b80c396d0_14 .array/port v0x558b80c396d0, 14;
E_0x558b80bccab0/3 .event edge, v0x558b80c396d0_11, v0x558b80c396d0_12, v0x558b80c396d0_13, v0x558b80c396d0_14;
v0x558b80c396d0_15 .array/port v0x558b80c396d0, 15;
v0x558b80c396d0_16 .array/port v0x558b80c396d0, 16;
v0x558b80c396d0_17 .array/port v0x558b80c396d0, 17;
v0x558b80c396d0_18 .array/port v0x558b80c396d0, 18;
E_0x558b80bccab0/4 .event edge, v0x558b80c396d0_15, v0x558b80c396d0_16, v0x558b80c396d0_17, v0x558b80c396d0_18;
v0x558b80c396d0_19 .array/port v0x558b80c396d0, 19;
v0x558b80c396d0_20 .array/port v0x558b80c396d0, 20;
v0x558b80c396d0_21 .array/port v0x558b80c396d0, 21;
v0x558b80c396d0_22 .array/port v0x558b80c396d0, 22;
E_0x558b80bccab0/5 .event edge, v0x558b80c396d0_19, v0x558b80c396d0_20, v0x558b80c396d0_21, v0x558b80c396d0_22;
v0x558b80c396d0_23 .array/port v0x558b80c396d0, 23;
v0x558b80c396d0_24 .array/port v0x558b80c396d0, 24;
v0x558b80c396d0_25 .array/port v0x558b80c396d0, 25;
v0x558b80c396d0_26 .array/port v0x558b80c396d0, 26;
E_0x558b80bccab0/6 .event edge, v0x558b80c396d0_23, v0x558b80c396d0_24, v0x558b80c396d0_25, v0x558b80c396d0_26;
v0x558b80c396d0_27 .array/port v0x558b80c396d0, 27;
v0x558b80c396d0_28 .array/port v0x558b80c396d0, 28;
v0x558b80c396d0_29 .array/port v0x558b80c396d0, 29;
v0x558b80c396d0_30 .array/port v0x558b80c396d0, 30;
E_0x558b80bccab0/7 .event edge, v0x558b80c396d0_27, v0x558b80c396d0_28, v0x558b80c396d0_29, v0x558b80c396d0_30;
v0x558b80c396d0_31 .array/port v0x558b80c396d0, 31;
v0x558b80c396d0_32 .array/port v0x558b80c396d0, 32;
v0x558b80c396d0_33 .array/port v0x558b80c396d0, 33;
v0x558b80c396d0_34 .array/port v0x558b80c396d0, 34;
E_0x558b80bccab0/8 .event edge, v0x558b80c396d0_31, v0x558b80c396d0_32, v0x558b80c396d0_33, v0x558b80c396d0_34;
v0x558b80c396d0_35 .array/port v0x558b80c396d0, 35;
v0x558b80c396d0_36 .array/port v0x558b80c396d0, 36;
v0x558b80c396d0_37 .array/port v0x558b80c396d0, 37;
v0x558b80c396d0_38 .array/port v0x558b80c396d0, 38;
E_0x558b80bccab0/9 .event edge, v0x558b80c396d0_35, v0x558b80c396d0_36, v0x558b80c396d0_37, v0x558b80c396d0_38;
v0x558b80c396d0_39 .array/port v0x558b80c396d0, 39;
v0x558b80c396d0_40 .array/port v0x558b80c396d0, 40;
v0x558b80c396d0_41 .array/port v0x558b80c396d0, 41;
v0x558b80c396d0_42 .array/port v0x558b80c396d0, 42;
E_0x558b80bccab0/10 .event edge, v0x558b80c396d0_39, v0x558b80c396d0_40, v0x558b80c396d0_41, v0x558b80c396d0_42;
v0x558b80c396d0_43 .array/port v0x558b80c396d0, 43;
v0x558b80c396d0_44 .array/port v0x558b80c396d0, 44;
v0x558b80c396d0_45 .array/port v0x558b80c396d0, 45;
v0x558b80c396d0_46 .array/port v0x558b80c396d0, 46;
E_0x558b80bccab0/11 .event edge, v0x558b80c396d0_43, v0x558b80c396d0_44, v0x558b80c396d0_45, v0x558b80c396d0_46;
v0x558b80c396d0_47 .array/port v0x558b80c396d0, 47;
v0x558b80c396d0_48 .array/port v0x558b80c396d0, 48;
v0x558b80c396d0_49 .array/port v0x558b80c396d0, 49;
v0x558b80c396d0_50 .array/port v0x558b80c396d0, 50;
E_0x558b80bccab0/12 .event edge, v0x558b80c396d0_47, v0x558b80c396d0_48, v0x558b80c396d0_49, v0x558b80c396d0_50;
v0x558b80c396d0_51 .array/port v0x558b80c396d0, 51;
v0x558b80c396d0_52 .array/port v0x558b80c396d0, 52;
v0x558b80c396d0_53 .array/port v0x558b80c396d0, 53;
v0x558b80c396d0_54 .array/port v0x558b80c396d0, 54;
E_0x558b80bccab0/13 .event edge, v0x558b80c396d0_51, v0x558b80c396d0_52, v0x558b80c396d0_53, v0x558b80c396d0_54;
v0x558b80c396d0_55 .array/port v0x558b80c396d0, 55;
v0x558b80c396d0_56 .array/port v0x558b80c396d0, 56;
v0x558b80c396d0_57 .array/port v0x558b80c396d0, 57;
v0x558b80c396d0_58 .array/port v0x558b80c396d0, 58;
E_0x558b80bccab0/14 .event edge, v0x558b80c396d0_55, v0x558b80c396d0_56, v0x558b80c396d0_57, v0x558b80c396d0_58;
v0x558b80c396d0_59 .array/port v0x558b80c396d0, 59;
v0x558b80c396d0_60 .array/port v0x558b80c396d0, 60;
v0x558b80c396d0_61 .array/port v0x558b80c396d0, 61;
v0x558b80c396d0_62 .array/port v0x558b80c396d0, 62;
E_0x558b80bccab0/15 .event edge, v0x558b80c396d0_59, v0x558b80c396d0_60, v0x558b80c396d0_61, v0x558b80c396d0_62;
v0x558b80c396d0_63 .array/port v0x558b80c396d0, 63;
v0x558b80c396d0_64 .array/port v0x558b80c396d0, 64;
v0x558b80c396d0_65 .array/port v0x558b80c396d0, 65;
v0x558b80c396d0_66 .array/port v0x558b80c396d0, 66;
E_0x558b80bccab0/16 .event edge, v0x558b80c396d0_63, v0x558b80c396d0_64, v0x558b80c396d0_65, v0x558b80c396d0_66;
v0x558b80c396d0_67 .array/port v0x558b80c396d0, 67;
v0x558b80c396d0_68 .array/port v0x558b80c396d0, 68;
v0x558b80c396d0_69 .array/port v0x558b80c396d0, 69;
v0x558b80c396d0_70 .array/port v0x558b80c396d0, 70;
E_0x558b80bccab0/17 .event edge, v0x558b80c396d0_67, v0x558b80c396d0_68, v0x558b80c396d0_69, v0x558b80c396d0_70;
v0x558b80c396d0_71 .array/port v0x558b80c396d0, 71;
v0x558b80c396d0_72 .array/port v0x558b80c396d0, 72;
v0x558b80c396d0_73 .array/port v0x558b80c396d0, 73;
v0x558b80c396d0_74 .array/port v0x558b80c396d0, 74;
E_0x558b80bccab0/18 .event edge, v0x558b80c396d0_71, v0x558b80c396d0_72, v0x558b80c396d0_73, v0x558b80c396d0_74;
v0x558b80c396d0_75 .array/port v0x558b80c396d0, 75;
v0x558b80c396d0_76 .array/port v0x558b80c396d0, 76;
v0x558b80c396d0_77 .array/port v0x558b80c396d0, 77;
v0x558b80c396d0_78 .array/port v0x558b80c396d0, 78;
E_0x558b80bccab0/19 .event edge, v0x558b80c396d0_75, v0x558b80c396d0_76, v0x558b80c396d0_77, v0x558b80c396d0_78;
v0x558b80c396d0_79 .array/port v0x558b80c396d0, 79;
v0x558b80c396d0_80 .array/port v0x558b80c396d0, 80;
v0x558b80c396d0_81 .array/port v0x558b80c396d0, 81;
v0x558b80c396d0_82 .array/port v0x558b80c396d0, 82;
E_0x558b80bccab0/20 .event edge, v0x558b80c396d0_79, v0x558b80c396d0_80, v0x558b80c396d0_81, v0x558b80c396d0_82;
v0x558b80c396d0_83 .array/port v0x558b80c396d0, 83;
v0x558b80c396d0_84 .array/port v0x558b80c396d0, 84;
v0x558b80c396d0_85 .array/port v0x558b80c396d0, 85;
v0x558b80c396d0_86 .array/port v0x558b80c396d0, 86;
E_0x558b80bccab0/21 .event edge, v0x558b80c396d0_83, v0x558b80c396d0_84, v0x558b80c396d0_85, v0x558b80c396d0_86;
v0x558b80c396d0_87 .array/port v0x558b80c396d0, 87;
v0x558b80c396d0_88 .array/port v0x558b80c396d0, 88;
v0x558b80c396d0_89 .array/port v0x558b80c396d0, 89;
v0x558b80c396d0_90 .array/port v0x558b80c396d0, 90;
E_0x558b80bccab0/22 .event edge, v0x558b80c396d0_87, v0x558b80c396d0_88, v0x558b80c396d0_89, v0x558b80c396d0_90;
v0x558b80c396d0_91 .array/port v0x558b80c396d0, 91;
v0x558b80c396d0_92 .array/port v0x558b80c396d0, 92;
v0x558b80c396d0_93 .array/port v0x558b80c396d0, 93;
v0x558b80c396d0_94 .array/port v0x558b80c396d0, 94;
E_0x558b80bccab0/23 .event edge, v0x558b80c396d0_91, v0x558b80c396d0_92, v0x558b80c396d0_93, v0x558b80c396d0_94;
v0x558b80c396d0_95 .array/port v0x558b80c396d0, 95;
v0x558b80c396d0_96 .array/port v0x558b80c396d0, 96;
v0x558b80c396d0_97 .array/port v0x558b80c396d0, 97;
v0x558b80c396d0_98 .array/port v0x558b80c396d0, 98;
E_0x558b80bccab0/24 .event edge, v0x558b80c396d0_95, v0x558b80c396d0_96, v0x558b80c396d0_97, v0x558b80c396d0_98;
v0x558b80c396d0_99 .array/port v0x558b80c396d0, 99;
v0x558b80c396d0_100 .array/port v0x558b80c396d0, 100;
v0x558b80c396d0_101 .array/port v0x558b80c396d0, 101;
v0x558b80c396d0_102 .array/port v0x558b80c396d0, 102;
E_0x558b80bccab0/25 .event edge, v0x558b80c396d0_99, v0x558b80c396d0_100, v0x558b80c396d0_101, v0x558b80c396d0_102;
v0x558b80c396d0_103 .array/port v0x558b80c396d0, 103;
v0x558b80c396d0_104 .array/port v0x558b80c396d0, 104;
v0x558b80c396d0_105 .array/port v0x558b80c396d0, 105;
v0x558b80c396d0_106 .array/port v0x558b80c396d0, 106;
E_0x558b80bccab0/26 .event edge, v0x558b80c396d0_103, v0x558b80c396d0_104, v0x558b80c396d0_105, v0x558b80c396d0_106;
v0x558b80c396d0_107 .array/port v0x558b80c396d0, 107;
v0x558b80c396d0_108 .array/port v0x558b80c396d0, 108;
v0x558b80c396d0_109 .array/port v0x558b80c396d0, 109;
v0x558b80c396d0_110 .array/port v0x558b80c396d0, 110;
E_0x558b80bccab0/27 .event edge, v0x558b80c396d0_107, v0x558b80c396d0_108, v0x558b80c396d0_109, v0x558b80c396d0_110;
v0x558b80c396d0_111 .array/port v0x558b80c396d0, 111;
v0x558b80c396d0_112 .array/port v0x558b80c396d0, 112;
v0x558b80c396d0_113 .array/port v0x558b80c396d0, 113;
v0x558b80c396d0_114 .array/port v0x558b80c396d0, 114;
E_0x558b80bccab0/28 .event edge, v0x558b80c396d0_111, v0x558b80c396d0_112, v0x558b80c396d0_113, v0x558b80c396d0_114;
v0x558b80c396d0_115 .array/port v0x558b80c396d0, 115;
v0x558b80c396d0_116 .array/port v0x558b80c396d0, 116;
v0x558b80c396d0_117 .array/port v0x558b80c396d0, 117;
v0x558b80c396d0_118 .array/port v0x558b80c396d0, 118;
E_0x558b80bccab0/29 .event edge, v0x558b80c396d0_115, v0x558b80c396d0_116, v0x558b80c396d0_117, v0x558b80c396d0_118;
v0x558b80c396d0_119 .array/port v0x558b80c396d0, 119;
v0x558b80c396d0_120 .array/port v0x558b80c396d0, 120;
v0x558b80c396d0_121 .array/port v0x558b80c396d0, 121;
v0x558b80c396d0_122 .array/port v0x558b80c396d0, 122;
E_0x558b80bccab0/30 .event edge, v0x558b80c396d0_119, v0x558b80c396d0_120, v0x558b80c396d0_121, v0x558b80c396d0_122;
v0x558b80c396d0_123 .array/port v0x558b80c396d0, 123;
v0x558b80c396d0_124 .array/port v0x558b80c396d0, 124;
v0x558b80c396d0_125 .array/port v0x558b80c396d0, 125;
v0x558b80c396d0_126 .array/port v0x558b80c396d0, 126;
E_0x558b80bccab0/31 .event edge, v0x558b80c396d0_123, v0x558b80c396d0_124, v0x558b80c396d0_125, v0x558b80c396d0_126;
v0x558b80c396d0_127 .array/port v0x558b80c396d0, 127;
v0x558b80c396d0_128 .array/port v0x558b80c396d0, 128;
v0x558b80c396d0_129 .array/port v0x558b80c396d0, 129;
v0x558b80c396d0_130 .array/port v0x558b80c396d0, 130;
E_0x558b80bccab0/32 .event edge, v0x558b80c396d0_127, v0x558b80c396d0_128, v0x558b80c396d0_129, v0x558b80c396d0_130;
v0x558b80c396d0_131 .array/port v0x558b80c396d0, 131;
v0x558b80c396d0_132 .array/port v0x558b80c396d0, 132;
v0x558b80c396d0_133 .array/port v0x558b80c396d0, 133;
v0x558b80c396d0_134 .array/port v0x558b80c396d0, 134;
E_0x558b80bccab0/33 .event edge, v0x558b80c396d0_131, v0x558b80c396d0_132, v0x558b80c396d0_133, v0x558b80c396d0_134;
v0x558b80c396d0_135 .array/port v0x558b80c396d0, 135;
v0x558b80c396d0_136 .array/port v0x558b80c396d0, 136;
v0x558b80c396d0_137 .array/port v0x558b80c396d0, 137;
v0x558b80c396d0_138 .array/port v0x558b80c396d0, 138;
E_0x558b80bccab0/34 .event edge, v0x558b80c396d0_135, v0x558b80c396d0_136, v0x558b80c396d0_137, v0x558b80c396d0_138;
v0x558b80c396d0_139 .array/port v0x558b80c396d0, 139;
v0x558b80c396d0_140 .array/port v0x558b80c396d0, 140;
v0x558b80c396d0_141 .array/port v0x558b80c396d0, 141;
v0x558b80c396d0_142 .array/port v0x558b80c396d0, 142;
E_0x558b80bccab0/35 .event edge, v0x558b80c396d0_139, v0x558b80c396d0_140, v0x558b80c396d0_141, v0x558b80c396d0_142;
v0x558b80c396d0_143 .array/port v0x558b80c396d0, 143;
v0x558b80c396d0_144 .array/port v0x558b80c396d0, 144;
v0x558b80c396d0_145 .array/port v0x558b80c396d0, 145;
v0x558b80c396d0_146 .array/port v0x558b80c396d0, 146;
E_0x558b80bccab0/36 .event edge, v0x558b80c396d0_143, v0x558b80c396d0_144, v0x558b80c396d0_145, v0x558b80c396d0_146;
v0x558b80c396d0_147 .array/port v0x558b80c396d0, 147;
v0x558b80c396d0_148 .array/port v0x558b80c396d0, 148;
v0x558b80c396d0_149 .array/port v0x558b80c396d0, 149;
v0x558b80c396d0_150 .array/port v0x558b80c396d0, 150;
E_0x558b80bccab0/37 .event edge, v0x558b80c396d0_147, v0x558b80c396d0_148, v0x558b80c396d0_149, v0x558b80c396d0_150;
v0x558b80c396d0_151 .array/port v0x558b80c396d0, 151;
v0x558b80c396d0_152 .array/port v0x558b80c396d0, 152;
v0x558b80c396d0_153 .array/port v0x558b80c396d0, 153;
v0x558b80c396d0_154 .array/port v0x558b80c396d0, 154;
E_0x558b80bccab0/38 .event edge, v0x558b80c396d0_151, v0x558b80c396d0_152, v0x558b80c396d0_153, v0x558b80c396d0_154;
v0x558b80c396d0_155 .array/port v0x558b80c396d0, 155;
v0x558b80c396d0_156 .array/port v0x558b80c396d0, 156;
v0x558b80c396d0_157 .array/port v0x558b80c396d0, 157;
v0x558b80c396d0_158 .array/port v0x558b80c396d0, 158;
E_0x558b80bccab0/39 .event edge, v0x558b80c396d0_155, v0x558b80c396d0_156, v0x558b80c396d0_157, v0x558b80c396d0_158;
v0x558b80c396d0_159 .array/port v0x558b80c396d0, 159;
v0x558b80c396d0_160 .array/port v0x558b80c396d0, 160;
v0x558b80c396d0_161 .array/port v0x558b80c396d0, 161;
v0x558b80c396d0_162 .array/port v0x558b80c396d0, 162;
E_0x558b80bccab0/40 .event edge, v0x558b80c396d0_159, v0x558b80c396d0_160, v0x558b80c396d0_161, v0x558b80c396d0_162;
v0x558b80c396d0_163 .array/port v0x558b80c396d0, 163;
v0x558b80c396d0_164 .array/port v0x558b80c396d0, 164;
v0x558b80c396d0_165 .array/port v0x558b80c396d0, 165;
v0x558b80c396d0_166 .array/port v0x558b80c396d0, 166;
E_0x558b80bccab0/41 .event edge, v0x558b80c396d0_163, v0x558b80c396d0_164, v0x558b80c396d0_165, v0x558b80c396d0_166;
v0x558b80c396d0_167 .array/port v0x558b80c396d0, 167;
v0x558b80c396d0_168 .array/port v0x558b80c396d0, 168;
v0x558b80c396d0_169 .array/port v0x558b80c396d0, 169;
v0x558b80c396d0_170 .array/port v0x558b80c396d0, 170;
E_0x558b80bccab0/42 .event edge, v0x558b80c396d0_167, v0x558b80c396d0_168, v0x558b80c396d0_169, v0x558b80c396d0_170;
v0x558b80c396d0_171 .array/port v0x558b80c396d0, 171;
v0x558b80c396d0_172 .array/port v0x558b80c396d0, 172;
v0x558b80c396d0_173 .array/port v0x558b80c396d0, 173;
v0x558b80c396d0_174 .array/port v0x558b80c396d0, 174;
E_0x558b80bccab0/43 .event edge, v0x558b80c396d0_171, v0x558b80c396d0_172, v0x558b80c396d0_173, v0x558b80c396d0_174;
v0x558b80c396d0_175 .array/port v0x558b80c396d0, 175;
v0x558b80c396d0_176 .array/port v0x558b80c396d0, 176;
v0x558b80c396d0_177 .array/port v0x558b80c396d0, 177;
v0x558b80c396d0_178 .array/port v0x558b80c396d0, 178;
E_0x558b80bccab0/44 .event edge, v0x558b80c396d0_175, v0x558b80c396d0_176, v0x558b80c396d0_177, v0x558b80c396d0_178;
v0x558b80c396d0_179 .array/port v0x558b80c396d0, 179;
v0x558b80c396d0_180 .array/port v0x558b80c396d0, 180;
v0x558b80c396d0_181 .array/port v0x558b80c396d0, 181;
v0x558b80c396d0_182 .array/port v0x558b80c396d0, 182;
E_0x558b80bccab0/45 .event edge, v0x558b80c396d0_179, v0x558b80c396d0_180, v0x558b80c396d0_181, v0x558b80c396d0_182;
v0x558b80c396d0_183 .array/port v0x558b80c396d0, 183;
v0x558b80c396d0_184 .array/port v0x558b80c396d0, 184;
v0x558b80c396d0_185 .array/port v0x558b80c396d0, 185;
v0x558b80c396d0_186 .array/port v0x558b80c396d0, 186;
E_0x558b80bccab0/46 .event edge, v0x558b80c396d0_183, v0x558b80c396d0_184, v0x558b80c396d0_185, v0x558b80c396d0_186;
v0x558b80c396d0_187 .array/port v0x558b80c396d0, 187;
v0x558b80c396d0_188 .array/port v0x558b80c396d0, 188;
v0x558b80c396d0_189 .array/port v0x558b80c396d0, 189;
v0x558b80c396d0_190 .array/port v0x558b80c396d0, 190;
E_0x558b80bccab0/47 .event edge, v0x558b80c396d0_187, v0x558b80c396d0_188, v0x558b80c396d0_189, v0x558b80c396d0_190;
v0x558b80c396d0_191 .array/port v0x558b80c396d0, 191;
v0x558b80c396d0_192 .array/port v0x558b80c396d0, 192;
v0x558b80c396d0_193 .array/port v0x558b80c396d0, 193;
v0x558b80c396d0_194 .array/port v0x558b80c396d0, 194;
E_0x558b80bccab0/48 .event edge, v0x558b80c396d0_191, v0x558b80c396d0_192, v0x558b80c396d0_193, v0x558b80c396d0_194;
v0x558b80c396d0_195 .array/port v0x558b80c396d0, 195;
v0x558b80c396d0_196 .array/port v0x558b80c396d0, 196;
v0x558b80c396d0_197 .array/port v0x558b80c396d0, 197;
v0x558b80c396d0_198 .array/port v0x558b80c396d0, 198;
E_0x558b80bccab0/49 .event edge, v0x558b80c396d0_195, v0x558b80c396d0_196, v0x558b80c396d0_197, v0x558b80c396d0_198;
v0x558b80c396d0_199 .array/port v0x558b80c396d0, 199;
v0x558b80c396d0_200 .array/port v0x558b80c396d0, 200;
v0x558b80c396d0_201 .array/port v0x558b80c396d0, 201;
v0x558b80c396d0_202 .array/port v0x558b80c396d0, 202;
E_0x558b80bccab0/50 .event edge, v0x558b80c396d0_199, v0x558b80c396d0_200, v0x558b80c396d0_201, v0x558b80c396d0_202;
v0x558b80c396d0_203 .array/port v0x558b80c396d0, 203;
v0x558b80c396d0_204 .array/port v0x558b80c396d0, 204;
v0x558b80c396d0_205 .array/port v0x558b80c396d0, 205;
v0x558b80c396d0_206 .array/port v0x558b80c396d0, 206;
E_0x558b80bccab0/51 .event edge, v0x558b80c396d0_203, v0x558b80c396d0_204, v0x558b80c396d0_205, v0x558b80c396d0_206;
v0x558b80c396d0_207 .array/port v0x558b80c396d0, 207;
v0x558b80c396d0_208 .array/port v0x558b80c396d0, 208;
v0x558b80c396d0_209 .array/port v0x558b80c396d0, 209;
v0x558b80c396d0_210 .array/port v0x558b80c396d0, 210;
E_0x558b80bccab0/52 .event edge, v0x558b80c396d0_207, v0x558b80c396d0_208, v0x558b80c396d0_209, v0x558b80c396d0_210;
v0x558b80c396d0_211 .array/port v0x558b80c396d0, 211;
v0x558b80c396d0_212 .array/port v0x558b80c396d0, 212;
v0x558b80c396d0_213 .array/port v0x558b80c396d0, 213;
v0x558b80c396d0_214 .array/port v0x558b80c396d0, 214;
E_0x558b80bccab0/53 .event edge, v0x558b80c396d0_211, v0x558b80c396d0_212, v0x558b80c396d0_213, v0x558b80c396d0_214;
v0x558b80c396d0_215 .array/port v0x558b80c396d0, 215;
v0x558b80c396d0_216 .array/port v0x558b80c396d0, 216;
v0x558b80c396d0_217 .array/port v0x558b80c396d0, 217;
v0x558b80c396d0_218 .array/port v0x558b80c396d0, 218;
E_0x558b80bccab0/54 .event edge, v0x558b80c396d0_215, v0x558b80c396d0_216, v0x558b80c396d0_217, v0x558b80c396d0_218;
v0x558b80c396d0_219 .array/port v0x558b80c396d0, 219;
v0x558b80c396d0_220 .array/port v0x558b80c396d0, 220;
v0x558b80c396d0_221 .array/port v0x558b80c396d0, 221;
v0x558b80c396d0_222 .array/port v0x558b80c396d0, 222;
E_0x558b80bccab0/55 .event edge, v0x558b80c396d0_219, v0x558b80c396d0_220, v0x558b80c396d0_221, v0x558b80c396d0_222;
v0x558b80c396d0_223 .array/port v0x558b80c396d0, 223;
v0x558b80c396d0_224 .array/port v0x558b80c396d0, 224;
v0x558b80c396d0_225 .array/port v0x558b80c396d0, 225;
v0x558b80c396d0_226 .array/port v0x558b80c396d0, 226;
E_0x558b80bccab0/56 .event edge, v0x558b80c396d0_223, v0x558b80c396d0_224, v0x558b80c396d0_225, v0x558b80c396d0_226;
v0x558b80c396d0_227 .array/port v0x558b80c396d0, 227;
v0x558b80c396d0_228 .array/port v0x558b80c396d0, 228;
v0x558b80c396d0_229 .array/port v0x558b80c396d0, 229;
v0x558b80c396d0_230 .array/port v0x558b80c396d0, 230;
E_0x558b80bccab0/57 .event edge, v0x558b80c396d0_227, v0x558b80c396d0_228, v0x558b80c396d0_229, v0x558b80c396d0_230;
v0x558b80c396d0_231 .array/port v0x558b80c396d0, 231;
v0x558b80c396d0_232 .array/port v0x558b80c396d0, 232;
v0x558b80c396d0_233 .array/port v0x558b80c396d0, 233;
v0x558b80c396d0_234 .array/port v0x558b80c396d0, 234;
E_0x558b80bccab0/58 .event edge, v0x558b80c396d0_231, v0x558b80c396d0_232, v0x558b80c396d0_233, v0x558b80c396d0_234;
v0x558b80c396d0_235 .array/port v0x558b80c396d0, 235;
v0x558b80c396d0_236 .array/port v0x558b80c396d0, 236;
v0x558b80c396d0_237 .array/port v0x558b80c396d0, 237;
v0x558b80c396d0_238 .array/port v0x558b80c396d0, 238;
E_0x558b80bccab0/59 .event edge, v0x558b80c396d0_235, v0x558b80c396d0_236, v0x558b80c396d0_237, v0x558b80c396d0_238;
v0x558b80c396d0_239 .array/port v0x558b80c396d0, 239;
v0x558b80c396d0_240 .array/port v0x558b80c396d0, 240;
v0x558b80c396d0_241 .array/port v0x558b80c396d0, 241;
v0x558b80c396d0_242 .array/port v0x558b80c396d0, 242;
E_0x558b80bccab0/60 .event edge, v0x558b80c396d0_239, v0x558b80c396d0_240, v0x558b80c396d0_241, v0x558b80c396d0_242;
v0x558b80c396d0_243 .array/port v0x558b80c396d0, 243;
v0x558b80c396d0_244 .array/port v0x558b80c396d0, 244;
v0x558b80c396d0_245 .array/port v0x558b80c396d0, 245;
v0x558b80c396d0_246 .array/port v0x558b80c396d0, 246;
E_0x558b80bccab0/61 .event edge, v0x558b80c396d0_243, v0x558b80c396d0_244, v0x558b80c396d0_245, v0x558b80c396d0_246;
v0x558b80c396d0_247 .array/port v0x558b80c396d0, 247;
v0x558b80c396d0_248 .array/port v0x558b80c396d0, 248;
v0x558b80c396d0_249 .array/port v0x558b80c396d0, 249;
v0x558b80c396d0_250 .array/port v0x558b80c396d0, 250;
E_0x558b80bccab0/62 .event edge, v0x558b80c396d0_247, v0x558b80c396d0_248, v0x558b80c396d0_249, v0x558b80c396d0_250;
v0x558b80c396d0_251 .array/port v0x558b80c396d0, 251;
v0x558b80c396d0_252 .array/port v0x558b80c396d0, 252;
v0x558b80c396d0_253 .array/port v0x558b80c396d0, 253;
v0x558b80c396d0_254 .array/port v0x558b80c396d0, 254;
E_0x558b80bccab0/63 .event edge, v0x558b80c396d0_251, v0x558b80c396d0_252, v0x558b80c396d0_253, v0x558b80c396d0_254;
v0x558b80c396d0_255 .array/port v0x558b80c396d0, 255;
E_0x558b80bccab0/64 .event edge, v0x558b80c396d0_255;
E_0x558b80bccab0 .event/or E_0x558b80bccab0/0, E_0x558b80bccab0/1, E_0x558b80bccab0/2, E_0x558b80bccab0/3, E_0x558b80bccab0/4, E_0x558b80bccab0/5, E_0x558b80bccab0/6, E_0x558b80bccab0/7, E_0x558b80bccab0/8, E_0x558b80bccab0/9, E_0x558b80bccab0/10, E_0x558b80bccab0/11, E_0x558b80bccab0/12, E_0x558b80bccab0/13, E_0x558b80bccab0/14, E_0x558b80bccab0/15, E_0x558b80bccab0/16, E_0x558b80bccab0/17, E_0x558b80bccab0/18, E_0x558b80bccab0/19, E_0x558b80bccab0/20, E_0x558b80bccab0/21, E_0x558b80bccab0/22, E_0x558b80bccab0/23, E_0x558b80bccab0/24, E_0x558b80bccab0/25, E_0x558b80bccab0/26, E_0x558b80bccab0/27, E_0x558b80bccab0/28, E_0x558b80bccab0/29, E_0x558b80bccab0/30, E_0x558b80bccab0/31, E_0x558b80bccab0/32, E_0x558b80bccab0/33, E_0x558b80bccab0/34, E_0x558b80bccab0/35, E_0x558b80bccab0/36, E_0x558b80bccab0/37, E_0x558b80bccab0/38, E_0x558b80bccab0/39, E_0x558b80bccab0/40, E_0x558b80bccab0/41, E_0x558b80bccab0/42, E_0x558b80bccab0/43, E_0x558b80bccab0/44, E_0x558b80bccab0/45, E_0x558b80bccab0/46, E_0x558b80bccab0/47, E_0x558b80bccab0/48, E_0x558b80bccab0/49, E_0x558b80bccab0/50, E_0x558b80bccab0/51, E_0x558b80bccab0/52, E_0x558b80bccab0/53, E_0x558b80bccab0/54, E_0x558b80bccab0/55, E_0x558b80bccab0/56, E_0x558b80bccab0/57, E_0x558b80bccab0/58, E_0x558b80bccab0/59, E_0x558b80bccab0/60, E_0x558b80bccab0/61, E_0x558b80bccab0/62, E_0x558b80bccab0/63, E_0x558b80bccab0/64;
S_0x558b80c3c080 .scope module, "reg32bit_pc_inst" "reg32bit" 6 15, 8 3 0, S_0x558b80c38990;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 32 "reg_i"
    .port_info 4 /OUTPUT 32 "reg_o"
v0x558b80c3c2f0_0 .net "clk", 0 0, v0x558b80c38870_0;  alias, 1 drivers
v0x558b80c3c3e0_0 .net "reg_i", 31 0, L_0x558b80c4f300;  alias, 1 drivers
v0x558b80c3c4a0_0 .var "reg_o", 31 0;
v0x558b80c3c5a0_0 .net "rst_n", 0 0, v0x558b80c3ef20_0;  alias, 1 drivers
L_0x7ffb603cc018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558b80c3c640_0 .net "wr_en", 0 0, L_0x7ffb603cc018;  1 drivers
E_0x558b80c1b3d0/0 .event negedge, v0x558b80c3c5a0_0;
E_0x558b80c1b3d0/1 .event posedge, v0x558b80c38870_0;
E_0x558b80c1b3d0 .event/or E_0x558b80c1b3d0/0, E_0x558b80c1b3d0/1;
S_0x558b80c3cdd0 .scope module, "regfile_inst" "regfile" 3 33, 9 3 0, S_0x558b80c0c0e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 5 "rs1_i"
    .port_info 4 /INPUT 5 "rs2_i"
    .port_info 5 /INPUT 5 "wrd_i"
    .port_info 6 /INPUT 32 "wdata_i"
    .port_info 7 /OUTPUT 32 "rs1_o"
    .port_info 8 /OUTPUT 32 "rs2_o"
P_0x558b80c3cfa0 .param/l "NUM_REGS" 0 9 3, +C4<00000000000000000000000000100000>;
L_0x558b80bcdc60 .functor BUFZ 32, L_0x558b80c4f3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558b80bcf8e0 .functor BUFZ 32, L_0x558b80c4f670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558b80c3d170_0 .net *"_s0", 31 0, L_0x558b80c4f3f0;  1 drivers
v0x558b80c3d250_0 .net *"_s10", 6 0, L_0x558b80c4f740;  1 drivers
L_0x7ffb603cc0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558b80c3d330_0 .net *"_s13", 1 0, L_0x7ffb603cc0f0;  1 drivers
v0x558b80c3d3f0_0 .net *"_s2", 6 0, L_0x558b80c4f4b0;  1 drivers
L_0x7ffb603cc0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558b80c3d4d0_0 .net *"_s5", 1 0, L_0x7ffb603cc0a8;  1 drivers
v0x558b80c3d600_0 .net *"_s8", 31 0, L_0x558b80c4f670;  1 drivers
v0x558b80c3d6e0_0 .net "clk", 0 0, v0x558b80c38870_0;  alias, 1 drivers
v0x558b80c3d780_0 .net "rs1_i", 4 0, L_0x558b80c4f930;  1 drivers
v0x558b80c3d860_0 .net "rs1_o", 31 0, L_0x558b80bcdc60;  alias, 1 drivers
v0x558b80c3d920_0 .net "rs2_i", 4 0, L_0x558b80c4fab0;  1 drivers
v0x558b80c3d9e0_0 .net "rs2_o", 31 0, L_0x558b80bcf8e0;  alias, 1 drivers
v0x558b80c3dad0_0 .net "rst_n", 0 0, v0x558b80c3ef20_0;  alias, 1 drivers
v0x558b80c3db70_0 .net "wdata_i", 31 0, v0x558b80c382b0_0;  alias, 1 drivers
v0x558b80c3dc10_0 .net "wr_en", 0 0, v0x558b80c3f110_0;  alias, 1 drivers
v0x558b80c3dcb0_0 .net "wrd_i", 4 0, L_0x558b80c4fb50;  1 drivers
v0x558b80c3dd90 .array "x", 31 0, 31 0;
L_0x558b80c4f3f0 .array/port v0x558b80c3dd90, L_0x558b80c4f4b0;
L_0x558b80c4f4b0 .concat [ 5 2 0 0], L_0x558b80c4f930, L_0x7ffb603cc0a8;
L_0x558b80c4f670 .array/port v0x558b80c3dd90, L_0x558b80c4f740;
L_0x558b80c4f740 .concat [ 5 2 0 0], L_0x558b80c4fab0, L_0x7ffb603cc0f0;
    .scope S_0x558b80c386b0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b80c38870_0, 0, 1;
T_0.0 ;
    %delay 50, 0;
    %load/vec4 v0x558b80c38870_0;
    %inv;
    %store/vec4 v0x558b80c38870_0, 0, 1;
    %jmp T_0.0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558b80c3c080;
T_1 ;
    %wait E_0x558b80c1b3d0;
    %load/vec4 v0x558b80c3c5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558b80c3c4a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x558b80c3c640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x558b80c3c3e0_0;
    %assign/vec4 v0x558b80c3c4a0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x558b80c3c4a0_0;
    %assign/vec4 v0x558b80c3c4a0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558b80c38bb0;
T_2 ;
    %vpi_call 7 11 "$readmemh", "inst.mem", v0x558b80c396d0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x558b80c38bb0;
T_3 ;
    %wait E_0x558b80bccab0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558b80c3bfa0_0, 0, 32;
    %load/vec4 v0x558b80c395d0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x558b80c396d0, 4;
    %store/vec4 v0x558b80c3bfa0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x558b80c3cdd0;
T_4 ;
    %wait E_0x558b80c1b3d0;
    %load/vec4 v0x558b80c3dad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x558b80c3dc10_0;
    %load/vec4 v0x558b80c3dcb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x558b80c3db70_0;
    %load/vec4 v0x558b80c3dcb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b80c3dd90, 0, 4;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x558b80c0cbd0;
T_5 ;
    %wait E_0x558b80bcb730;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %load/vec4 v0x558b80c37fe0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x558b80c137d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 3735929054, 0, 32;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %jmp T_5.11;
T_5.2 ;
    %load/vec4 v0x558b80c13870_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x558b80c38390_0;
    %load/vec4 v0x558b80c38470_0;
    %add;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x558b80c38390_0;
    %load/vec4 v0x558b80c38470_0;
    %sub;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
T_5.13 ;
    %jmp T_5.11;
T_5.3 ;
    %load/vec4 v0x558b80c38390_0;
    %ix/getv 4, v0x558b80c38470_0;
    %shiftl 4;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %jmp T_5.11;
T_5.4 ;
    %load/vec4 v0x558b80c38390_0;
    %load/vec4 v0x558b80c38470_0;
    %cmp/s;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b80c382b0_0, 4, 1;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v0x558b80c38390_0;
    %load/vec4 v0x558b80c38470_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b80c382b0_0, 4, 1;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v0x558b80c38390_0;
    %load/vec4 v0x558b80c38470_0;
    %xor;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v0x558b80c13870_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0x558b80c38390_0;
    %ix/getv 4, v0x558b80c38470_0;
    %shiftr 4;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x558b80c38390_0;
    %ix/getv 4, v0x558b80c38470_0;
    %shiftr 4;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
T_5.15 ;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v0x558b80c38390_0;
    %load/vec4 v0x558b80c38470_0;
    %or;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v0x558b80c38390_0;
    %load/vec4 v0x558b80c38470_0;
    %and;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x558b80c37fe0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_5.16, 4;
    %load/vec4 v0x558b80c137d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %pushi/vec4 3735929054, 0, 32;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %jmp T_5.27;
T_5.18 ;
    %load/vec4 v0x558b80c38390_0;
    %load/vec4 v0x558b80c380a0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x558b80c380a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %jmp T_5.27;
T_5.19 ;
    %load/vec4 v0x558b80c38390_0;
    %load/vec4 v0x558b80c380a0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x558b80c380a0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/s;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b80c382b0_0, 4, 1;
    %jmp T_5.27;
T_5.20 ;
    %load/vec4 v0x558b80c38390_0;
    %load/vec4 v0x558b80c380a0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x558b80c380a0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b80c382b0_0, 4, 1;
    %jmp T_5.27;
T_5.21 ;
    %load/vec4 v0x558b80c38390_0;
    %load/vec4 v0x558b80c380a0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x558b80c380a0_0;
    %concat/vec4; draw_concat_vec4
    %xor;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %jmp T_5.27;
T_5.22 ;
    %load/vec4 v0x558b80c38390_0;
    %load/vec4 v0x558b80c380a0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x558b80c380a0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %jmp T_5.27;
T_5.23 ;
    %load/vec4 v0x558b80c38390_0;
    %load/vec4 v0x558b80c380a0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x558b80c380a0_0;
    %concat/vec4; draw_concat_vec4
    %and;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %jmp T_5.27;
T_5.24 ;
    %load/vec4 v0x558b80c38390_0;
    %ix/getv 4, v0x558b80c38470_0;
    %shiftl 4;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %jmp T_5.27;
T_5.25 ;
    %load/vec4 v0x558b80c38180_0;
    %parti/s 1, 30, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.28, 8;
    %load/vec4 v0x558b80c38390_0;
    %ix/getv 4, v0x558b80c38550_0;
    %shiftr 4;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
    %jmp T_5.29;
T_5.28 ;
    %load/vec4 v0x558b80c38390_0;
    %ix/getv 4, v0x558b80c38550_0;
    %shiftr 4;
    %store/vec4 v0x558b80c382b0_0, 0, 32;
T_5.29 ;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
T_5.16 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x558b80bf8a00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b80c3f110_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x558b80bf8a00;
T_7 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558b80c3ed80_0, 0, 5;
    %end;
    .thread T_7;
    .scope S_0x558b80bf8a00;
T_8 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558b80c3ee40_0, 0, 5;
    %end;
    .thread T_8;
    .scope S_0x558b80bf8a00;
T_9 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558b80c3f1b0_0, 0, 5;
    %end;
    .thread T_9;
    .scope S_0x558b80bf8a00;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558b80c3f050_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x558b80bf8a00;
T_11 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x558b80c3ebe0_0, 0, 7;
    %end;
    .thread T_11;
    .scope S_0x558b80bf8a00;
T_12 ;
    %vpi_call 2 32 "$dumpfile", "cpu_dump.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558b80bf8a00 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558b80c3ecc0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x558b80c3ecc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x558b80c3dd90, v0x558b80c3ecc0_0 > {0 0 0};
    %load/vec4 v0x558b80c3ecc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x558b80c3ecc0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x558b80bf8a00;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b80c3ef20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558b80c3f050_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b80c3ef20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b80c3f110_0, 0, 1;
    %delay 1000, 0;
    %delay 10000, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b80c3ef20_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b80c3ef20_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 81 "$display", "Vacuous Pass!" {0 0 0};
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../tb/tb_top.sv";
    "../rtl/cpu_top.sv";
    "../rtl/alu.sv";
    "../rtl/clk_gen.sv";
    "../rtl/ifu.sv";
    "../rtl/inst_mem.sv";
    "../rtl/reg32bit.sv";
    "../rtl/regfile.sv";
