INFO: [VRFC 10-2263] Analyzing Verilog file "E:/tan/edadesign/Vivado/flow_led/flow_led.srcs/sources_1/new/flow_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/tan/edadesign/Vivado/flow_led/flow_led.srcs/sim_1/new/flow_led_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_led_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/tan/edadesign/Vivado/flow_led/flow_led.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
