<profile>

<section name = "Vitis HLS Report for 'matrixmul_32_opt_Pipeline_loop_output_C297'" level="0">
<item name = "Date">Mon Jun  2 11:55:27 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">matrix_8_opt</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplusRFSOC</item>
<item name = "Target device">xczu28dr-ffvg1517-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.664 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">35, 35, 0.350 us, 0.350 us, 33, 33, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_output_C2">33, 33, 3, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 31, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 72, -</column>
<column name="Register">-, -, 12, -, -</column>
<specialColumn name="Available">2160, 4272, 850560, 425280, 80</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln53_fu_138_p2">+, 0, 0, 13, 6, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln53_fu_132_p2">icmp, 0, 0, 14, 6, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_col_3">9, 2, 6, 12</column>
<column name="col_fu_68">9, 2, 6, 12</column>
<column name="empty_16_o">9, 2, 32, 64</column>
<column name="empty_17_o">9, 2, 4, 8</column>
<column name="empty_18_o">9, 2, 1, 2</column>
<column name="out_C_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="col_fu_68">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul_32_opt_Pipeline_loop_output_C297, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul_32_opt_Pipeline_loop_output_C297, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul_32_opt_Pipeline_loop_output_C297, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul_32_opt_Pipeline_loop_output_C297, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul_32_opt_Pipeline_loop_output_C297, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul_32_opt_Pipeline_loop_output_C297, return value</column>
<column name="out_C_TREADY">in, 1, axis, out_C_V_data_V, pointer</column>
<column name="out_C_TDATA">out, 32, axis, out_C_V_data_V, pointer</column>
<column name="output_C_4_address0">out, 5, ap_memory, output_C_4, array</column>
<column name="output_C_4_ce0">out, 1, ap_memory, output_C_4, array</column>
<column name="output_C_4_q0">in, 32, ap_memory, output_C_4, array</column>
<column name="empty_16_i">in, 32, ap_ovld, empty_16, pointer</column>
<column name="empty_16_o">out, 32, ap_ovld, empty_16, pointer</column>
<column name="empty_16_o_ap_vld">out, 1, ap_ovld, empty_16, pointer</column>
<column name="empty_17_i">in, 4, ap_ovld, empty_17, pointer</column>
<column name="empty_17_o">out, 4, ap_ovld, empty_17, pointer</column>
<column name="empty_17_o_ap_vld">out, 1, ap_ovld, empty_17, pointer</column>
<column name="empty_18_i">in, 1, ap_ovld, empty_18, pointer</column>
<column name="empty_18_o">out, 1, ap_ovld, empty_18, pointer</column>
<column name="empty_18_o_ap_vld">out, 1, ap_ovld, empty_18, pointer</column>
<column name="out_C_TVALID">out, 1, axis, out_C_V_last_V, pointer</column>
<column name="out_C_TLAST">out, 1, axis, out_C_V_last_V, pointer</column>
<column name="out_C_TKEEP">out, 4, axis, out_C_V_keep_V, pointer</column>
<column name="out_C_TSTRB">out, 4, axis, out_C_V_strb_V, pointer</column>
<column name="empty">in, 4, ap_none, empty, pointer</column>
</table>
</item>
</section>
</profile>
