
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Wed May 07 05:21:56 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project eyeriss 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top eyeriss 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 38849
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.17 seconds. CPU system time: 0.65 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'reset()' into 'eyeriss(int (*) [5], int (*) [3], int (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'read_data_DRAM(int (*) [5], int (*) [3], int*, int (*) [3])' into 'eyeriss(int (*) [5], int (*) [3], int (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'process_PE(int, int, int, int*, int, int*, int*)' into 'eyeriss(int (*) [5], int (*) [3], int (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'write_data_DRAM(int (*) [3], int, int, int)' into 'eyeriss(int (*) [5], int (*) [3], int (*) [3])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:98:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.17 seconds. CPU system time: 0.64 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.202 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'eyeriss' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'eyeriss' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'eyeriss' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:107) in function 'eyeriss' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_105_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:107) in function 'eyeriss' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:35) in function 'eyeriss' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' in function 'eyeriss' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' in function 'eyeriss' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:114) in function 'eyeriss' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_117_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:114) in function 'eyeriss' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.5' in function 'eyeriss' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.6' in function 'eyeriss' completely with a factor of 9.
INFO: [XFORM 203-102] Partitioning array 'new_horiz' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:107) automatically.
INFO: [XFORM 203-102] Partitioning array 'new_diag' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:108) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'next_horiz' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:112) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'next_diag' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'new_diag.0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'new_diag.1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'new_diag.2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'next_horiz.0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'next_horiz.1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'next_horiz.2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'next_diag.0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'next_diag.1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'next_diag.2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:113) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:76:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:52:9) in function 'eyeriss'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:76:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:52:9) in function 'eyeriss'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:76:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:52:9) in function 'eyeriss'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:76:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:52:9) in function 'eyeriss'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:76:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:52:9) in function 'eyeriss'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:76:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:52:9) in function 'eyeriss'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:76:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:52:9) in function 'eyeriss'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:76:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:52:9) in function 'eyeriss'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:76:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:86:9) in function 'eyeriss'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'pes.local_cycle_count' 
INFO: [HLS 200-472] Inferring partial write operation for 'pes.psum_count' 
INFO: [HLS 200-472] Inferring partial write operation for 'pes.psum_buffer_internal' 
INFO: [HLS 200-472] Inferring partial write operation for 'horiz_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'diag_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'pes.local_cycle_count' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:49:26)
INFO: [HLS 200-472] Inferring partial write operation for 'PE_IFM_Buffer' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:53:56)
INFO: [HLS 200-472] Inferring partial write operation for 'PE_Wt_Buffer' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:54:55)
INFO: [HLS 200-472] Inferring partial write operation for 'pes.psum_buffer_internal' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:60:34)
INFO: [HLS 200-472] Inferring partial write operation for 'pes.psum_count' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:63:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pes.psum_buffer_internal' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:69:34)
INFO: [HLS 200-472] Inferring partial write operation for 'pes.psum_count' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'horiz_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'horiz_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'horiz_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'horiz_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'horiz_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'horiz_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'horiz_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'horiz_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'horiz_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'diag_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'diag_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'diag_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'diag_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'diag_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'diag_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'diag_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'diag_pipe' 
INFO: [HLS 200-472] Inferring partial write operation for 'diag_pipe' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'eyeriss' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eyeriss_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eyeriss_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eyeriss_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eyeriss_Pipeline_VITIS_LOOP_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
WARNING: [HLS 200-880] The II Violation in module 'eyeriss_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('8_write_ln49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:49) of variable 'add_ln49_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:49 on array 'pes_local_cycle_count' and 'load' operation ('pes_local_cycle_count_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:49) on array 'pes_local_cycle_count'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'eyeriss_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('0_write_ln69', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:69) of constant 0 on array 'pes_psum_buffer_internal' and 'load' operation ('pes_psum_buffer_internal_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:60) on array 'pes_psum_buffer_internal'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'eyeriss_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule 'load' operation ('pes_local_cycle_count_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:49) on array 'pes_local_cycle_count' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pes_local_cycle_count'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'eyeriss_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule 'load' operation ('pes_local_cycle_count_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:49) on array 'pes_local_cycle_count' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pes_local_cycle_count'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'eyeriss_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule 'load' operation ('next_horiz[1][1]', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:77) on array 'PE_Wt_Buffer' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'PE_Wt_Buffer'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'eyeriss_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule 'load' operation ('next_horiz[2][1]', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/eyeriss/eyeriss_slow.cpp:77) on array 'PE_Wt_Buffer' due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array 'PE_Wt_Buffer'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 19, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0 seconds. Elapsed time: 2.48 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eyeriss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eyeriss_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'eyeriss_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eyeriss_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'eyeriss_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eyeriss_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'eyeriss_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eyeriss_Pipeline_VITIS_LOOP_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'eyeriss_Pipeline_VITIS_LOOP_105_1' pipeline 'VITIS_LOOP_105_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'eyeriss_Pipeline_VITIS_LOOP_105_1'.
INFO: [RTMG 210-278] Implementing memory 'eyeriss_eyeriss_Pipeline_VITIS_LOOP_105_1_PE_Wt_Buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eyeriss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'eyeriss/DRAM_ip_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eyeriss/DRAM_Wt_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eyeriss/DRAM_op_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'eyeriss' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count_test' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eyeriss'.
INFO: [RTMG 210-278] Implementing memory 'eyeriss_pes_local_cycle_count_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'eyeriss_horiz_pipe_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.282 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for eyeriss.
INFO: [VLOG 209-307] Generating Verilog RTL for eyeriss.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 315.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.89 seconds. CPU system time: 1.47 seconds. Elapsed time: 12.04 seconds; current allocated memory: 86.434 MB.
INFO: [HLS 200-112] Total CPU user time: 12.19 seconds. Total CPU system time: 2.19 seconds. Total elapsed time: 25.38 seconds; peak allocated memory: 1.283 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed May  7 05:22:21 2025...
