INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/ascon_pack.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/Pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/Pl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/Ps.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/Sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/ascon.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/compteur_double_init.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compteur_double_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/fsm_moore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_moore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/mux_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/register_w_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_w_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/state_register_w_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_register_w_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/xor_begin_perm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_begin_perm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sources_1/imports/Downloads/xor_end_perm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_end_perm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA/FPGA.srcs/sim_1/new/ascon_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_tb
