
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009909                       # Number of seconds simulated
sim_ticks                                  9909062163                       # Number of ticks simulated
final_tick                               522518265051                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 184888                       # Simulator instruction rate (inst/s)
host_op_rate                                   235339                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 234995                       # Simulator tick rate (ticks/s)
host_mem_usage                               67376648                       # Number of bytes of host memory used
host_seconds                                 42167.12                       # Real time elapsed on the host
sim_insts                                  7796210544                       # Number of instructions simulated
sim_ops                                    9923573504                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       357120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       103680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       196096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       103552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       103552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       277760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        81792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        81920                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1343360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       445696                       # Number of bytes written to this memory
system.physmem.bytes_written::total            445696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2790                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          810                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1532                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          809                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          809                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2170                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          639                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          640                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10495                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3482                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3482                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36039738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       503781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10463150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       400442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19789562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       516699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10450232                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       503781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10450232                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       465029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28030907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       490864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8254262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       490864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      8267180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135568834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       503781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       400442                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       516699                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       503781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       465029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       490864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       490864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3823571                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44978626                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44978626                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44978626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36039738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       503781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10463150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       400442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19789562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       516699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10450232                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       503781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10450232                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       465029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28030907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       490864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8254262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       490864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      8267180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              180547460                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1759112                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1586833                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        93991                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       652021                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          627567                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96891                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4170                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18639748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11059203                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1759112                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       724458                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2186640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295699                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1282324                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1071461                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94270                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22308080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.581614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.899156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20121440     90.20%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77837      0.35%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160652      0.72%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           66772      0.30%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362402      1.62%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          323435      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62373      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          131135      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002034      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22308080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074028                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465401                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18515878                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1407600                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2178376                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7087                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        199133                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154701                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12966371                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1448                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        199133                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18536874                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1241086                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        99969                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2166176                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        64836                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12958529                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         28616                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        22944                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          788                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15220431                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61027058                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61027058                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1747694                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1515                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          770                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           159236                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14187                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        75758                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12931895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12423333                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         7180                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1012794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2437296                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22308080                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.556898                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.352273                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17877639     80.14%     80.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1335499      5.99%     86.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090899      4.89%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       471792      2.11%     93.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594846      2.67%     95.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       570813      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       324961      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25603      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16028      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22308080                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31477     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        242333     86.28%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7063      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7796791     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108291      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2976895     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540612     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12423333                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.522807                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             280873                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022609                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     47442799                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13946576                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12316354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12704206                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22290                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       120327                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          371                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10369                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1101                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        199133                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1201349                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        18677                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12933423                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054670                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544684                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          769                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          371                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        53998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        55963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       109961                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12335842                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967145                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        87491                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616539                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540430                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519125                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12316761                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12316354                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653466                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13120025                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.518305                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507123                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1183416                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95823                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22108947                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.531525                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.353447                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17841005     80.70%     80.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1562196      7.07%     87.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       731696      3.31%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721308      3.26%     94.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       196678      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       833966      3.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62762      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45863      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       113473      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22108947                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       113473                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34930315                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26068900                       # The number of ROB writes
system.switch_cpus0.timesIdled                 406899                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1454660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.376273                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.376273                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.420827                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.420827                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60978327                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14307029                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15434135                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                23762686                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1930059                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1579258                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       190592                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       790018                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          756779                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          198120                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8557                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     18563807                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10792674                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1930059                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       954899                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2250388                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         521889                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        522391                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1137834                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       190642                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     21665428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19415040     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          104198      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          165837      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          224433      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          232071      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          196707      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          109315      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          164335      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1053492      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     21665428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081222                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.454186                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18373826                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       714248                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2246068                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2668                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        328615                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       317526                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          229                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13243039                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        328615                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18424451                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         140017                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       457400                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2198711                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       116231                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13237633                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         16716                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        50103                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     18469295                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     61577287                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     61577287                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15966049                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2503166                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3229                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1658                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           346884                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1240274                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       670026                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         7879                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       219515                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13220998                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12538411                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1896                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1492191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3584900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           77                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     21665428                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578729                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.266635                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16315950     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2233826     10.31%     85.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1121396      5.18%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       818200      3.78%     94.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       646779      2.99%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       265035      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       166032      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        86970      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        11240      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     21665428                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2584     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8102     38.39%     50.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10416     49.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10546935     84.12%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       187268      1.49%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1569      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1134813      9.05%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       667826      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12538411                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527651                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              21102                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001683                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     46765248                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14716491                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12348660                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12559513                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25339                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       203098                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10225                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        328615                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         112271                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11761                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13224259                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          611                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1240274                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       670026                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1660                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9957                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       109653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       108436                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       218089                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12364261                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1067584                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       174150                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1735352                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1756181                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            667768                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520323                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12348781                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12348660                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7089764                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19111536                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519666                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370968                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9307135                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11452203                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1771993                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       192777                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     21336813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.536734                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.377897                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     16599654     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2367556     11.10%     88.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       876127      4.11%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       418418      1.96%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       376509      1.76%     96.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       203488      0.95%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       163097      0.76%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80631      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       251333      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     21336813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9307135                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11452203                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1696956                       # Number of memory references committed
system.switch_cpus1.commit.loads              1037164                       # Number of loads committed
system.switch_cpus1.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1651413                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10318297                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       235811                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       251333                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            34309611                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           26777092                       # The number of ROB writes
system.switch_cpus1.timesIdled                 283396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2097258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9307135                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11452203                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9307135                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.553169                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.553169                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.391670                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.391670                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        55639953                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17203799                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12272784                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3158                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                23762736                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1727933                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1550990                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       137725                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1170220                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1152281                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           98425                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4059                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     18392476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               9830691                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1727933                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1250706                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2192847                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         457908                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        435175                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1113125                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       134817                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     21339944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.513416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.747605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        19147097     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          343427      1.61%     91.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          162689      0.76%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          338489      1.59%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           99619      0.47%     94.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          315299      1.48%     95.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           46948      0.22%     95.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           75680      0.35%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          810696      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     21339944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.072716                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.413702                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        18164209                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       667894                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2188395                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1740                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        317702                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       155820                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1744                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      10936163                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4273                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        317702                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        18190161                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         454490                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       135717                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2164474                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        77396                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      10918481                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          8235                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        62855                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     14244980                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     49381583                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     49381583                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     11488214                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2756766                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1395                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          709                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           165384                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2026927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       304694                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         2684                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        69303                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          10860850                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1400                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         10149988                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         6613                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2009566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4124218                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     21339944                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.475633                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.084727                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16882517     79.11%     79.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1376829      6.45%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1527276      7.16%     92.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       875050      4.10%     96.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       437366      2.05%     98.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       109424      0.51%     99.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       125994      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         2995      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2493      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     21339944                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          16293     56.90%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     56.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          6861     23.96%     80.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         5479     19.14%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      7923338     78.06%     78.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        75807      0.75%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          687      0.01%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1848363     18.21%     97.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       301793      2.97%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      10149988                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.427139                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              28633                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002821                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     41675166                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     12871844                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      9890103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      10178621                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         7566                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       419075                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         8257                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        317702                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         352453                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9651                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     10862256                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          378                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2026927                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       304694                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          708                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3717                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          219                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           30                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        92724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        52934                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       145658                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     10024754                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1823176                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       125234                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2124934                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1529080                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            301758                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.421869                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               9892473                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              9890103                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          5998129                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         12827623                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.416202                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.467595                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      7895724                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      8838590                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2024130                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1386                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       136699                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     21022242                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.420440                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.291992                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17757059     84.47%     84.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1265155      6.02%     90.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       830321      3.95%     94.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       258133      1.23%     95.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       439723      2.09%     97.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        81526      0.39%     98.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        52047      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        46634      0.22%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       291644      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     21022242                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      7895724                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       8838590                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1904289                       # Number of memory references committed
system.switch_cpus2.commit.loads              1607852                       # Number of loads committed
system.switch_cpus2.commit.membars                692                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1361043                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          7708359                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       105543                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       291644                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            31593292                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           22043412                       # The number of ROB writes
system.switch_cpus2.timesIdled                 415809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2422792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            7895724                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              8838590                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      7895724                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      3.009570                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.009570                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.332273                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.332273                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        46682738                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       12832861                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       11704096                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1384                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1928117                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1577872                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       190353                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       788847                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          756079                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          197881                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8586                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     18544715                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10782217                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1928117                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       953960                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2248606                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         521280                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        523822                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1136755                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       190432                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     21645613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        19397007     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          104180      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          165649      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          224808      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          232171      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          196300      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          108657      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          163896      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1052945      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     21645613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081140                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.453745                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        18355212                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       715194                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2244324                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2638                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        328242                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       317001                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          230                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13230770                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1350                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        328242                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        18405678                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         138540                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       460150                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2197084                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       115916                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13225473                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         16744                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49931                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     18452959                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     61520675                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     61520675                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15950528                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2502417                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3225                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1655                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           345703                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1239598                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       669461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         7903                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       241790                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13208964                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3236                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12526592                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1864                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1492179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3584531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           74                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     21645613                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578713                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.265263                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16283480     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2252576     10.41%     85.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1127355      5.21%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       811205      3.75%     94.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       642625      2.97%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       264249      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       166087      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        86864      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        11172      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     21645613                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2558     12.13%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8122     38.51%     50.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        10412     49.36%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10537017     84.12%     84.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       187113      1.49%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1568      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1133669      9.05%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       667225      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12526592                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.527153                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              21092                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001684                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46721753                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14704443                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12336762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12547684                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        25397                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       203472                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10324                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        328242                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         110922                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11703                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13212222                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          879                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1239598                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       669461                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1657                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9886                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       109558                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       108393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       217951                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12352528                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1066779                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       174064                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1733941                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1754538                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            667162                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.519828                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12336882                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12336762                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7083301                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19094315                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.519164                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370964                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9298105                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11440950                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1771266                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       192538                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     21317370                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.536696                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.375079                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     16570166     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2379556     11.16%     88.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       874151      4.10%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       417842      1.96%     94.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       384846      1.81%     96.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       203617      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       157345      0.74%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80749      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       249098      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     21317370                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9298105                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11440950                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1695260                       # Number of memory references committed
system.switch_cpus3.commit.loads              1036123                       # Number of loads committed
system.switch_cpus3.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1649755                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10308154                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       235559                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       249098                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            34280423                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           26752701                       # The number of ROB writes
system.switch_cpus3.timesIdled                 283159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2117127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9298105                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11440950                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9298105                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.555654                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.555654                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.391289                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.391289                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        55586193                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17188239                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12260986                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3158                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1929759                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1579038                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       190565                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       789889                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          756656                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          198079                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8554                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     18560862                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10791122                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1929759                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       954735                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2250055                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         521813                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        521321                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1137655                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       190616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     21661031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.954039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19410976     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          104185      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          165813      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          224390      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          232041      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          196672      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          109300      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          164298      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1053356      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     21661031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081209                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454119                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18370902                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       713157                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2245735                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2668                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        328566                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       317463                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          229                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13241117                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        328566                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18421525                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         140483                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       455863                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2198383                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       116208                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13235723                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         16696                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        50104                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     18466736                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     61568513                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     61568513                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     15963985                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2502746                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3229                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1658                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           346862                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1240078                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       669929                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         7879                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       219498                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13219090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12536648                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1897                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1491932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3584390                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           77                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     21661031                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578765                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.266667                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16312294     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2233532     10.31%     85.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1121246      5.18%     90.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       818064      3.78%     94.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       646689      2.99%     97.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       265000      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       166008      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        86956      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        11242      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     21661031                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2583     12.24%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8097     38.38%     50.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        10415     49.37%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10545460     84.12%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       187255      1.49%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1569      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1134628      9.05%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       667736      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12536648                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.527576                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              21095                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001683                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     46757318                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14714323                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12346944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12557743                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        25341                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       203068                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10222                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        328566                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         112701                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11759                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13222351                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          616                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1240078                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       669929                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1660                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9952                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       109636                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       108422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       218058                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12362530                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1067412                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       174117                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1735089                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1755910                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            667677                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.520249                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12347065                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12346944                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7088837                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         19109059                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.519593                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.370967                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9305923                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11450664                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1771694                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       192750                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     21332465                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.536772                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.377953                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     16596009     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2367196     11.10%     88.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       875985      4.11%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       418348      1.96%     94.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       376453      1.76%     96.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       203463      0.95%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       163068      0.76%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        80625      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       251318      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     21332465                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9305923                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11450664                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1696717                       # Number of memory references committed
system.switch_cpus4.commit.loads              1037010                       # Number of loads committed
system.switch_cpus4.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1651168                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10316900                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       235767                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       251318                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            34303440                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           26773296                       # The number of ROB writes
system.switch_cpus4.timesIdled                 283347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2101709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9305923                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11450664                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9305923                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.553507                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.553507                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.391618                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.391618                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        55632236                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17201509                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12271011                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3158                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1841520                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1506450                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       182004                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       755107                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          723468                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          188403                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8041                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     17848861                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10451778                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1841520                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       911871                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2188750                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         531702                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        521358                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1099794                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       183036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     20904706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        18715956     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          118954      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          185959      0.89%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          297835      1.42%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          123373      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          137907      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          147504      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           96262      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1080956      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     20904706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077496                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.439839                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        17683715                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       688203                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2181581                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         5736                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        345468                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       301356                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12763158                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1598                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        345468                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        17711585                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         173609                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       433426                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2159806                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        80809                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12753931                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1618                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         21192                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        30148                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         6027                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     17701134                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     59327299                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     59327299                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15055595                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2645539                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3268                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1811                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           238272                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1218064                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       652660                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        19344                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       148491                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12733715                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3279                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12032491                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        15390                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1647735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3694896                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          341                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     20904706                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575588                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268699                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     15834474     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2033977      9.73%     85.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1111960      5.32%     90.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       757954      3.63%     94.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       710775      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       204259      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       159895      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        54329      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        37083      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     20904706                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2852     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          8994     39.58%     52.13% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        10877     47.87%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10080733     83.78%     83.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       190203      1.58%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1455      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1111764      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       648336      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12032491                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.506360                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              22723                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001888                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     45007801                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14384885                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     11834944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12055214                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        35817                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       224203                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        20898                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          778                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        345468                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         116251                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        10684                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12737023                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         3565                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1218064                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       652660                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1812                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          7862                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          163                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       105164                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       104942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       210106                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11857975                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1045346                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       174516                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   29                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1693349                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1667657                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            648003                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.499015                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              11835168                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             11834944                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6921732                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         18093370                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.498046                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382556                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8844252                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     10840784                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1896282                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         2938                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       185584                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     20559238                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.527295                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.379963                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     16156678     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2132936     10.37%     88.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       831174      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       445646      2.17%     95.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       334547      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       186632      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       116492      0.57%     98.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       102802      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       252331      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     20559238                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8844252                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      10840784                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1625623                       # Number of memory references committed
system.switch_cpus5.commit.loads               993861                       # Number of loads committed
system.switch_cpus5.commit.membars               1466                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1556095                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          9768389                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       220226                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       252331                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            33043908                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           25819633                       # The number of ROB writes
system.switch_cpus5.timesIdled                 290803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2858034                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8844252                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             10840784                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8844252                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.686800                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.686800                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.372190                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.372190                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        53469111                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       16405323                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       11899934                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          2934                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2124966                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1769646                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       195284                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       804216                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          774165                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          228001                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9041                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18478420                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11658807                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2124966                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1002166                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2428377                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         545404                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        962107                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles          529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines          1149526                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       186559                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22217794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.016779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19789417     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          148202      0.67%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          186445      0.84%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          299211      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          125350      0.56%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          160216      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          188138      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           86083      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1234732      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22217794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089424                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490634                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18369951                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1081940                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2416595                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1234                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        348066                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       322858                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14250488                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1585                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        348066                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18389120                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          60051                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       969628                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2398662                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        52260                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14161722                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          7672                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        36156                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19777815                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     65848129                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     65848129                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16499725                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3278040                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3383                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1746                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           183898                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1328276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       692329                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         7873                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       157862                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13822146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3395                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13244770                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        14339                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1705555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3493220                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22217794                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.596133                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.318358                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16606301     74.74%     74.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2559698     11.52%     86.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1045003      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       587031      2.64%     93.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       794062      3.57%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       246164      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       240004      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       129367      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        10164      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22217794                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          91689     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12596     10.85%     89.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11835     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11158421     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       180708      1.36%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1636      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1214082      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       689923      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13244770                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.557376                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             116120                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008767                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     48837793                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15531175                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12897242                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13360890                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         9890                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       255871                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10753                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        348066                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          45906                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         5737                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13825546                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        10781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1328276                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       692329                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1747                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4945                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       115071                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       110428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       225499                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13012538                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1193944                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       232232                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1883746                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1839170                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            689802                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.547603                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12897340                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12897242                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7725896                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20759993                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.542751                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372153                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9599295                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11828639                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1996878                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3299                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       196721                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     21869728                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.540868                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.360535                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     16861317     77.10%     77.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2538829     11.61%     88.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       922614      4.22%     92.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       458752      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       419324      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       175946      0.80%     97.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       174698      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        82872      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       235376      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     21869728                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9599295                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11828639                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1753956                       # Number of memory references committed
system.switch_cpus6.commit.loads              1072392                       # Number of loads committed
system.switch_cpus6.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1714367                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10649845                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       244306                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       235376                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35459804                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27999177                       # The number of ROB writes
system.switch_cpus6.timesIdled                 282886                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1544946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9599295                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11828639                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9599295                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.475467                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.475467                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.403964                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.403964                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        58548333                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18023041                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13176701                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3296                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2125705                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1770270                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       195347                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       804517                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          774458                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          228078                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9044                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     18485347                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11663121                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2125705                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1002536                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2429274                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         545567                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        953794                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines          1149943                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       186620                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22216873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.645262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.017148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19787599     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          148267      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          186534      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          299318      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          125378      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          160266      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          188206      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           86111      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1235194      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22216873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089455                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.490815                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        18376311                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1073666                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2417489                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1234                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        348165                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       322970                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14255690                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1585                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        348165                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        18395485                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          60050                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       961338                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2399552                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        52276                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14166905                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          7673                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        36167                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     19785271                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     65872395                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     65872395                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16506475                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3278791                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3385                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1747                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           183948                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1328735                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       692592                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         7878                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       157916                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13827324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3398                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13249851                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        14342                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1706012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3494170                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22216873                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.596387                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.318572                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16603134     74.73%     74.73% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2560785     11.53%     86.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1045412      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       587285      2.64%     93.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       794316      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       246261      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       240111      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       129400      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        10169      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22216873                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          91714     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         12601     10.85%     89.81% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11841     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11162715     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       180772      1.36%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1637      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1214535      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       690192      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13249851                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.557589                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             116156                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008767                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     48847073                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15536813                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12902222                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13366007                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         9894                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       255944                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10753                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        348165                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          45909                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         5736                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13830727                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        10781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1328735                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       692592                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1748                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          4945                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       115124                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       110454                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       225578                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13017551                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1194374                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       232300                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1884445                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1839853                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            690071                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.547814                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12902320                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12902222                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7728946                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20768312                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.542960                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372151                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9603219                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11833366                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1997394                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3303                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       196785                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21868708                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.541110                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.360791                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     16858270     77.09%     77.09% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2539892     11.61%     88.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       922979      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       458906      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       419502      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       176012      0.80%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       174770      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        82906      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       235471      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21868708                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9603219                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11833366                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1754630                       # Number of memory references committed
system.switch_cpus7.commit.loads              1072791                       # Number of loads committed
system.switch_cpus7.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1715023                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10654090                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       244387                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       235471                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            35463932                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28009700                       # The number of ROB writes
system.switch_cpus7.timesIdled                 282973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1545867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9603219                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11833366                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9603219                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.474456                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.474456                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.404129                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.404129                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        58570917                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18030194                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13181588                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3300                       # number of misc regfile writes
system.l20.replacements                          2825                       # number of replacements
system.l20.tagsinuse                      4095.913784                       # Cycle average of tags in use
system.l20.total_refs                          316424                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6921                       # Sample count of references to valid blocks.
system.l20.avg_refs                         45.719405                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           11.631311                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    27.563280                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1355.170544                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2701.548649                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002840                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006729                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.330852                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.659558                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4478                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4479                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1898                       # number of Writeback hits
system.l20.Writeback_hits::total                 1898                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2790                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2825                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2790                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2825                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2790                       # number of overall misses
system.l20.overall_misses::total                 2825                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35633903                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1439267877                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1474901780                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35633903                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1439267877                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1474901780                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35633903                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1439267877                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1474901780                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7268                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7304                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1898                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1898                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7274                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7310                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7274                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7310                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.383875                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.386774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.383558                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.386457                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.383558                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.386457                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 515866.622581                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 522089.125664                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 515866.622581                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 522089.125664                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 515866.622581                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 522089.125664                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 626                       # number of writebacks
system.l20.writebacks::total                      626                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2790                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2825                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2790                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2825                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2790                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2825                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1238889340                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1272010243                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1238889340                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1272010243                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1238889340                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1272010243                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.383875                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.386774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.383558                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.386457                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.383558                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.386457                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 444046.358423                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 450269.112566                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 444046.358423                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 450269.112566                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 444046.358423                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 450269.112566                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           850                       # number of replacements
system.l21.tagsinuse                      4095.344647                       # Cycle average of tags in use
system.l21.total_refs                          257614                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4946                       # Sample count of references to valid blocks.
system.l21.avg_refs                         52.085321                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           79.571506                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    33.458308                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   400.824314                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3581.490519                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.008169                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.097857                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.874387                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3037                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3039                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             954                       # number of Writeback hits
system.l21.Writeback_hits::total                  954                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3052                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3054                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3052                       # number of overall hits
system.l21.overall_hits::total                   3054                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          812                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  851                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          812                       # number of demand (read+write) misses
system.l21.demand_misses::total                   851                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          812                       # number of overall misses
system.l21.overall_misses::total                  851                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     35012365                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    360410700                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      395423065                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     35012365                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    360410700                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       395423065                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     35012365                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    360410700                       # number of overall miss cycles
system.l21.overall_miss_latency::total      395423065                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3849                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3890                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          954                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              954                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3864                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3905                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3864                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3905                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.210964                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.218766                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.210145                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.217926                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.210145                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.217926                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 897752.948718                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 443855.541872                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 464656.950646                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 897752.948718                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 443855.541872                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 464656.950646                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 897752.948718                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 443855.541872                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 464656.950646                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 429                       # number of writebacks
system.l21.writebacks::total                      429                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          811                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             850                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          811                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              850                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          811                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             850                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     32200170                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    301446695                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    333646865                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     32200170                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    301446695                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    333646865                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     32200170                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    301446695                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    333646865                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.210704                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.218509                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.209886                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.217670                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.209886                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.217670                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 825645.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 371697.527744                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 392525.723529                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 825645.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 371697.527744                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 392525.723529                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 825645.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 371697.527744                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 392525.723529                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1563                       # number of replacements
system.l22.tagsinuse                      4095.792619                       # Cycle average of tags in use
system.l22.total_refs                          169285                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5659                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.914296                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           54.301488                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    23.991841                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   804.836125                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3212.663165                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013257                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005857                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.196493                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.784342                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999949                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3544                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3545                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             615                       # number of Writeback hits
system.l22.Writeback_hits::total                  615                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3550                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3551                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3550                       # number of overall hits
system.l22.overall_hits::total                   3551                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           31                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1532                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1563                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           31                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1532                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1563                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           31                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1532                       # number of overall misses
system.l22.overall_misses::total                 1563                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     29192688                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    654124948                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      683317636                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     29192688                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    654124948                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       683317636                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     29192688                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    654124948                       # number of overall miss cycles
system.l22.overall_miss_latency::total      683317636                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           32                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         5076                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5108                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          615                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              615                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           32                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5082                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5114                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           32                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5082                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5114                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.968750                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.301812                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.305991                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.968750                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.301456                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.305632                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.968750                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.301456                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.305632                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 941699.612903                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 426974.509138                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 437183.388356                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 941699.612903                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 426974.509138                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 437183.388356                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 941699.612903                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 426974.509138                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 437183.388356                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 233                       # number of writebacks
system.l22.writebacks::total                      233                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           31                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1532                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1563                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           31                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1532                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1563                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           31                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1532                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1563                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     26966888                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    544127348                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    571094236                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     26966888                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    544127348                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    571094236                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     26966888                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    544127348                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    571094236                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.301812                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.305991                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.968750                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.301456                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.305632                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.968750                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.301456                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.305632                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 869899.612903                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 355174.509138                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 365383.388356                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 869899.612903                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 355174.509138                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 365383.388356                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 869899.612903                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 355174.509138                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 365383.388356                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           850                       # number of replacements
system.l23.tagsinuse                      4095.343687                       # Cycle average of tags in use
system.l23.total_refs                          257614                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4946                       # Sample count of references to valid blocks.
system.l23.avg_refs                         52.085321                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           79.570234                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    33.834762                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   400.436270                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3581.502420                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019426                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.008260                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.097763                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.874390                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3038                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3040                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             953                       # number of Writeback hits
system.l23.Writeback_hits::total                  953                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3053                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3055                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3053                       # number of overall hits
system.l23.overall_hits::total                   3055                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          809                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  849                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          809                       # number of demand (read+write) misses
system.l23.demand_misses::total                   849                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          809                       # number of overall misses
system.l23.overall_misses::total                  849                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35421658                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    372970092                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      408391750                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35421658                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    372970092                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       408391750                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35421658                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    372970092                       # number of overall miss cycles
system.l23.overall_miss_latency::total      408391750                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3847                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3889                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          953                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              953                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3862                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3904                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3862                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3904                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.210294                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.218308                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.209477                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.217469                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.209477                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.217469                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 885541.450000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 461026.071693                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 481026.796231                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 885541.450000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 461026.071693                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 481026.796231                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 885541.450000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 461026.071693                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 481026.796231                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 430                       # number of writebacks
system.l23.writebacks::total                      430                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          809                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             849                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          809                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              849                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          809                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             849                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     32548302                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    314844073                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    347392375                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     32548302                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    314844073                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    347392375                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     32548302                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    314844073                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    347392375                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.210294                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.218308                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.209477                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.217469                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.209477                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.217469                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 813707.550000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 389176.851669                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 409178.297998                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 813707.550000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 389176.851669                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 409178.297998                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 813707.550000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 389176.851669                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 409178.297998                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           849                       # number of replacements
system.l24.tagsinuse                      4095.344905                       # Cycle average of tags in use
system.l24.total_refs                          257613                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4945                       # Sample count of references to valid blocks.
system.l24.avg_refs                         52.095652                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           79.571618                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    33.457020                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   400.763924                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3581.552343                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019427                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.008168                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.097843                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.874402                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3037                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3039                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             953                       # number of Writeback hits
system.l24.Writeback_hits::total                  953                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3052                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3054                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3052                       # number of overall hits
system.l24.overall_hits::total                   3054                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          810                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  849                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          810                       # number of demand (read+write) misses
system.l24.demand_misses::total                   849                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          810                       # number of overall misses
system.l24.overall_misses::total                  849                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     37591107                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    363930249                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      401521356                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     37591107                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    363930249                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       401521356                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     37591107                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    363930249                       # number of overall miss cycles
system.l24.overall_miss_latency::total      401521356                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         3847                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               3888                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          953                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              953                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         3862                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                3903                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         3862                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               3903                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.210554                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.218364                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.209736                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.217525                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.209736                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.217525                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 963874.538462                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 449296.603704                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 472934.459364                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 963874.538462                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 449296.603704                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 472934.459364                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 963874.538462                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 449296.603704                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 472934.459364                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 429                       # number of writebacks
system.l24.writebacks::total                      429                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          809                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             848                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          809                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              848                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          809                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             848                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     34789519                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    305411030                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    340200549                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     34789519                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    305411030                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    340200549                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     34789519                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    305411030                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    340200549                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.210294                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.218107                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.209477                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.217269                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.209477                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.217269                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 892038.948718                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 377516.724351                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 401179.892689                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 892038.948718                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 377516.724351                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 401179.892689                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 892038.948718                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 377516.724351                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 401179.892689                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2206                       # number of replacements
system.l25.tagsinuse                      4095.585477                       # Cycle average of tags in use
system.l25.total_refs                          349151                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6300                       # Sample count of references to valid blocks.
system.l25.avg_refs                         55.420794                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.477989                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    26.100408                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   852.436775                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3179.570305                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009150                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006372                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.208114                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.776262                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999899                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4273                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4274                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1541                       # number of Writeback hits
system.l25.Writeback_hits::total                 1541                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           14                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4287                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4288                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4287                       # number of overall hits
system.l25.overall_hits::total                   4288                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2169                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2205                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2170                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2206                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2170                       # number of overall misses
system.l25.overall_misses::total                 2206                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     28265414                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1087991477                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1116256891                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       287542                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       287542                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     28265414                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1088279019                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1116544433                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     28265414                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1088279019                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1116544433                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         6442                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               6479                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1541                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1541                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         6457                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                6494                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         6457                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               6494                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.336697                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.340330                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.066667                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.336069                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.339698                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.336069                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.339698                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 785150.388889                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 501609.717381                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 506238.952834                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       287542                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       287542                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 785150.388889                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 501511.068664                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 506139.815503                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 785150.388889                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 501511.068664                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 506139.815503                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 531                       # number of writebacks
system.l25.writebacks::total                      531                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2169                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2205                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2170                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2206                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2170                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2206                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     25680043                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    932229014                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    957909057                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       215742                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       215742                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     25680043                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    932444756                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    958124799                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     25680043                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    932444756                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    958124799                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.336697                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.340330                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.336069                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.339698                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.336069                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.339698                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 713334.527778                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 429796.686953                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 434425.876190                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       215742                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       215742                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 713334.527778                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 429698.044240                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 434326.744787                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 713334.527778                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 429698.044240                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 434326.744787                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           677                       # number of replacements
system.l26.tagsinuse                      4095.549079                       # Cycle average of tags in use
system.l26.total_refs                          245924                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4773                       # Sample count of references to valid blocks.
system.l26.avg_refs                         51.523989                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          124.229562                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    33.881303                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   325.528592                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3611.909621                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.030329                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.008272                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.079475                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.881814                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999890                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         2818                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   2820                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             892                       # number of Writeback hits
system.l26.Writeback_hits::total                  892                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           12                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         2830                       # number of demand (read+write) hits
system.l26.demand_hits::total                    2832                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         2830                       # number of overall hits
system.l26.overall_hits::total                   2832                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          640                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  678                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          640                       # number of demand (read+write) misses
system.l26.demand_misses::total                   678                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          640                       # number of overall misses
system.l26.overall_misses::total                  678                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     56895851                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    293962518                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      350858369                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     56895851                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    293962518                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       350858369                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     56895851                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    293962518                       # number of overall miss cycles
system.l26.overall_miss_latency::total      350858369                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         3458                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               3498                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          892                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              892                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           12                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         3470                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                3510                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         3470                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               3510                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.185078                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.193825                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.184438                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.193162                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.184438                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.193162                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1497259.236842                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 459316.434375                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 517490.219764                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1497259.236842                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 459316.434375                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 517490.219764                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1497259.236842                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 459316.434375                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 517490.219764                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 402                       # number of writebacks
system.l26.writebacks::total                      402                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          640                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             678                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          640                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              678                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          640                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             678                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     54166433                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    248046837                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    302213270                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     54166433                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    248046837                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    302213270                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     54166433                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    248046837                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    302213270                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.185078                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.193825                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.184438                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.193162                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.184438                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.193162                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1425432.447368                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 387573.182812                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 445742.286136                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1425432.447368                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 387573.182812                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 445742.286136                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1425432.447368                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 387573.182812                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 445742.286136                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           678                       # number of replacements
system.l27.tagsinuse                      4095.549206                       # Cycle average of tags in use
system.l27.total_refs                          245925                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4774                       # Sample count of references to valid blocks.
system.l27.avg_refs                         51.513406                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          124.229469                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    33.886564                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   325.728433                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3611.704739                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.030329                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.008273                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.079524                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.881764                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999890                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         2819                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   2821                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             892                       # number of Writeback hits
system.l27.Writeback_hits::total                  892                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           12                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         2831                       # number of demand (read+write) hits
system.l27.demand_hits::total                    2833                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         2831                       # number of overall hits
system.l27.overall_hits::total                   2833                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          640                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  678                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          640                       # number of demand (read+write) misses
system.l27.demand_misses::total                   678                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          640                       # number of overall misses
system.l27.overall_misses::total                  678                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     57246026                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    291431397                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      348677423                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     57246026                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    291431397                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       348677423                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     57246026                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    291431397                       # number of overall miss cycles
system.l27.overall_miss_latency::total      348677423                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         3459                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               3499                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          892                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              892                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           12                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         3471                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                3511                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         3471                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               3511                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.185025                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.193770                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.184385                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.193107                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.184385                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.193107                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1506474.368421                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 455361.557812                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 514273.485251                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1506474.368421                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 455361.557812                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 514273.485251                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1506474.368421                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 455361.557812                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 514273.485251                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 402                       # number of writebacks
system.l27.writebacks::total                      402                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          640                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             678                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          640                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              678                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          640                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             678                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     54516627                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    245448750                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    299965377                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     54516627                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    245448750                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    299965377                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     54516627                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    245448750                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    299965377                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.185025                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.193770                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.184385                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.193107                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.184385                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.193107                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1434648.078947                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 383513.671875                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 442426.809735                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1434648.078947                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 383513.671875                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 442426.809735                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1434648.078947                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 383513.671875                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 442426.809735                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               570.934270                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001079303                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1728979.797927                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.637150                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.297120                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.047495                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867463                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.914959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1071413                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1071413                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1071413                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1071413                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1071413                       # number of overall hits
system.cpu0.icache.overall_hits::total        1071413                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     46494964                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46494964                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     46494964                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46494964                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     46494964                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46494964                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1071461                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1071461                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1071461                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1071461                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1071461                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1071461                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 968645.083333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 968645.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 968645.083333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35999576                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35999576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35999576                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 999988.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7274                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393102961                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7530                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52204.908499                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.797614                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.202386                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2799459                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2799459                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532776                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          752                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4332235                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4332235                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4332235                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4332235                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        26290                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        26290                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           20                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        26310                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         26310                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        26310                       # number of overall misses
system.cpu0.dcache.overall_misses::total        26310                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6846697566                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6846697566                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1571664                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1571664                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6848269230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6848269230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6848269230                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6848269230                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825749                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825749                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358545                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358545                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358545                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358545                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009304                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009304                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006036                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006036                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006036                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006036                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 260429.728642                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 260429.728642                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78583.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78583.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 260291.494869                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 260291.494869                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 260291.494869                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 260291.494869                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1898                       # number of writebacks
system.cpu0.dcache.writebacks::total             1898                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        19022                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        19022                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        19036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        19036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        19036                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        19036                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7268                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7268                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7274                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7274                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1768679150                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1768679150                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1769063750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1769063750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1769063750                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1769063750                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001669                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001669                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001669                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001669                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 243351.561640                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 243351.561640                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 243203.704977                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 243203.704977                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 243203.704977                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 243203.704977                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.035587                       # Cycle average of tags in use
system.cpu1.icache.total_refs               971588149                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1882922.769380                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.035587                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.056147                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.817365                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1137787                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1137787                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1137787                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1137787                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1137787                       # number of overall hits
system.cpu1.icache.overall_hits::total        1137787                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     41538661                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     41538661                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     41538661                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     41538661                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     41538661                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     41538661                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1137834                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1137834                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1137834                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1137834                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1137834                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1137834                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 883801.297872                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 883801.297872                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 883801.297872                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 883801.297872                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 883801.297872                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 883801.297872                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     35493167                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35493167                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     35493167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35493167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     35493167                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35493167                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       865687                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       865687                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       865687                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       865687                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       865687                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       865687                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3863                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148052078                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4119                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35943.694586                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.970841                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.029159                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.870980                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.129020                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       780872                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         780872                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       656671                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        656671                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1639                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1639                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1579                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1579                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1437543                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1437543                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1437543                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1437543                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12236                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12236                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           86                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12322                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12322                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12322                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12322                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2241882749                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2241882749                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6969666                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6969666                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2248852415                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2248852415                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2248852415                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2248852415                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       793108                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       793108                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       656757                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       656757                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1449865                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1449865                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1449865                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1449865                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015428                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000131                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008499                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008499                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008499                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008499                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 183220.231203                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 183220.231203                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81042.627907                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81042.627907                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 182507.094222                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 182507.094222                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 182507.094222                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 182507.094222                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          954                       # number of writebacks
system.cpu1.dcache.writebacks::total              954                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8387                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8387                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8458                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8458                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8458                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8458                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3849                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3849                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3864                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3864                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    564965541                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    564965541                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    565927041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    565927041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    565927041                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    565927041                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004853                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004853                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002665                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002665                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002665                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002665                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146782.421668                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 146782.421668                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 146461.449534                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 146461.449534                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 146461.449534                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 146461.449534                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               550.991752                       # Cycle average of tags in use
system.cpu2.icache.total_refs               888928932                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1590212.758497                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.666239                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.325513                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.039529                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843470                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883000                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1113085                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1113085                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1113085                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1113085                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1113085                       # number of overall hits
system.cpu2.icache.overall_hits::total        1113085                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.cpu2.icache.overall_misses::total           40                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     31873232                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     31873232                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     31873232                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     31873232                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     31873232                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     31873232                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1113125                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1113125                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1113125                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1113125                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1113125                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1113125                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 796830.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 796830.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 796830.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 796830.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 796830.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 796830.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           32                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           32                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           32                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     29526350                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     29526350                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     29526350                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     29526350                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     29526350                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     29526350                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 922698.437500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 922698.437500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 922698.437500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 922698.437500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 922698.437500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 922698.437500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5082                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               199381719                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5338                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              37351.389846                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   184.299888                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    71.700112                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.719921                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.280079                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1674171                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1674171                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       295010                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        295010                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          696                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          696                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          692                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          692                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1969181                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1969181                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1969181                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1969181                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18030                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18030                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           30                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18060                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18060                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18060                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18060                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4335529114                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4335529114                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2461558                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2461558                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4337990672                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4337990672                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4337990672                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4337990672                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1692201                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1692201                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       295040                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       295040                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1987241                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1987241                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1987241                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1987241                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010655                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010655                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000102                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009088                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009088                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009088                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009088                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 240461.958625                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 240461.958625                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82051.933333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82051.933333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 240198.819048                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 240198.819048                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 240198.819048                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 240198.819048                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          615                       # number of writebacks
system.cpu2.dcache.writebacks::total              615                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12954                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12954                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        12978                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12978                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        12978                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12978                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5076                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5076                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5082                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5082                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5082                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5082                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    898747213                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    898747213                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    899131813                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    899131813                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    899131813                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    899131813                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003000                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003000                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002557                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002557                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002557                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002557                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 177058.158589                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 177058.158589                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 176924.795946                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 176924.795946                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 176924.795946                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 176924.795946                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.411985                       # Cycle average of tags in use
system.cpu3.icache.total_refs               971587069                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1879278.663443                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.411985                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.056750                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.817968                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1136707                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1136707                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1136707                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1136707                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1136707                       # number of overall hits
system.cpu3.icache.overall_hits::total        1136707                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     41682483                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     41682483                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     41682483                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     41682483                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     41682483                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     41682483                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1136755                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1136755                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1136755                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1136755                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1136755                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1136755                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 868385.062500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 868385.062500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 868385.062500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 868385.062500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 868385.062500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 868385.062500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     35908690                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35908690                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     35908690                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35908690                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     35908690                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35908690                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 854968.809524                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 854968.809524                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 854968.809524                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 854968.809524                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 854968.809524                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 854968.809524                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3862                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148050814                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4118                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35952.116076                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   222.967342                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    33.032658                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.870966                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.129034                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       780264                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         780264                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       656017                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        656017                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1637                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1637                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1579                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1579                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1436281                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1436281                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1436281                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1436281                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12222                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12222                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           86                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12308                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12308                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12308                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12308                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2274521432                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2274521432                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6972571                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6972571                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2281494003                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2281494003                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2281494003                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2281494003                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       792486                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       792486                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       656103                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       656103                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1448589                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1448589                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1448589                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1448589                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015422                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015422                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008497                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008497                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008497                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008497                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 186100.591720                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 186100.591720                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81076.406977                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81076.406977                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 185366.753575                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 185366.753575                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 185366.753575                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 185366.753575                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          953                       # number of writebacks
system.cpu3.dcache.writebacks::total              953                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8375                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8375                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           71                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8446                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8446                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8446                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8446                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3847                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3847                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3862                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3862                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3862                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3862                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    577542192                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    577542192                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    578503692                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    578503692                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    578503692                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    578503692                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004854                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004854                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002666                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002666                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002666                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002666                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 150127.941773                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 150127.941773                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 149793.809425                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 149793.809425                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 149793.809425                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 149793.809425                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               510.034276                       # Cycle average of tags in use
system.cpu4.icache.total_refs               971587970                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1882922.422481                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    35.034276                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.056145                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.817363                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1137608                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1137608                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1137608                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1137608                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1137608                       # number of overall hits
system.cpu4.icache.overall_hits::total        1137608                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     44250254                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     44250254                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     44250254                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     44250254                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     44250254                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     44250254                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1137655                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1137655                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1137655                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1137655                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1137655                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1137655                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 941494.765957                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 941494.765957                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 941494.765957                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 941494.765957                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 941494.765957                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 941494.765957                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     38056631                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     38056631                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     38056631                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     38056631                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     38056631                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     38056631                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 928210.512195                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 928210.512195                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 928210.512195                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 928210.512195                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 928210.512195                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 928210.512195                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3862                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148051856                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4118                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35952.369111                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   222.955007                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    33.044993                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.870918                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.129082                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       780735                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         780735                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       656586                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        656586                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1639                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1639                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1579                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1579                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1437321                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1437321                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1437321                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1437321                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        12226                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        12226                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           86                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12312                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12312                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12312                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12312                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2244394750                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2244394750                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6966794                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6966794                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2251361544                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2251361544                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2251361544                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2251361544                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       792961                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       792961                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       656672                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       656672                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1449633                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1449633                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1449633                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1449633                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015418                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015418                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000131                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008493                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008493                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008493                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008493                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 183575.556192                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 183575.556192                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 81009.232558                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81009.232558                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 182859.124756                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 182859.124756                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 182859.124756                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 182859.124756                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          953                       # number of writebacks
system.cpu4.dcache.writebacks::total              953                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         8379                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         8379                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           71                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         8450                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         8450                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         8450                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         8450                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3847                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3847                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3862                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3862                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3862                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3862                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    568476359                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    568476359                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    569437859                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    569437859                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    569437859                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    569437859                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004851                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004851                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002664                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002664                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002664                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002664                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 147771.343644                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 147771.343644                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 147446.364319                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 147446.364319                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 147446.364319                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 147446.364319                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               519.440681                       # Cycle average of tags in use
system.cpu5.icache.total_refs               977203259                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1854275.633776                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    29.440681                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.047181                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.832437                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1099744                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1099744                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1099744                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1099744                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1099744                       # number of overall hits
system.cpu5.icache.overall_hits::total        1099744                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     34396907                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     34396907                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     34396907                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     34396907                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     34396907                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     34396907                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1099794                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1099794                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1099794                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1099794                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1099794                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1099794                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 687938.140000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 687938.140000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 687938.140000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 687938.140000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 687938.140000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 687938.140000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     28629906                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     28629906                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     28629906                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     28629906                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     28629906                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     28629906                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 773781.243243                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 773781.243243                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 773781.243243                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 773781.243243                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 773781.243243                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 773781.243243                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  6457                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               162704342                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  6713                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              24237.202741                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   228.024359                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    27.975641                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.890720                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.109280                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       760777                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         760777                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       628706                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        628706                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1767                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1767                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1467                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1467                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1389483                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1389483                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1389483                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1389483                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        16623                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        16623                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           89                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        16712                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         16712                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        16712                       # number of overall misses
system.cpu5.dcache.overall_misses::total        16712                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   3818247453                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   3818247453                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      9184791                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      9184791                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   3827432244                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   3827432244                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   3827432244                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   3827432244                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       777400                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       777400                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       628795                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       628795                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1467                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1467                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1406195                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1406195                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1406195                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1406195                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021383                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021383                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000142                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011885                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011885                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011885                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011885                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 229696.652409                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 229696.652409                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 103199.898876                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 103199.898876                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 229022.992101                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 229022.992101                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 229022.992101                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 229022.992101                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1541                       # number of writebacks
system.cpu5.dcache.writebacks::total             1541                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        10181                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        10181                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           74                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        10255                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        10255                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        10255                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        10255                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         6442                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         6442                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         6457                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         6457                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         6457                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         6457                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1386758792                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1386758792                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1215728                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1215728                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1387974520                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1387974520                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1387974520                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1387974520                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004592                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004592                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 215268.362620                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 215268.362620                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 81048.533333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 81048.533333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 214956.561871                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 214956.561871                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 214956.561871                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 214956.561871                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               490.792454                       # Cycle average of tags in use
system.cpu6.icache.total_refs               974733032                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1969157.640404                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    35.792454                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.057360                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.786526                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1149471                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1149471                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1149471                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1149471                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1149471                       # number of overall hits
system.cpu6.icache.overall_hits::total        1149471                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     83947974                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     83947974                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     83947974                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     83947974                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     83947974                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     83947974                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1149525                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1149525                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1149525                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1149525                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1149525                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1149525                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1554592.111111                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1554592.111111                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1554592.111111                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1554592.111111                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1554592.111111                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1554592.111111                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       233365                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs       233365                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     57394721                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     57394721                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     57394721                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     57394721                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     57394721                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     57394721                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1434868.025000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1434868.025000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1434868.025000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1434868.025000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1434868.025000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1434868.025000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3469                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               144340021                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  3725                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              38748.998926                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.557144                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.442856                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.857645                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.142355                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       914477                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         914477                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       678187                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        678187                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1715                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1648                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1648                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1592664                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1592664                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1592664                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1592664                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         8962                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         8962                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           48                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9010                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9010                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9010                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9010                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1254165782                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1254165782                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      3881608                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      3881608                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1258047390                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1258047390                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1258047390                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1258047390                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       923439                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       923439                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       678235                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       678235                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1601674                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1601674                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1601674                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1601674                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009705                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009705                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000071                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005625                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005625                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005625                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005625                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 139942.622406                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 139942.622406                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80866.833333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80866.833333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 139627.901221                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 139627.901221                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 139627.901221                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 139627.901221                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          892                       # number of writebacks
system.cpu6.dcache.writebacks::total              892                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5504                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5504                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           36                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5540                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5540                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5540                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5540                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3458                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3458                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3470                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3470                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3470                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3470                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    482912583                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    482912583                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       816726                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       816726                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    483729309                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    483729309                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    483729309                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    483729309                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003745                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003745                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002166                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002166                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 139650.833719                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 139650.833719                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68060.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68060.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 139403.259078                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 139403.259078                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 139403.259078                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 139403.259078                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               490.797905                       # Cycle average of tags in use
system.cpu7.icache.total_refs               974733450                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1969158.484848                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    35.797905                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.057368                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.786535                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1149889                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1149889                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1149889                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1149889                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1149889                       # number of overall hits
system.cpu7.icache.overall_hits::total        1149889                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           54                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           54                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           54                       # number of overall misses
system.cpu7.icache.overall_misses::total           54                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     80333640                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     80333640                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     80333640                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     80333640                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     80333640                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     80333640                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1149943                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1149943                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1149943                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1149943                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1149943                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1149943                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000047                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000047                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst      1487660                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total      1487660                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst      1487660                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total      1487660                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst      1487660                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total      1487660                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       170319                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       170319                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           14                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           14                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     57692605                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     57692605                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     57692605                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     57692605                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     57692605                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     57692605                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1442315.125000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1442315.125000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1442315.125000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1442315.125000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1442315.125000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1442315.125000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3471                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               144340620                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  3727                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              38728.365978                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   219.596123                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    36.403877                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.857797                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.142203                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       914800                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         914800                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       678459                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        678459                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1717                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1717                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1650                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1593259                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1593259                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1593259                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1593259                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         8963                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         8963                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           48                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         9011                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          9011                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         9011                       # number of overall misses
system.cpu7.dcache.overall_misses::total         9011                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1248406713                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1248406713                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      3876944                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      3876944                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1252283657                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1252283657                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1252283657                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1252283657                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       923763                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       923763                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       678507                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       678507                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1602270                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1602270                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1602270                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1602270                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009703                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009703                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000071                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005624                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005624                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005624                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005624                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 139284.470936                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 139284.470936                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 80769.666667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 80769.666667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 138972.772944                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 138972.772944                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 138972.772944                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 138972.772944                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          892                       # number of writebacks
system.cpu7.dcache.writebacks::total              892                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         5504                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         5504                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           36                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         5540                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         5540                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         5540                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         5540                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3459                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3459                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           12                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3471                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3471                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3471                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3471                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    480462474                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    480462474                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       815728                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       815728                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    481278202                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    481278202                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    481278202                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    481278202                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003744                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003744                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002166                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002166                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 138902.131830                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 138902.131830                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 67977.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 67977.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 138656.929415                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 138656.929415                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 138656.929415                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 138656.929415                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
