Release 6.3.03i - xst G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 1.59 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.59 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: sync_genlock_regen.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : sync_genlock_regen.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : sync_genlock_regen
Output Format                      : NGC
Target Device                      : xc3s200-5-pq208

---- Source Options
Top Module Name                    : sync_genlock_regen
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : sync_genlock_regen.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 28. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 29. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 30. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 31. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 32. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 33. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 34. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 36. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 37. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 38. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 39. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 41. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 42. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 43. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 45. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 46. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 56. Undefined symbol 'sync_1_delayed'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 57. Undefined symbol 'sync_2_delayed'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 58. Undefined symbol 'sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 60. sync_2_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 60. sync_1_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 61. sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 77. Undefined symbol 'sync_delay_count'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 78. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 80. sync_delay_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 81. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 85. Undefined symbol 'sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 85. sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 101. Undefined symbol 'sync_count'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 102. Undefined symbol 'lookat_sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 104. sync_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 106. lookat_sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 107. Undefined symbol 'genlock_error_count'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 107. genlock_error_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 107. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 107. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 126. Undefined symbol 'sync_count'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 126. sync_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 140. Undefined symbol 'window_start'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 141. Undefined symbol 'window_end'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 142. Undefined symbol 'lookat_sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 144. lookat_sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 144. Undefined symbol 'lookat_sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 144. lookat_sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 146. window_start: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 151. window_end: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 164. Undefined symbol 'illegal_pulse_temp'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 165. Undefined symbol 'illegal_pulse'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 167. Undefined symbol 'window_start'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 167. window_start: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 168. illegal_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 168. illegal_pulse_temp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 169. Undefined symbol 'window_end'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 169. window_end: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 172. Undefined symbol 'lookat_sync_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 172. lookat_sync_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 172. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 172. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 185. Undefined symbol 'no_pulse_temp'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 186. Undefined symbol 'no_pulse'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 188. Undefined symbol 'window_end'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 188. window_end: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 189. no_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 189. no_pulse_temp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 192. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 192. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 206. Undefined symbol 'genlock_error_count'.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 208. Undefined symbol 'sync_pulse_delayed'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 208. sync_pulse_delayed: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 209. Undefined symbol 'no_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 209. no_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 209. Undefined symbol 'illegal_pulse'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 209. illegal_pulse: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 210. genlock_error_count: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 230. Undefined symbol 'genlock_error_count'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd Line 230. genlock_error_count: Undefined symbol (last report in this block)
--> 

Total memory usage is 47488 kilobytes


