module module_0 (
    input logic [id_1 : id_1] id_2,
    input logic [id_2 : id_1] id_3,
    id_4,
    output logic id_5,
    output [id_5 : id_2] id_6,
    input id_7
);
  id_8 id_9 (
      .id_1(id_6),
      .id_4(id_7),
      .id_3(id_6)
  );
  id_10 id_11 (
      .id_5(id_4),
      .id_2(1),
      .id_4(id_5)
  );
endmodule
