// Seed: 1640817747
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input logic id_4
);
  tri0 id_5;
  assign id_5[1] = 1'b0;
  logic id_6;
  logic id_7;
endmodule
