    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; cts
cts__0__MASK EQU 0x04
cts__0__PC EQU CYREG_PRT2_PC2
cts__0__PORT EQU 2
cts__0__SHIFT EQU 2
cts__AG EQU CYREG_PRT2_AG
cts__AMUX EQU CYREG_PRT2_AMUX
cts__BIE EQU CYREG_PRT2_BIE
cts__BIT_MASK EQU CYREG_PRT2_BIT_MASK
cts__BYP EQU CYREG_PRT2_BYP
cts__CTL EQU CYREG_PRT2_CTL
cts__DM0 EQU CYREG_PRT2_DM0
cts__DM1 EQU CYREG_PRT2_DM1
cts__DM2 EQU CYREG_PRT2_DM2
cts__DR EQU CYREG_PRT2_DR
cts__INP_DIS EQU CYREG_PRT2_INP_DIS
cts__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
cts__LCD_EN EQU CYREG_PRT2_LCD_EN
cts__MASK EQU 0x04
cts__PORT EQU 2
cts__PRT EQU CYREG_PRT2_PRT
cts__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
cts__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
cts__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
cts__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
cts__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
cts__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
cts__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
cts__PS EQU CYREG_PRT2_PS
cts__SHIFT EQU 2
cts__SLW EQU CYREG_PRT2_SLW

; rts
rts__0__MASK EQU 0x80
rts__0__PC EQU CYREG_PRT2_PC7
rts__0__PORT EQU 2
rts__0__SHIFT EQU 7
rts__AG EQU CYREG_PRT2_AG
rts__AMUX EQU CYREG_PRT2_AMUX
rts__BIE EQU CYREG_PRT2_BIE
rts__BIT_MASK EQU CYREG_PRT2_BIT_MASK
rts__BYP EQU CYREG_PRT2_BYP
rts__CTL EQU CYREG_PRT2_CTL
rts__DM0 EQU CYREG_PRT2_DM0
rts__DM1 EQU CYREG_PRT2_DM1
rts__DM2 EQU CYREG_PRT2_DM2
rts__DR EQU CYREG_PRT2_DR
rts__INP_DIS EQU CYREG_PRT2_INP_DIS
rts__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
rts__LCD_EN EQU CYREG_PRT2_LCD_EN
rts__MASK EQU 0x80
rts__PORT EQU 2
rts__PRT EQU CYREG_PRT2_PRT
rts__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
rts__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
rts__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
rts__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
rts__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
rts__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
rts__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
rts__PS EQU CYREG_PRT2_PS
rts__SHIFT EQU 7
rts__SLW EQU CYREG_PRT2_SLW

; LED1
LED1__0__MASK EQU 0x80
LED1__0__PC EQU CYREG_PRT4_PC7
LED1__0__PORT EQU 4
LED1__0__SHIFT EQU 7
LED1__AG EQU CYREG_PRT4_AG
LED1__AMUX EQU CYREG_PRT4_AMUX
LED1__BIE EQU CYREG_PRT4_BIE
LED1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED1__BYP EQU CYREG_PRT4_BYP
LED1__CTL EQU CYREG_PRT4_CTL
LED1__DM0 EQU CYREG_PRT4_DM0
LED1__DM1 EQU CYREG_PRT4_DM1
LED1__DM2 EQU CYREG_PRT4_DM2
LED1__DR EQU CYREG_PRT4_DR
LED1__INP_DIS EQU CYREG_PRT4_INP_DIS
LED1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED1__LCD_EN EQU CYREG_PRT4_LCD_EN
LED1__MASK EQU 0x80
LED1__PORT EQU 4
LED1__PRT EQU CYREG_PRT4_PRT
LED1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED1__PS EQU CYREG_PRT4_PS
LED1__SHIFT EQU 7
LED1__SLW EQU CYREG_PRT4_SLW

; LED2
LED2__0__MASK EQU 0x40
LED2__0__PC EQU CYREG_PRT4_PC6
LED2__0__PORT EQU 4
LED2__0__SHIFT EQU 6
LED2__AG EQU CYREG_PRT4_AG
LED2__AMUX EQU CYREG_PRT4_AMUX
LED2__BIE EQU CYREG_PRT4_BIE
LED2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED2__BYP EQU CYREG_PRT4_BYP
LED2__CTL EQU CYREG_PRT4_CTL
LED2__DM0 EQU CYREG_PRT4_DM0
LED2__DM1 EQU CYREG_PRT4_DM1
LED2__DM2 EQU CYREG_PRT4_DM2
LED2__DR EQU CYREG_PRT4_DR
LED2__INP_DIS EQU CYREG_PRT4_INP_DIS
LED2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED2__LCD_EN EQU CYREG_PRT4_LCD_EN
LED2__MASK EQU 0x40
LED2__PORT EQU 4
LED2__PRT EQU CYREG_PRT4_PRT
LED2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED2__PS EQU CYREG_PRT4_PS
LED2__SHIFT EQU 6
LED2__SLW EQU CYREG_PRT4_SLW

; LED3
LED3__0__MASK EQU 0x20
LED3__0__PC EQU CYREG_PRT4_PC5
LED3__0__PORT EQU 4
LED3__0__SHIFT EQU 5
LED3__AG EQU CYREG_PRT4_AG
LED3__AMUX EQU CYREG_PRT4_AMUX
LED3__BIE EQU CYREG_PRT4_BIE
LED3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED3__BYP EQU CYREG_PRT4_BYP
LED3__CTL EQU CYREG_PRT4_CTL
LED3__DM0 EQU CYREG_PRT4_DM0
LED3__DM1 EQU CYREG_PRT4_DM1
LED3__DM2 EQU CYREG_PRT4_DM2
LED3__DR EQU CYREG_PRT4_DR
LED3__INP_DIS EQU CYREG_PRT4_INP_DIS
LED3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED3__LCD_EN EQU CYREG_PRT4_LCD_EN
LED3__MASK EQU 0x20
LED3__PORT EQU 4
LED3__PRT EQU CYREG_PRT4_PRT
LED3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED3__PS EQU CYREG_PRT4_PS
LED3__SHIFT EQU 5
LED3__SLW EQU CYREG_PRT4_SLW

; LED4
LED4__0__MASK EQU 0x10
LED4__0__PC EQU CYREG_PRT4_PC4
LED4__0__PORT EQU 4
LED4__0__SHIFT EQU 4
LED4__AG EQU CYREG_PRT4_AG
LED4__AMUX EQU CYREG_PRT4_AMUX
LED4__BIE EQU CYREG_PRT4_BIE
LED4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED4__BYP EQU CYREG_PRT4_BYP
LED4__CTL EQU CYREG_PRT4_CTL
LED4__DM0 EQU CYREG_PRT4_DM0
LED4__DM1 EQU CYREG_PRT4_DM1
LED4__DM2 EQU CYREG_PRT4_DM2
LED4__DR EQU CYREG_PRT4_DR
LED4__INP_DIS EQU CYREG_PRT4_INP_DIS
LED4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED4__LCD_EN EQU CYREG_PRT4_LCD_EN
LED4__MASK EQU 0x10
LED4__PORT EQU 4
LED4__PRT EQU CYREG_PRT4_PRT
LED4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED4__PS EQU CYREG_PRT4_PS
LED4__SHIFT EQU 4
LED4__SLW EQU CYREG_PRT4_SLW

; Rx_1
Rx_1__0__MASK EQU 0x08
Rx_1__0__PC EQU CYREG_PRT2_PC3
Rx_1__0__PORT EQU 2
Rx_1__0__SHIFT EQU 3
Rx_1__AG EQU CYREG_PRT2_AG
Rx_1__AMUX EQU CYREG_PRT2_AMUX
Rx_1__BIE EQU CYREG_PRT2_BIE
Rx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_1__BYP EQU CYREG_PRT2_BYP
Rx_1__CTL EQU CYREG_PRT2_CTL
Rx_1__DM0 EQU CYREG_PRT2_DM0
Rx_1__DM1 EQU CYREG_PRT2_DM1
Rx_1__DM2 EQU CYREG_PRT2_DM2
Rx_1__DR EQU CYREG_PRT2_DR
Rx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_1__MASK EQU 0x08
Rx_1__PORT EQU 2
Rx_1__PRT EQU CYREG_PRT2_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_1__PS EQU CYREG_PRT2_PS
Rx_1__SHIFT EQU 3
Rx_1__SLW EQU CYREG_PRT2_SLW

; Tx_1
Tx_1__0__MASK EQU 0x20
Tx_1__0__PC EQU CYREG_PRT2_PC5
Tx_1__0__PORT EQU 2
Tx_1__0__SHIFT EQU 5
Tx_1__AG EQU CYREG_PRT2_AG
Tx_1__AMUX EQU CYREG_PRT2_AMUX
Tx_1__BIE EQU CYREG_PRT2_BIE
Tx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_1__BYP EQU CYREG_PRT2_BYP
Tx_1__CTL EQU CYREG_PRT2_CTL
Tx_1__DM0 EQU CYREG_PRT2_DM0
Tx_1__DM1 EQU CYREG_PRT2_DM1
Tx_1__DM2 EQU CYREG_PRT2_DM2
Tx_1__DR EQU CYREG_PRT2_DR
Tx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_1__MASK EQU 0x20
Tx_1__PORT EQU 2
Tx_1__PRT EQU CYREG_PRT2_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_1__PS EQU CYREG_PRT2_PS
Tx_1__SHIFT EQU 5
Tx_1__SLW EQU CYREG_PRT2_SLW

; I2C_1_I2C_FF
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2C_1_I2C_IRQ
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL

; SCL_1
SCL_1__0__MASK EQU 0x40
SCL_1__0__PC EQU CYREG_PRT1_PC6
SCL_1__0__PORT EQU 1
SCL_1__0__SHIFT EQU 6
SCL_1__AG EQU CYREG_PRT1_AG
SCL_1__AMUX EQU CYREG_PRT1_AMUX
SCL_1__BIE EQU CYREG_PRT1_BIE
SCL_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCL_1__BYP EQU CYREG_PRT1_BYP
SCL_1__CTL EQU CYREG_PRT1_CTL
SCL_1__DM0 EQU CYREG_PRT1_DM0
SCL_1__DM1 EQU CYREG_PRT1_DM1
SCL_1__DM2 EQU CYREG_PRT1_DM2
SCL_1__DR EQU CYREG_PRT1_DR
SCL_1__INP_DIS EQU CYREG_PRT1_INP_DIS
SCL_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCL_1__LCD_EN EQU CYREG_PRT1_LCD_EN
SCL_1__MASK EQU 0x40
SCL_1__PORT EQU 1
SCL_1__PRT EQU CYREG_PRT1_PRT
SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCL_1__PS EQU CYREG_PRT1_PS
SCL_1__SHIFT EQU 6
SCL_1__SLW EQU CYREG_PRT1_SLW

; SDA_1
SDA_1__0__MASK EQU 0x40
SDA_1__0__PC EQU CYREG_PRT12_PC6
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 6
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__MASK EQU 0x40
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 6
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_2
isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2__INTC_MASK EQU 0x02
isr_2__INTC_NUMBER EQU 1
isr_2__INTC_PRIOR_NUM EQU 7
isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; BUZZER
BUZZER__0__MASK EQU 0x08
BUZZER__0__PC EQU CYREG_PRT12_PC3
BUZZER__0__PORT EQU 12
BUZZER__0__SHIFT EQU 3
BUZZER__AG EQU CYREG_PRT12_AG
BUZZER__BIE EQU CYREG_PRT12_BIE
BUZZER__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BUZZER__BYP EQU CYREG_PRT12_BYP
BUZZER__DM0 EQU CYREG_PRT12_DM0
BUZZER__DM1 EQU CYREG_PRT12_DM1
BUZZER__DM2 EQU CYREG_PRT12_DM2
BUZZER__DR EQU CYREG_PRT12_DR
BUZZER__INP_DIS EQU CYREG_PRT12_INP_DIS
BUZZER__MASK EQU 0x08
BUZZER__PORT EQU 12
BUZZER__PRT EQU CYREG_PRT12_PRT
BUZZER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BUZZER__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BUZZER__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BUZZER__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BUZZER__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BUZZER__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BUZZER__PS EQU CYREG_PRT12_PS
BUZZER__SHIFT EQU 3
BUZZER__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BUZZER__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BUZZER__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BUZZER__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BUZZER__SLW EQU CYREG_PRT12_SLW

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x03
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x08
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x08

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x00
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x01
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x01

; LeftRear
LeftRear__0__MASK EQU 0x10
LeftRear__0__PC EQU CYREG_IO_PC_PRT15_PC4
LeftRear__0__PORT EQU 15
LeftRear__0__SHIFT EQU 4
LeftRear__AG EQU CYREG_PRT15_AG
LeftRear__AMUX EQU CYREG_PRT15_AMUX
LeftRear__BIE EQU CYREG_PRT15_BIE
LeftRear__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LeftRear__BYP EQU CYREG_PRT15_BYP
LeftRear__CTL EQU CYREG_PRT15_CTL
LeftRear__DM0 EQU CYREG_PRT15_DM0
LeftRear__DM1 EQU CYREG_PRT15_DM1
LeftRear__DM2 EQU CYREG_PRT15_DM2
LeftRear__DR EQU CYREG_PRT15_DR
LeftRear__INP_DIS EQU CYREG_PRT15_INP_DIS
LeftRear__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LeftRear__LCD_EN EQU CYREG_PRT15_LCD_EN
LeftRear__MASK EQU 0x10
LeftRear__PORT EQU 15
LeftRear__PRT EQU CYREG_PRT15_PRT
LeftRear__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LeftRear__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LeftRear__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LeftRear__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LeftRear__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LeftRear__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LeftRear__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LeftRear__PS EQU CYREG_PRT15_PS
LeftRear__SHIFT EQU 4
LeftRear__SLW EQU CYREG_PRT15_SLW

; LeftRear_Rev
LeftRear_Rev__0__MASK EQU 0x80
LeftRear_Rev__0__PC EQU CYREG_PRT6_PC7
LeftRear_Rev__0__PORT EQU 6
LeftRear_Rev__0__SHIFT EQU 7
LeftRear_Rev__AG EQU CYREG_PRT6_AG
LeftRear_Rev__AMUX EQU CYREG_PRT6_AMUX
LeftRear_Rev__BIE EQU CYREG_PRT6_BIE
LeftRear_Rev__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LeftRear_Rev__BYP EQU CYREG_PRT6_BYP
LeftRear_Rev__CTL EQU CYREG_PRT6_CTL
LeftRear_Rev__DM0 EQU CYREG_PRT6_DM0
LeftRear_Rev__DM1 EQU CYREG_PRT6_DM1
LeftRear_Rev__DM2 EQU CYREG_PRT6_DM2
LeftRear_Rev__DR EQU CYREG_PRT6_DR
LeftRear_Rev__INP_DIS EQU CYREG_PRT6_INP_DIS
LeftRear_Rev__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LeftRear_Rev__LCD_EN EQU CYREG_PRT6_LCD_EN
LeftRear_Rev__MASK EQU 0x80
LeftRear_Rev__PORT EQU 6
LeftRear_Rev__PRT EQU CYREG_PRT6_PRT
LeftRear_Rev__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LeftRear_Rev__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LeftRear_Rev__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LeftRear_Rev__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LeftRear_Rev__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LeftRear_Rev__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LeftRear_Rev__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LeftRear_Rev__PS EQU CYREG_PRT6_PS
LeftRear_Rev__SHIFT EQU 7
LeftRear_Rev__SLW EQU CYREG_PRT6_SLW

; LeftFront
LeftFront__0__MASK EQU 0x20
LeftFront__0__PC EQU CYREG_IO_PC_PRT15_PC5
LeftFront__0__PORT EQU 15
LeftFront__0__SHIFT EQU 5
LeftFront__AG EQU CYREG_PRT15_AG
LeftFront__AMUX EQU CYREG_PRT15_AMUX
LeftFront__BIE EQU CYREG_PRT15_BIE
LeftFront__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LeftFront__BYP EQU CYREG_PRT15_BYP
LeftFront__CTL EQU CYREG_PRT15_CTL
LeftFront__DM0 EQU CYREG_PRT15_DM0
LeftFront__DM1 EQU CYREG_PRT15_DM1
LeftFront__DM2 EQU CYREG_PRT15_DM2
LeftFront__DR EQU CYREG_PRT15_DR
LeftFront__INP_DIS EQU CYREG_PRT15_INP_DIS
LeftFront__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LeftFront__LCD_EN EQU CYREG_PRT15_LCD_EN
LeftFront__MASK EQU 0x20
LeftFront__PORT EQU 15
LeftFront__PRT EQU CYREG_PRT15_PRT
LeftFront__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LeftFront__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LeftFront__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LeftFront__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LeftFront__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LeftFront__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LeftFront__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LeftFront__PS EQU CYREG_PRT15_PS
LeftFront__SHIFT EQU 5
LeftFront__SLW EQU CYREG_PRT15_SLW

; LeftFront_Rev
LeftFront_Rev__0__MASK EQU 0x40
LeftFront_Rev__0__PC EQU CYREG_PRT3_PC6
LeftFront_Rev__0__PORT EQU 3
LeftFront_Rev__0__SHIFT EQU 6
LeftFront_Rev__AG EQU CYREG_PRT3_AG
LeftFront_Rev__AMUX EQU CYREG_PRT3_AMUX
LeftFront_Rev__BIE EQU CYREG_PRT3_BIE
LeftFront_Rev__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LeftFront_Rev__BYP EQU CYREG_PRT3_BYP
LeftFront_Rev__CTL EQU CYREG_PRT3_CTL
LeftFront_Rev__DM0 EQU CYREG_PRT3_DM0
LeftFront_Rev__DM1 EQU CYREG_PRT3_DM1
LeftFront_Rev__DM2 EQU CYREG_PRT3_DM2
LeftFront_Rev__DR EQU CYREG_PRT3_DR
LeftFront_Rev__INP_DIS EQU CYREG_PRT3_INP_DIS
LeftFront_Rev__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LeftFront_Rev__LCD_EN EQU CYREG_PRT3_LCD_EN
LeftFront_Rev__MASK EQU 0x40
LeftFront_Rev__PORT EQU 3
LeftFront_Rev__PRT EQU CYREG_PRT3_PRT
LeftFront_Rev__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LeftFront_Rev__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LeftFront_Rev__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LeftFront_Rev__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LeftFront_Rev__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LeftFront_Rev__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LeftFront_Rev__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LeftFront_Rev__PS EQU CYREG_PRT3_PS
LeftFront_Rev__SHIFT EQU 6
LeftFront_Rev__SLW EQU CYREG_PRT3_SLW

; RightRear
RightRear__0__MASK EQU 0x01
RightRear__0__PC EQU CYREG_PRT6_PC0
RightRear__0__PORT EQU 6
RightRear__0__SHIFT EQU 0
RightRear__AG EQU CYREG_PRT6_AG
RightRear__AMUX EQU CYREG_PRT6_AMUX
RightRear__BIE EQU CYREG_PRT6_BIE
RightRear__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RightRear__BYP EQU CYREG_PRT6_BYP
RightRear__CTL EQU CYREG_PRT6_CTL
RightRear__DM0 EQU CYREG_PRT6_DM0
RightRear__DM1 EQU CYREG_PRT6_DM1
RightRear__DM2 EQU CYREG_PRT6_DM2
RightRear__DR EQU CYREG_PRT6_DR
RightRear__INP_DIS EQU CYREG_PRT6_INP_DIS
RightRear__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RightRear__LCD_EN EQU CYREG_PRT6_LCD_EN
RightRear__MASK EQU 0x01
RightRear__PORT EQU 6
RightRear__PRT EQU CYREG_PRT6_PRT
RightRear__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RightRear__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RightRear__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RightRear__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RightRear__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RightRear__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RightRear__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RightRear__PS EQU CYREG_PRT6_PS
RightRear__SHIFT EQU 0
RightRear__SLW EQU CYREG_PRT6_SLW

; RightRear_Rev
RightRear_Rev__0__MASK EQU 0x08
RightRear_Rev__0__PC EQU CYREG_PRT5_PC3
RightRear_Rev__0__PORT EQU 5
RightRear_Rev__0__SHIFT EQU 3
RightRear_Rev__AG EQU CYREG_PRT5_AG
RightRear_Rev__AMUX EQU CYREG_PRT5_AMUX
RightRear_Rev__BIE EQU CYREG_PRT5_BIE
RightRear_Rev__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RightRear_Rev__BYP EQU CYREG_PRT5_BYP
RightRear_Rev__CTL EQU CYREG_PRT5_CTL
RightRear_Rev__DM0 EQU CYREG_PRT5_DM0
RightRear_Rev__DM1 EQU CYREG_PRT5_DM1
RightRear_Rev__DM2 EQU CYREG_PRT5_DM2
RightRear_Rev__DR EQU CYREG_PRT5_DR
RightRear_Rev__INP_DIS EQU CYREG_PRT5_INP_DIS
RightRear_Rev__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RightRear_Rev__LCD_EN EQU CYREG_PRT5_LCD_EN
RightRear_Rev__MASK EQU 0x08
RightRear_Rev__PORT EQU 5
RightRear_Rev__PRT EQU CYREG_PRT5_PRT
RightRear_Rev__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RightRear_Rev__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RightRear_Rev__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RightRear_Rev__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RightRear_Rev__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RightRear_Rev__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RightRear_Rev__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RightRear_Rev__PS EQU CYREG_PRT5_PS
RightRear_Rev__SHIFT EQU 3
RightRear_Rev__SLW EQU CYREG_PRT5_SLW

; LCD_Char_1_LCDPort
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT0_PC0
LCD_Char_1_LCDPort__0__PORT EQU 0
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT0_PC1
LCD_Char_1_LCDPort__1__PORT EQU 0
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT0_PC2
LCD_Char_1_LCDPort__2__PORT EQU 0
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT0_PC3
LCD_Char_1_LCDPort__3__PORT EQU 0
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT0_PC4
LCD_Char_1_LCDPort__4__PORT EQU 0
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT0_PC5
LCD_Char_1_LCDPort__5__PORT EQU 0
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT0_PC6
LCD_Char_1_LCDPort__6__PORT EQU 0
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT0_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT0_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT0_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT0_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT0_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT0_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT0_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT0_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT0_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT0_INP_DIS
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT0_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 0
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT0_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT0_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT0_SLW

; RightFront
RightFront__0__MASK EQU 0x04
RightFront__0__PC EQU CYREG_PRT6_PC2
RightFront__0__PORT EQU 6
RightFront__0__SHIFT EQU 2
RightFront__AG EQU CYREG_PRT6_AG
RightFront__AMUX EQU CYREG_PRT6_AMUX
RightFront__BIE EQU CYREG_PRT6_BIE
RightFront__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RightFront__BYP EQU CYREG_PRT6_BYP
RightFront__CTL EQU CYREG_PRT6_CTL
RightFront__DM0 EQU CYREG_PRT6_DM0
RightFront__DM1 EQU CYREG_PRT6_DM1
RightFront__DM2 EQU CYREG_PRT6_DM2
RightFront__DR EQU CYREG_PRT6_DR
RightFront__INP_DIS EQU CYREG_PRT6_INP_DIS
RightFront__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RightFront__LCD_EN EQU CYREG_PRT6_LCD_EN
RightFront__MASK EQU 0x04
RightFront__PORT EQU 6
RightFront__PRT EQU CYREG_PRT6_PRT
RightFront__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RightFront__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RightFront__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RightFront__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RightFront__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RightFront__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RightFront__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RightFront__PS EQU CYREG_PRT6_PS
RightFront__SHIFT EQU 2
RightFront__SLW EQU CYREG_PRT6_SLW

; RightFront_Rev
RightFront_Rev__0__MASK EQU 0x02
RightFront_Rev__0__PC EQU CYREG_PRT5_PC1
RightFront_Rev__0__PORT EQU 5
RightFront_Rev__0__SHIFT EQU 1
RightFront_Rev__AG EQU CYREG_PRT5_AG
RightFront_Rev__AMUX EQU CYREG_PRT5_AMUX
RightFront_Rev__BIE EQU CYREG_PRT5_BIE
RightFront_Rev__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RightFront_Rev__BYP EQU CYREG_PRT5_BYP
RightFront_Rev__CTL EQU CYREG_PRT5_CTL
RightFront_Rev__DM0 EQU CYREG_PRT5_DM0
RightFront_Rev__DM1 EQU CYREG_PRT5_DM1
RightFront_Rev__DM2 EQU CYREG_PRT5_DM2
RightFront_Rev__DR EQU CYREG_PRT5_DR
RightFront_Rev__INP_DIS EQU CYREG_PRT5_INP_DIS
RightFront_Rev__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RightFront_Rev__LCD_EN EQU CYREG_PRT5_LCD_EN
RightFront_Rev__MASK EQU 0x02
RightFront_Rev__PORT EQU 5
RightFront_Rev__PRT EQU CYREG_PRT5_PRT
RightFront_Rev__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RightFront_Rev__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RightFront_Rev__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RightFront_Rev__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RightFront_Rev__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RightFront_Rev__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RightFront_Rev__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RightFront_Rev__PS EQU CYREG_PRT5_PS
RightFront_Rev__SHIFT EQU 1
RightFront_Rev__SLW EQU CYREG_PRT5_SLW

; MotorPwmLeft_PWMUDB
MotorPwmLeft_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
MotorPwmLeft_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
MotorPwmLeft_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
MotorPwmLeft_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
MotorPwmLeft_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
MotorPwmLeft_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
MotorPwmLeft_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
MotorPwmLeft_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
MotorPwmLeft_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
MotorPwmLeft_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
MotorPwmLeft_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
MotorPwmLeft_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
MotorPwmLeft_PWMUDB_genblk8_stsreg__0__POS EQU 0
MotorPwmLeft_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
MotorPwmLeft_PWMUDB_genblk8_stsreg__1__POS EQU 1
MotorPwmLeft_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
MotorPwmLeft_PWMUDB_genblk8_stsreg__2__POS EQU 2
MotorPwmLeft_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
MotorPwmLeft_PWMUDB_genblk8_stsreg__3__POS EQU 3
MotorPwmLeft_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
MotorPwmLeft_PWMUDB_genblk8_stsreg__5__POS EQU 5
MotorPwmLeft_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
MotorPwmLeft_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
MotorPwmLeft_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
MotorPwmLeft_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
MotorPwmLeft_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
MotorPwmLeft_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
MotorPwmLeft_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
MotorPwmLeft_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB15_A0
MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB15_A1
MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB15_D0
MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB15_D1
MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB15_F0
MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB15_F1
MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

; MotorPwmRight_PWMUDB
MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
MotorPwmRight_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
MotorPwmRight_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
MotorPwmRight_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
MotorPwmRight_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
MotorPwmRight_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
MotorPwmRight_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
MotorPwmRight_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
MotorPwmRight_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
MotorPwmRight_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
MotorPwmRight_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
MotorPwmRight_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
MotorPwmRight_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
MotorPwmRight_PWMUDB_genblk8_stsreg__0__POS EQU 0
MotorPwmRight_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
MotorPwmRight_PWMUDB_genblk8_stsreg__1__POS EQU 1
MotorPwmRight_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
MotorPwmRight_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
MotorPwmRight_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
MotorPwmRight_PWMUDB_genblk8_stsreg__2__POS EQU 2
MotorPwmRight_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
MotorPwmRight_PWMUDB_genblk8_stsreg__3__POS EQU 3
MotorPwmRight_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
MotorPwmRight_PWMUDB_genblk8_stsreg__5__POS EQU 5
MotorPwmRight_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
MotorPwmRight_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
MotorPwmRight_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
MotorPwmRight_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
MotorPwmRight_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
MotorPwmRight_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
MotorPwmRight_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
MotorPwmRight_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
MotorPwmRight_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008003
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
