<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="synthesize_resource_utilization" title="Resource Utilization By Entity" column_number="29" tree="">
        <column_headers>
            <data>Module Inst Name</data>
            <data>LUT</data>
            <data>FF</data>
            <data>Distributed RAM</data>
            <data>APM</data>
            <data>DRM</data>
            <data>ADC</data>
            <data>ANALOG</data>
            <data>CCS</data>
            <data>DDRPHY_CPD</data>
            <data>DDRPHY_IOCLK_DIV</data>
            <data>DDR_PHY</data>
            <data>GCLK_INBUF_SYN</data>
            <data>GPLL</data>
            <data>HCKB</data>
            <data>HSSTLP</data>
            <data>IO</data>
            <data>IOCKB</data>
            <data>KEYRAM</data>
            <data>LUT CARRY</data>
            <data>LUT6 MUX</data>
            <data>LUT7 MUX</data>
            <data>LUT8 MUX</data>
            <data>MRCKB</data>
            <data>PCIE</data>
            <data>PPLL</data>
            <data>RCKB</data>
            <data>SCANCHAIN</data>
            <data>USCM</data>
        </column_headers>
        <row>
            <data>TOP</data>
            <data>951</data>
            <data>162</data>
            <data>108</data>
            <data>0</data>
            <data>0.5</data>
            <data>0</data>
            <data>0</data>
            <data>1</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>42</data>
            <data>0</data>
            <data>0</data>
            <data>164</data>
            <data>0</data>
            <data>14</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <row>
                <data>wrapper1</data>
                <data>869</data>
                <data>111</data>
                <data>108</data>
                <data>0</data>
                <data>0.5</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>124</data>
                <data>0</data>
                <data>14</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <row>
                    <data>ARM1</data>
                    <data>755</data>
                    <data>103</data>
                    <data>44</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>124</data>
                    <data>0</data>
                    <data>14</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <row>
                        <data>ALU1</data>
                        <data>101</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>33</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                    </row>
                    <row>
                        <data>MCycle1</data>
                        <data>101</data>
                        <data>70</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>33</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                    </row>
                    <row>
                        <data>Shifter1</data>
                        <data>168</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                    </row>
                    <row>
                        <data>u_Control</data>
                        <data>13</data>
                        <data>1</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <row>
                            <data>CondLogic1</data>
                            <data>5</data>
                            <data>1</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                        </row>
                        <row>
                            <data>Decoder1</data>
                            <data>8</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                        </row>
                    </row>
                    <row>
                        <data>u_PC</data>
                        <data>58</data>
                        <data>32</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>29</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                    </row>
                    <row>
                        <data>u_RegisterFile</data>
                        <data>78</data>
                        <data>0</data>
                        <data>44</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="synthesize_check_timing_summary" title="Check Timing Summary" column_number="2">
        <column_headers>
            <data>Check</data>
            <data>Number of Issues</data>
        </column_headers>
        <row>
            <data>no_clock</data>
            <data>157</data>
            <table_container>
                <table id="no_clock_detailed_report" title="no_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 156 clock pins with no clock driven</data>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/count[0]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/count[1]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/count[2]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/count[3]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/count[4]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/done/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/state/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[0]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[1]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[2]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[3]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[4]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[5]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[6]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[7]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[8]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[9]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[10]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[11]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[12]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[13]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[14]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[15]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[16]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[17]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[18]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[19]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[20]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[21]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[22]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[23]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[24]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[25]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[26]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[27]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[28]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[29]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[30]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[31]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[32]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[33]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[34]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[35]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[36]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[37]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[38]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[39]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[40]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[41]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[42]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[43]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[44]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[45]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[46]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[47]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[48]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[49]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[50]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[51]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[52]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[53]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[54]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[55]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[56]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[57]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[58]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[59]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[60]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[61]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/MCycle1/temp_sum[62]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_Control/CondLogic1/Z/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[0]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[1]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[2]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[3]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[4]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[5]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[6]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[7]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[8]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[9]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[10]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[11]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[12]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[13]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[14]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[15]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[16]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[17]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[18]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[19]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[20]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[21]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[22]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[23]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[24]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[25]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[26]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[27]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[28]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[29]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[30]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_PC/current_PC[31]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_0/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_1/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_2/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_3/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_4/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_5/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_6/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_7/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_8/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_9/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_10/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_11/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_12/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_13/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_14/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_15/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_16/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_17/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_18/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_19/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_20/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_21/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_22/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_23/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_24/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_25/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_26/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_27/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_28/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_29/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_30/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_a_31/WCLK</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_b/CLKA</data>
                        </row>
                        <row>
                            <data>wrapper1/DATA_VAR_MEM_b/CLKB</data>
                        </row>
                        <row>
                            <data>wrapper1/LED[2]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/LED[3]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/LED[4]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/LED[5]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/LED[6]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/LED[7]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/LED[8]/CLK</data>
                        </row>
                        <row>
                            <data>wrapper1/LED[9]/CLK</data>
                        </row>
                    </row>
                    <row>
                        <data>There are 1 nodes without an associated clock assignment.</data>
                        <row>
                            <data>genblk1.clk_counter[24]/Q</data>
                        </row>
                    </row>
                    <row>
                        <data>There are 0 ports with an input/output delay that no clock specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>virtual_clock</data>
            <data>1</data>
            <table_container>
                <table id="virtual_clock_detailed_report" title="virtual_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>No virtual clock was found.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>unexpandable_clocks</data>
            <data>0</data>
            <table_container>
                <table id="unexpandable_clocks_detailed_report" title="unexpandable_clocks" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock sets in which the period is not expandable.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_input_delay</data>
            <data>9</data>
            <table_container>
                <table id="no_input_delay_detailed_report" title="no_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 9 input ports with no input delay specified.</data>
                        <row>
                            <data>DIP[0]</data>
                        </row>
                        <row>
                            <data>DIP[1]</data>
                        </row>
                        <row>
                            <data>DIP[2]</data>
                        </row>
                        <row>
                            <data>DIP[3]</data>
                        </row>
                        <row>
                            <data>DIP[4]</data>
                        </row>
                        <row>
                            <data>DIP[5]</data>
                        </row>
                        <row>
                            <data>DIP[6]</data>
                        </row>
                        <row>
                            <data>PAUSE_n</data>
                        </row>
                        <row>
                            <data>RESET_n</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_output_delay</data>
            <data>32</data>
            <table_container>
                <table id="no_output_delay_detailed_report" title="no_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 32 output ports with no output delay specified.</data>
                        <row>
                            <data>LED[0]</data>
                        </row>
                        <row>
                            <data>LED[1]</data>
                        </row>
                        <row>
                            <data>LED[2]</data>
                        </row>
                        <row>
                            <data>LED[3]</data>
                        </row>
                        <row>
                            <data>LED[4]</data>
                        </row>
                        <row>
                            <data>LED[5]</data>
                        </row>
                        <row>
                            <data>LED[6]</data>
                        </row>
                        <row>
                            <data>LED[7]</data>
                        </row>
                        <row>
                            <data>SevenSegAn[0]</data>
                        </row>
                        <row>
                            <data>SevenSegAn[1]</data>
                        </row>
                        <row>
                            <data>SevenSegAn[2]</data>
                        </row>
                        <row>
                            <data>SevenSegAn[3]</data>
                        </row>
                        <row>
                            <data>SevenSegAn[4]</data>
                        </row>
                        <row>
                            <data>SevenSegAn[5]</data>
                        </row>
                        <row>
                            <data>SevenSegAn[6]</data>
                        </row>
                        <row>
                            <data>SevenSegAn[7]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[0]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[1]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[2]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[3]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[4]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[5]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[6]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[7]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[8]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[9]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[10]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[11]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[12]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[13]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[14]</data>
                        </row>
                        <row>
                            <data>SevenSegCatHL[15]</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_input_delay_detailed_report" title="partial_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with partial input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_output_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_output_delay_detailed_report" title="partial_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 output ports with partial output delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>io_min_max_delay_consistency</data>
            <data>0</data>
            <table_container>
                <table id="io_min_max_delay_consistency_detailed_report" title="io_min_max_delay_consistency" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 io delay sets that min delay values are not less than max delay values.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>input_delay_assigned_to_clock</data>
            <data>0</data>
            <table_container>
                <table id="input_delay_assigned_to_clock_detailed_report" title="input_delay_assigned_to_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input delays set on clock ports.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>loops</data>
            <data>0</data>
            <table_container>
                <table id="loops_detailed_report" title="loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 combinational loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latch_loops</data>
            <data>0</data>
            <table_container>
                <table id="latch loops_detailed_report" title="latch_loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latch loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latchs</data>
            <data>0</data>
            <table_container>
                <table id="latchs_detailed_report" title="latchs" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latchs in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
    </table>
    <table id="synthesize_report_timing_clock_summary" title="Clock Summary" column_number="10" tree="">
        <column_headers>
            <data>Clock Name</data>
            <data>Type</data>
            <data>Period</data>
            <data>Frequency</data>
            <data>Rise</data>
            <data>Fall</data>
            <data>Clock Load</data>
            <data>Non-clock Load</data>
            <data>Source</data>
            <data>Targets</data>
        </column_headers>
        <row>
            <data>TOP|CLK_undiv</data>
            <data>Declared</data>
            <data>1000.000</data>
            <data>1.000MHz</data>
            <data>0.000</data>
            <data>500.000</data>
            <data>51</data>
            <data>0</data>
            <data/>
            <data>{ CLK_undiv }</data>
        </row>
    </table>
    <table id="synthesize_report_timing_fmax" title="Fmax Summary" column_number="4">
        <column_headers>
            <data>Clock</data>
            <data>Fmax</data>
            <data>Requested Frequency</data>
            <data>Slack</data>
        </column_headers>
        <row>
            <data>TOP|CLK_undiv</data>
            <data>433.463MHz</data>
            <data>1.000MHz</data>
            <data>997.693</data>
        </row>
    </table>
    <table id="synthesize_report_clock_interaction" title="Clock Interaction" column_number="12">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Common Primary Clock</data>
            <data>Inter-Clock Constrains</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing End Point(TNS)</data>
            <data>Total End Point(TNS)</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing End Point(THS)</data>
            <data>Total End Point(THS)</data>
        </column_headers>
        <row>
            <data>TOP|CLK_undiv</data>
            <data>TOP|CLK_undiv</data>
            <data>YES</data>
            <data>Timed</data>
            <data>997.693</data>
            <data>0.000</data>
            <data>0</data>
            <data>59</data>
            <data>0.686</data>
            <data>0.000</data>
            <data>0</data>
            <data>59</data>
        </row>
    </table>
    <table id="synthesize_report_clock_network" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>TOP|CLK_undiv (1.00MHZ) (drive 51 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/I (0.000, 0.000, 0.000, 0.000)</data>
                    <row>
                        <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/O (0.960, 0.960, 0.861, 0.861)</data>
                        <row>
                            <data file_id="../TOP_Pango.v" line_number="20">nt_CLK_undiv (net)</data>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[3]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[4]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[5]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[6]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[7]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[8]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[9]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[10]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[11]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[12]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[13]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[14]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[15]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">count_fast[16]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="89">enable[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="89">enable[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="89">enable[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="89">enable[3]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="89">enable[4]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="89">enable[5]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="89">enable[6]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="89">enable[7]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[0]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[1]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[2]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[3]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[4]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[5]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[6]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[7]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[8]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[9]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[10]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[11]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[12]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[13]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[14]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[15]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[16]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[17]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[18]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[19]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[20]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[21]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[22]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[23]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="55">genblk1.clk_counter[24]/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                            <row>
                                <data file_id="../TOP_Pango.v" line_number="74">seven_seg_enable/CLK (3.380, 3.380, 3.281, 3.281)</data>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="synthesize_report_timing_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>TOP|CLK_undiv</data>
            <data>TOP|CLK_undiv</data>
            <data>997.693</data>
            <data>0.000</data>
            <data>0</data>
            <data>59</data>
        </row>
    </table>
    <table id="synthesize_report_timing_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>TOP|CLK_undiv</data>
            <data>TOP|CLK_undiv</data>
            <data>0.686</data>
            <data>0.000</data>
            <data>0</data>
            <data>59</data>
        </row>
    </table>
    <table id="synthesize_report_timing_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>TOP|CLK_undiv</data>
            <data>499.800</data>
            <data>0.000</data>
            <data>0</data>
            <data>51</data>
        </row>
    </table>
    <table id="synthesize_report_timing_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>997.693</data>
            <data>4</data>
            <data>4</data>
            <data file_id="../TOP_Pango.v" line_number="74">count_fast[8]/CLK</data>
            <data file_id="../TOP_Pango.v" line_number="74">count_fast[16]/D</data>
            <data/>
            <data>TOP|CLK_undiv</data>
            <data>TOP|CLK_undiv</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>3.380</data>
            <data>3.380</data>
            <data>0.000</data>
            <data>1000.000</data>
            <data>2.121</data>
            <data>0.758 (35.7%)</data>
            <data>1.363 (64.3%)</data>
            <general_container>
                <data>Path #1: setup slack is 997.693(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.501" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock TOP|CLK_undiv (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>CLK_undiv</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=51)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">nt_CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">count_fast[8]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>3.583</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">count_fast[8]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>4.020</data>
                            <data> </data>
                            <data file_id="../TOP_Pango.v" line_number="70">count_fast[8]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N117_11/I0 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>4.205</data>
                            <data>r</data>
                            <data object_valid="true">N117_11/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>4.642</data>
                            <data> </data>
                            <data object_valid="true">_N2261</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N117_inv/I3 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.143</data>
                            <data>4.785</data>
                            <data>r</data>
                            <data object_valid="true">N117_inv/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.489</data>
                            <data>5.274</data>
                            <data> </data>
                            <data object_valid="true">N117_inv</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="80">N14_0_15/I1 (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.159</data>
                            <data>5.433</data>
                            <data>f</data>
                            <data file_id="../TOP_Pango.v" line_number="80">N14_0_15/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.433</data>
                            <data> </data>
                            <data object_valid="true">_N449</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="80">N14_0_16/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.068</data>
                            <data>5.501</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="80">N14_0_16/Z (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.501</data>
                            <data> </data>
                            <data object_valid="true">N164[16]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">count_fast[16]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1003.194" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock TOP|CLK_undiv (rising edge)</data>
                            <data/>
                            <data>1000.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>CLK_undiv</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1000.960</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=51)</data>
                            <data>2.420</data>
                            <data>1003.380</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">nt_CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">count_fast[16]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>1003.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>1003.330</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.136</data>
                            <data>1003.194</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>997.708</data>
            <data>3</data>
            <data>4</data>
            <data file_id="../TOP_Pango.v" line_number="74">count_fast[8]/CLK</data>
            <data file_id="../TOP_Pango.v" line_number="74">count_fast[5]/D</data>
            <data/>
            <data>TOP|CLK_undiv</data>
            <data>TOP|CLK_undiv</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>3.380</data>
            <data>3.380</data>
            <data>0.000</data>
            <data>1000.000</data>
            <data>2.106</data>
            <data>0.743 (35.3%)</data>
            <data>1.363 (64.7%)</data>
            <general_container>
                <data>Path #2: setup slack is 997.708(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.486" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock TOP|CLK_undiv (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>CLK_undiv</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=51)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">nt_CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">count_fast[8]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>3.583</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">count_fast[8]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>4.020</data>
                            <data> </data>
                            <data file_id="../TOP_Pango.v" line_number="70">count_fast[8]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N117_11/I0 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>4.205</data>
                            <data>r</data>
                            <data object_valid="true">N117_11/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>4.642</data>
                            <data> </data>
                            <data object_valid="true">_N2261</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N117_inv/I3 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.143</data>
                            <data>4.785</data>
                            <data>r</data>
                            <data object_valid="true">N117_inv/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.489</data>
                            <data>5.274</data>
                            <data> </data>
                            <data object_valid="true">N117_inv</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="74">N164[3]/I2 (GTP_LUT6D)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.212</data>
                            <data>5.486</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">N164[3]/Z5 (GTP_LUT6D)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.486</data>
                            <data> </data>
                            <data object_valid="true">N164[5]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">count_fast[5]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1003.194" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock TOP|CLK_undiv (rising edge)</data>
                            <data/>
                            <data>1000.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>CLK_undiv</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1000.960</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=51)</data>
                            <data>2.420</data>
                            <data>1003.380</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">nt_CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">count_fast[5]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>1003.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>1003.330</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.136</data>
                            <data>1003.194</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>997.708</data>
            <data>3</data>
            <data>4</data>
            <data file_id="../TOP_Pango.v" line_number="74">count_fast[8]/CLK</data>
            <data file_id="../TOP_Pango.v" line_number="74">count_fast[7]/D</data>
            <data/>
            <data>TOP|CLK_undiv</data>
            <data>TOP|CLK_undiv</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>3.380</data>
            <data>3.380</data>
            <data>0.000</data>
            <data>1000.000</data>
            <data>2.106</data>
            <data>0.743 (35.3%)</data>
            <data>1.363 (64.7%)</data>
            <general_container>
                <data>Path #3: setup slack is 997.708(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.486" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock TOP|CLK_undiv (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>CLK_undiv</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=51)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">nt_CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">count_fast[8]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>3.583</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">count_fast[8]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>4.020</data>
                            <data> </data>
                            <data file_id="../TOP_Pango.v" line_number="70">count_fast[8]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N117_11/I0 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>4.205</data>
                            <data>r</data>
                            <data object_valid="true">N117_11/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>4.642</data>
                            <data> </data>
                            <data object_valid="true">_N2261</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N117_inv/I3 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.143</data>
                            <data>4.785</data>
                            <data>r</data>
                            <data object_valid="true">N117_inv/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.489</data>
                            <data>5.274</data>
                            <data> </data>
                            <data object_valid="true">N117_inv</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="74">N164[2]/I2 (GTP_LUT6D)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.212</data>
                            <data>5.486</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">N164[2]/Z5 (GTP_LUT6D)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.486</data>
                            <data> </data>
                            <data object_valid="true">N164[7]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">count_fast[7]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1003.194" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock TOP|CLK_undiv (rising edge)</data>
                            <data/>
                            <data>1000.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>CLK_undiv</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1000.960</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=51)</data>
                            <data>2.420</data>
                            <data>1003.380</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">nt_CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">count_fast[7]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>1003.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>1003.330</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.136</data>
                            <data>1003.194</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.686</data>
            <data>0</data>
            <data>8</data>
            <data file_id="../TOP_Pango.v" line_number="74">seven_seg_enable/CLK</data>
            <data file_id="../TOP_Pango.v" line_number="89">enable[0]/CE</data>
            <data/>
            <data>TOP|CLK_undiv</data>
            <data>TOP|CLK_undiv</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>3.380</data>
            <data>3.380</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.622</data>
            <data>0.185 (29.7%)</data>
            <data>0.437 (70.3%)</data>
            <general_container>
                <data>Path #1: hold slack is 0.686(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.002" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock TOP|CLK_undiv (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>CLK_undiv</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=51)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">nt_CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">seven_seg_enable/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>3.565</data>
                            <data>f</data>
                            <data file_id="../TOP_Pango.v" line_number="74">seven_seg_enable/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.437</data>
                            <data>4.002</data>
                            <data> </data>
                            <data file_id="../TOP_Pango.v" line_number="71">seven_seg_enable</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../TOP_Pango.v" line_number="89">enable[0]/CE (GTP_DFF_PE)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.316" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock TOP|CLK_undiv (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>CLK_undiv</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=51)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">nt_CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="89">enable[0]/CLK (GTP_DFF_PE)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.064</data>
                            <data>3.316</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.686</data>
            <data>0</data>
            <data>8</data>
            <data file_id="../TOP_Pango.v" line_number="74">seven_seg_enable/CLK</data>
            <data file_id="../TOP_Pango.v" line_number="89">enable[1]/CE</data>
            <data/>
            <data>TOP|CLK_undiv</data>
            <data>TOP|CLK_undiv</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>3.380</data>
            <data>3.380</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.622</data>
            <data>0.185 (29.7%)</data>
            <data>0.437 (70.3%)</data>
            <general_container>
                <data>Path #2: hold slack is 0.686(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.002" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock TOP|CLK_undiv (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>CLK_undiv</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=51)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">nt_CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">seven_seg_enable/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>3.565</data>
                            <data>f</data>
                            <data file_id="../TOP_Pango.v" line_number="74">seven_seg_enable/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.437</data>
                            <data>4.002</data>
                            <data> </data>
                            <data file_id="../TOP_Pango.v" line_number="71">seven_seg_enable</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../TOP_Pango.v" line_number="89">enable[1]/CE (GTP_DFF_CE)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.316" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock TOP|CLK_undiv (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>CLK_undiv</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=51)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">nt_CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="89">enable[1]/CLK (GTP_DFF_CE)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.064</data>
                            <data>3.316</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.686</data>
            <data>0</data>
            <data>8</data>
            <data file_id="../TOP_Pango.v" line_number="74">seven_seg_enable/CLK</data>
            <data file_id="../TOP_Pango.v" line_number="89">enable[2]/CE</data>
            <data/>
            <data>TOP|CLK_undiv</data>
            <data>TOP|CLK_undiv</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>3.380</data>
            <data>3.380</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.622</data>
            <data>0.185 (29.7%)</data>
            <data>0.437 (70.3%)</data>
            <general_container>
                <data>Path #3: hold slack is 0.686(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.002" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock TOP|CLK_undiv (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>CLK_undiv</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=51)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">nt_CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="74">seven_seg_enable/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>3.565</data>
                            <data>f</data>
                            <data file_id="../TOP_Pango.v" line_number="74">seven_seg_enable/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.437</data>
                            <data>4.002</data>
                            <data> </data>
                            <data file_id="../TOP_Pango.v" line_number="71">seven_seg_enable</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../TOP_Pango.v" line_number="89">enable[2]/CE (GTP_DFF_CE)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.316" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock TOP|CLK_undiv (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>CLK_undiv</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="20">CLK_undiv_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=51)</data>
                            <data>2.420</data>
                            <data>3.380</data>
                            <data/>
                            <data file_id="../TOP_Pango.v" line_number="20">nt_CLK_undiv</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../TOP_Pango.v" line_number="89">enable[2]/CLK (GTP_DFF_CE)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.380</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.064</data>
                            <data>3.316</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>499.800</data>
            <data>500.000</data>
            <data>0.200</data>
            <data>TOP|CLK_undiv</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../TOP_Pango.v" line_number="74">count_fast[0]/CLK</data>
        </row>
        <row>
            <data>499.800</data>
            <data>500.000</data>
            <data>0.200</data>
            <data>TOP|CLK_undiv</data>
            <data>Low Pulse Width</data>
            <data></data>
            <data file_id="../TOP_Pango.v" line_number="74">count_fast[0]/CLK</data>
        </row>
        <row>
            <data>499.800</data>
            <data>500.000</data>
            <data>0.200</data>
            <data>TOP|CLK_undiv</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../TOP_Pango.v" line_number="74">count_fast[1]/CLK</data>
        </row>
    </table>
    <table id="synthesize_resource_usage" title="GTP Usage" column_number="2">
        <column_headers>
            <data>GTP Name</data>
            <data>Usage</data>
        </column_headers>
        <comment>
            <data>
Total LUTs: 951 of 35800 (2.66%)
	LUTs as dram: 108 of 9500 (1.14%)
	LUTs as logic: 843
Total Registers: 162 of 71600 (0.23%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 42 of 209 (20.10%)
</data>
        </comment>
        <row>
            <data>GTP_DFF_C                   </data>
            <data>27</data>
        </row>
        <row>
            <data>GTP_DFF_CE                 </data>
            <data>133</data>
        </row>
        <row>
            <data>GTP_DFF_E                    </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_DFF_PE                   </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_DRM18K_E1                </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_GRS                      </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_INV                      </data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_LUT1                     </data>
            <data>7</data>
        </row>
        <row>
            <data>GTP_LUT2                     </data>
            <data>5</data>
        </row>
        <row>
            <data>GTP_LUT3                     </data>
            <data>3</data>
        </row>
        <row>
            <data>GTP_LUT4                   </data>
            <data>127</data>
        </row>
        <row>
            <data>GTP_LUT5                    </data>
            <data>86</data>
        </row>
        <row>
            <data>GTP_LUT6                   </data>
            <data>342</data>
        </row>
        <row>
            <data>GTP_LUT6CARRY              </data>
            <data>164</data>
        </row>
        <row>
            <data>GTP_LUT6D                   </data>
            <data>79</data>
        </row>
        <row>
            <data>GTP_MUX2LUT7                </data>
            <data>14</data>
        </row>
        <row>
            <data>GTP_RAM128X1SP              </data>
            <data>32</data>
        </row>
        <row>
            <data>GTP_RAM32X2X4               </data>
            <data>11</data>
        </row>
        <row>
            <data>GTP_ROM64X1                 </data>
            <data>30</data>
        </row>
        <row>
            <data>GTP_INBUF                 </data>
            <data>10</data>
        </row>
        <row>
            <data>GTP_OUTBUF                </data>
            <data>32</data>
        </row>
    </table>
    <table id="synthesize_constraint_files" title="Constraint Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc</data>
            <data>fdc</data>
        </row>
    </table>
    <table id="synthesize_runtime" title="Synthesize Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:2s</data>
            <data>0h:0m:2s</data>
            <data>0h:0m:13s</data>
            <data>304</data>
            <data>WINDOWS 10 x86_64</data>
            <data>12th Gen Intel(R) Core(TM) i7-1255U</data>
            <data>16</data>
        </row>
    </table>
    <table id="synthesize_messages" title="Synthesize Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="6">ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.</data>
        </row>
        <row>
            <data message="6">SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.</data>
        </row>
        <row>
            <data message="4">Removed bmsADD inst N79 that is redundant to N47</data>
        </row>
        <row>
            <data message="4">Constant propagation done on wrapper1/ARM1/u_Control/CondLogic1/N69 (bmsWIDEINV).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on wrapper1/ARM1/u_Control/CondLogic1/N73 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on wrapper1/ARM1/u_Control/CondLogic1/N74 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on wrapper1/ARM1/u_Control/CondLogic1/N75 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on wrapper1/ARM1/u_Control/CondLogic1/N76 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on wrapper1/ARM1/u_Control/CondLogic1/N77 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on wrapper1/ARM1/u_Control/CondLogic1/N78 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on wrapper1/ARM1/u_Control/CondLogic1/N79 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on wrapper1/ARM1/u_Control/CondLogic1/N80 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on wrapper1/ARM1/u_Control/CondLogic1/N81 (bmsREDAND).</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 5 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'wrapper1/ARM1/MCycle1/sign' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 31 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'wrapper1/ARM1/MCycle1/temp_sum[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'wrapper1/ARM1/MCycle1/count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Unable to honor max fanout constraint for gtp_inv driven net RESET</data>
        </row>
        <row>
            <data message="5">Unable to honor max fanout constraint for gtp_inv driven net RESET</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_29 is more than 10000 on net R15[31], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_28 is more than 10000 on net R15[30], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_27 is more than 10000 on net R15[29], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_26 is more than 10000 on net R15[28], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_25 is more than 10000 on net R15[27], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_24 is more than 10000 on net R15[26], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_23 is more than 10000 on net R15[25], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_22 is more than 10000 on net R15[24], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_21 is more than 10000 on net R15[23], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_20 is more than 10000 on net R15[22], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_19 is more than 10000 on net R15[21], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_18 is more than 10000 on net R15[20], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_17 is more than 10000 on net R15[19], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_16 is more than 10000 on net R15[18], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_15 is more than 10000 on net R15[17], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_14 is more than 10000 on net R15[16], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_13 is more than 10000 on net R15[15], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_12 is more than 10000 on net R15[14], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_11 is more than 10000 on net R15[13], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_10 is more than 10000 on net R15[12], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_9 is more than 10000 on net R15[11], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_8 is more than 10000 on net R15[10], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_7 is more than 10000 on net R15[9], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_6 is more than 10000 on net R15[8], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_5 is more than 10000 on net R15[7], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_4 is more than 10000 on net R15[6], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_3 is more than 10000 on net R15[5], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_2 is more than 10000 on net R15[4], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_1 is more than 10000 on net R15[3], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_29 is more than 10000 on net R15[31], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_28 is more than 10000 on net R15[30], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_27 is more than 10000 on net R15[29], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_26 is more than 10000 on net R15[28], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_25 is more than 10000 on net R15[27], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_24 is more than 10000 on net R15[26], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_23 is more than 10000 on net R15[25], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_22 is more than 10000 on net R15[24], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_21 is more than 10000 on net R15[23], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_20 is more than 10000 on net R15[22], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_19 is more than 10000 on net R15[21], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_18 is more than 10000 on net R15[20], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_17 is more than 10000 on net R15[19], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_16 is more than 10000 on net R15[18], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_15 is more than 10000 on net R15[17], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_14 is more than 10000 on net R15[16], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_13 is more than 10000 on net R15[15], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_12 is more than 10000 on net R15[14], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_11 is more than 10000 on net R15[13], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_10 is more than 10000 on net R15[12], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_9 is more than 10000 on net R15[11], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_8 is more than 10000 on net R15[10], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_7 is more than 10000 on net R15[9], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_6 is more than 10000 on net R15[8], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_5 is more than 10000 on net R15[7], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_4 is more than 10000 on net R15[6], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_3 is more than 10000 on net R15[5], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_2 is more than 10000 on net R15[4], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">syn_maxfan of lutcarry N21_0_1 is more than 10000 on net R15[3], but wasn't replicated.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/count[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/count[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/count[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/count[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/count[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/done/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/state/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[16]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[17]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[18]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[19]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[20]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[21]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[22]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[23]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[24]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[25]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[26]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[27]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[28]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[29]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[30]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[31]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[32]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[33]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[34]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[35]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[36]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[37]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[38]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[39]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[40]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[41]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[42]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[43]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[44]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[45]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[46]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[47]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[48]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[49]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[50]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[51]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[52]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[53]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[54]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[55]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[56]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[57]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[58]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[59]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[60]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[61]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/MCycle1/temp_sum[62]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKA' (GTP_DRM18K_E1.CLKA) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKB' (GTP_DRM18K_E1.CLKB) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.</data>
        </row>
    </table>
    <general_container id="synthesize_settings">
        <table_container>
            <table id="synthesize_settings" title="Synthesize Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PG2L50H-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>TOP</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Option</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Fanout Guide</data>
                        <data>10000</data>
                    </row>
                    <row>
                        <data>Disable I/O Insertion</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Enable Advanced LUT Combining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Automatic Read/Write Check Insertion for RAM</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Resource Sharing</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Retiming</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Minimum Control-set Size</data>
                        <data>2</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Timing Report</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Report Paths with Logic levels &gt;</data>
                        <data>-1</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Constraints</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Frequency (MHz)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Use Clock Period for Unconstrained IO</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>