{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492547929423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492547929428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 14:38:48 2017 " "Processing started: Tue Apr 18 14:38:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492547929428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492547929428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_fsm -c traffic_fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_fsm -c traffic_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492547929429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492547930808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492547930809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_fsm.v 3 3 " "Found 3 design units, including 3 entities, in source file traffic_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_fsm " "Found entity 1: traffic_fsm" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492548015636 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer " "Found entity 2: timer" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492548015636 ""} { "Info" "ISGN_ENTITY_NAME" "3 seven_seg_decoder " "Found entity 3: seven_seg_decoder" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492548015636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_fsm " "Elaborating entity \"traffic_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492548015761 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "traffic_fsm.v(96) " "Verilog HDL Case Statement information at traffic_fsm.v(96): all case item expressions in this case statement are onehot" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 96 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1492548015769 "|traffic_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:tm0 " "Elaborating entity \"timer\" for hierarchy \"timer:tm0\"" {  } { { "traffic_fsm.v" "tm0" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492548015810 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "counter traffic_fsm.v(134) " "Verilog HDL warning at traffic_fsm.v(134): initial value for variable counter should be constant" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 134 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1492548015812 "|traffic_fsm|timer:tm0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 traffic_fsm.v(150) " "Verilog HDL assignment warning at traffic_fsm.v(150): truncated value with size 32 to match size of target (26)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492548015814 "|traffic_fsm|timer:tm0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 traffic_fsm.v(154) " "Verilog HDL assignment warning at traffic_fsm.v(154): truncated value with size 32 to match size of target (4)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492548015815 "|traffic_fsm|timer:tm0"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "counter\[3\] duration\[3\] traffic_fsm.v(139) " "Net \"counter\[3\]\" at traffic_fsm.v(139) is already driven by input port \"duration\[3\]\", and cannot be driven by another signal" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 139 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1492548015819 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "duration\[3\] traffic_fsm.v(129) " "\"duration\[3\]\" was declared at traffic_fsm.v(129)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 129 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015819 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "counter\[2\] duration\[2\] traffic_fsm.v(139) " "Net \"counter\[2\]\" at traffic_fsm.v(139) is already driven by input port \"duration\[2\]\", and cannot be driven by another signal" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 139 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1492548015819 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "duration\[2\] traffic_fsm.v(129) " "\"duration\[2\]\" was declared at traffic_fsm.v(129)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 129 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015819 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "counter\[1\] duration\[1\] traffic_fsm.v(139) " "Net \"counter\[1\]\" at traffic_fsm.v(139) is already driven by input port \"duration\[1\]\", and cannot be driven by another signal" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 139 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1492548015819 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "duration\[1\] traffic_fsm.v(129) " "\"duration\[1\]\" was declared at traffic_fsm.v(129)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 129 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015820 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "counter\[0\] duration\[0\] traffic_fsm.v(139) " "Net \"counter\[0\]\" at traffic_fsm.v(139) is already driven by input port \"duration\[0\]\", and cannot be driven by another signal" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 139 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1492548015820 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "duration\[0\] traffic_fsm.v(129) " "\"duration\[0\]\" was declared at traffic_fsm.v(129)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 129 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015821 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ticker\[25\] traffic_fsm.v(139) " "Can't resolve multiple constant drivers for net \"ticker\[25\]\" at traffic_fsm.v(139)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 139 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015821 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "traffic_fsm.v(145) " "Constant driver at traffic_fsm.v(145)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 145 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015821 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ticker\[24\] traffic_fsm.v(139) " "Can't resolve multiple constant drivers for net \"ticker\[24\]\" at traffic_fsm.v(139)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 139 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015821 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ticker\[23\] traffic_fsm.v(139) " "Can't resolve multiple constant drivers for net \"ticker\[23\]\" at traffic_fsm.v(139)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 139 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015821 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ticker\[22\] traffic_fsm.v(139) " "Can't resolve multiple constant drivers for net \"ticker\[22\]\" at traffic_fsm.v(139)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 139 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015821 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ticker\[21\] traffic_fsm.v(139) " "Can't resolve multiple constant drivers for net \"ticker\[21\]\" at traffic_fsm.v(139)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 139 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015821 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ticker\[20\] traffic_fsm.v(139) " "Can't resolve multiple constant drivers for net \"ticker\[20\]\" at traffic_fsm.v(139)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 139 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015821 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ticker\[19\] traffic_fsm.v(139) " "Can't resolve multiple constant drivers for net \"ticker\[19\]\" at traffic_fsm.v(139)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 139 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015822 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ticker\[18\] traffic_fsm.v(139) " "Can't resolve multiple constant drivers for net \"ticker\[18\]\" at traffic_fsm.v(139)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 139 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015822 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ticker\[17\] traffic_fsm.v(139) " "Can't resolve multiple constant drivers for net \"ticker\[17\]\" at traffic_fsm.v(139)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 139 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015822 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ticker\[16\] traffic_fsm.v(139) " "Can't resolve multiple constant drivers for net \"ticker\[16\]\" at traffic_fsm.v(139)" {  } { { "traffic_fsm.v" "" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 139 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548015822 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "timer:tm0 " "Can't elaborate user hierarchy \"timer:tm0\"" {  } { { "traffic_fsm.v" "tm0" { Text "/home/xieerqi/GIT/msudenver_eet_4020_verilog/proj1_traffic_fsm/traffic_fsm.v" 25 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492548015823 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492548016160 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 18 14:40:16 2017 " "Processing ended: Tue Apr 18 14:40:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492548016160 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492548016160 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492548016160 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548016160 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492548016745 ""}
