{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "c6141dd3_a0f4c5e5",
        "filename": "/COMMIT_MSG",
        "patchSetId": 1
      },
      "lineNbr": 14,
      "author": {
        "id": 1000279
      },
      "writtenOn": "2023-03-15T16:43:09Z",
      "side": 1,
      "message": "Please align with 72 chars (break before \"so\", not after)",
      "range": {
        "startLine": 13,
        "startChar": 0,
        "endLine": 14,
        "endChar": 54
      },
      "revId": "640778eca28400610efdc2908d8d315afc3d378b",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "77b84b1a_a8e97a64",
        "filename": "include/arch/aarch64/arch.h",
        "patchSetId": 1
      },
      "lineNbr": 1314,
      "author": {
        "id": 1000279
      },
      "writtenOn": "2023-03-15T16:39:05Z",
      "side": 1,
      "message": "Isn\u0027t it S3_4_C2_C0_3?\nFrom spec: TCR2_EL2 is a 64-bit read/write AArch64 System register accessed using MRS and MSR of\nS3_4_c2_c0_3 .",
      "range": {
        "startLine": 1314,
        "startChar": 21,
        "endLine": 1314,
        "endChar": 22
      },
      "revId": "640778eca28400610efdc2908d8d315afc3d378b",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "4feb11a1_489d3923",
        "filename": "lib/el3_runtime/aarch64/context_mgmt.c",
        "patchSetId": 1
      },
      "lineNbr": 355,
      "author": {
        "id": 1000279
      },
      "writtenOn": "2023-03-15T16:39:05Z",
      "side": 1,
      "message": "Shouldn\u0027t it be under #if ENABLE_FEAT_TCR2?",
      "range": {
        "startLine": 351,
        "startChar": 1,
        "endLine": 355,
        "endChar": 2
      },
      "revId": "640778eca28400610efdc2908d8d315afc3d378b",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}