

================================================================
== Vitis HLS Report for 'write_link_out'
================================================================
* Date:           Wed Apr  2 21:10:12 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        WOMBAT_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|      0 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|     194|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     194|      20|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_done     |   9|          2|    1|          2|
    |link_out_o  |   9|          2|  192|        384|
    +------------+----+-----------+-----+-----------+
    |Total       |  18|          4|  193|        386|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+-----+----+-----+-----------+
    |       Name      |  FF | LUT| Bits| Const Bits|
    +-----------------+-----+----+-----+-----------+
    |ap_CS_fsm        |    1|   0|    1|          0|
    |ap_done_reg      |    1|   0|    1|          0|
    |link_out_o_preg  |  192|   0|  256|         64|
    +-----------------+-----+----+-----+-----------+
    |Total            |  194|   0|  258|         64|
    +-----------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  write_link_out|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  write_link_out|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  write_link_out|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  write_link_out|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  write_link_out|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  write_link_out|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  write_link_out|  return value|
|p_read             |   in|  128|     ap_none|          p_read|        scalar|
|link_out_i         |   in|  256|     ap_ovld|        link_out|       pointer|
|link_out_o         |  out|  256|     ap_ovld|        link_out|       pointer|
|link_out_o_ap_vld  |  out|    1|     ap_ovld|        link_out|       pointer|
+-------------------+-----+-----+------------+----------------+--------------+

