Newsgroups: sci.crypt
Path: msuinfo!agate!howland.reston.ans.net!gatech!udel!news.sprintlink.net!news.dorsai.org!stevalln
From: stevalln@dorsai.org (Steve_Allen)
Subject: Re: My hardware RNG part III
Message-ID: <CvKAHF.HqG@dorsai.org>
Organization: The Dorsai Embassy - New YorK
X-Newsreader: TIN [version 1.2 PL2]
References: <Cv83D8.KJv@dorsai.org> <jathomasCvBtun.CuJ@netcom.com> <CvIMxA.5Jr@cix.compulink.co.uk>
Date: Sat, 3 Sep 1994 16:15:15 GMT
Lines: 18

: stevalln@dorsai.org (Steve_Allen) says:
: > I ended up ditching the counter. In its place I now use a 4013 
: > dual D flip-flop. The first ff is configured as a /2, which 
: > neutralizes any offset in the analog section. The second ff is 
: > controlled by the PIC processor to freeze new data for reading. 
:  
: There's a limit to the usefulness of this idea - look at the 
: differential between the delays from the clock input to a) the 
: rising edge output and b) the falling edge output.

   My databook (Nat Semi,1981!) doesn't discriminate. It specifies
'tPLH or tPHL' (propogation delay time low-high or high-low).
   I delay 2uS from setting the clock to reading the data.
   At any rate, any problem with the 4013 would show up in *every*
test of the circuit.

-Steve

