INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jerebenitez/arqui-alu/tp1/tp1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jerebenitez/arqui-alu/tp1/tp1.srcs/sources_1/new/use_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module use_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jerebenitez/arqui-alu/tp1/tp1.srcs/sim_1/new/use_alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module use_alu_tb
