 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : FIFO
Version: Q-2019.12
Date   : Wed Mar  8 10:29:56 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c

  Startpoint: FOutN (input port clocked by ideal_clock1)
  Endpoint: F_FullN_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                                                             0.000      0.000
  clock network delay (ideal)                                                                0.000      0.000
  input external delay                                                                       0.100      0.100 f
  FOutN (in)                                                  0.000                          0.000      0.100 f    ( 0.00,27.30)
  FOutN (net)                    4        4.974                                              0.000      0.100 f    [3.28,4.97]
  U292/A1 (NAND3X0_RVT)                             0.000     0.000     0.000                0.000 *    0.100 f    (11.66,17.45)
  U292/Y (NAND3X0_RVT)                                        0.024                          0.019      0.119 r    (11.67,17.64)
  n79 (net)                      1        0.627                                              0.000      0.119 r    [0.12,0.63]
  F_FullN_reg/D (DFFASX1_RVT)                       0.000     0.024     0.000                0.000 *    0.119 r    (12.75,17.35)
  data arrival time                                                                                     0.119

  clock ideal_clock1 (rise edge)                                                             0.000      0.000
  clock network delay (ideal)                                                                0.000      0.000
  clock uncertainty                                                                          0.100      0.100
  F_FullN_reg/CLK (DFFASX1_RVT)                                                              0.000      0.100 r
  library hold time                                                                         -0.030      0.070
  data required time                                                                                    0.070
  --------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.070
  data arrival time                                                                                    -0.119
  --------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.049


1
