# Analysis of CMOS based NAND Gate on 28 nm technology

This repository presents the design of NAND Gate implemented using Synopsis Custom Compiler on 28nm CMOS Technology.

![image](https://user-images.githubusercontent.com/76390138/155895413-cf45866c-db03-425c-864e-ffe9f65f342e.png)
![159 223 69 129 - Google Chrome 27-02-2022 23_51_44](https://user-images.githubusercontent.com/76390138/155895622-a548bdbb-e82f-4534-920c-6cf27ae192a1.png)

# Author:
• Aditya Agarwal, B.Tech(EEE), BITS Pilani KK Birla Goa Campus.

# Acknowledgements:
• <a href='https://www.iith.ac.in/events/2022/02/15/Cloud-Based-Analog-IC-Design-Hackathon/'>Cloud Based Analog IC Design Hackathon</a></br>
• <a href='https://www.synopsys.com/'>Synopsys India</a></br>
• <a href='https://www.vlsisystemdesign.com/'>VLSI System Design (VSD) Corp. Pvt. Ltd India</a></br>

# References:
[1] Balraj Singh, Mukesh Kumar, J. S. Ubhi. Analysis of CMOS based NAND and NOR Gates at 45 nm.</br>
[2] Kapil Mangla, Prof. (Dr.) Anil Kumar. Study and Analysis of NOT and NAND gate using various low power techniques.
