#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 17 00:51:01 2022
# Process ID: 1436
# Current directory: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/TOP.vds
# Journal file: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 368.688 ; gain = 101.094
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/TOP.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/.Xil/Vivado-1436-DESKTOP-SF7DGF0/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/.Xil/Vivado-1436-DESKTOP-SF7DGF0/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/.Xil/Vivado-1436-DESKTOP-SF7DGF0/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (2#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/.Xil/Vivado-1436-DESKTOP-SF7DGF0/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PipeLineCPU' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PipeLineCPU.v:1]
INFO: [Synth 8-6157] synthesizing module 'HAVE_INST' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/HAVE_INST.v:1]
INFO: [Synth 8-6155] done synthesizing module 'HAVE_INST' (3#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/HAVE_INST.v:1]
INFO: [Synth 8-6157] synthesizing module 'Hazard' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/Hazard.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard' (4#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/Hazard.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC_PLUS' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PC_PLUS.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC_PLUS' (5#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PC_PLUS.v:1]
INFO: [Synth 8-6157] synthesizing module 'NPC_PLUS' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/NPC_PLUS.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/NPC_PLUS.v:20]
INFO: [Synth 8-6155] done synthesizing module 'NPC_PLUS' (6#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/NPC_PLUS.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/IF_ID.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (7#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/IF_ID.v:1]
INFO: [Synth 8-6157] synthesizing module 'CTRL_PLUS' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:56]
INFO: [Synth 8-226] default block is never used [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:99]
INFO: [Synth 8-6155] done synthesizing module 'CTRL_PLUS' (8#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:1]
INFO: [Synth 8-6157] synthesizing module 'SEXT_PLUS' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/SEXT_PLUS.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SEXT_PLUS' (9#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/SEXT_PLUS.v:1]
INFO: [Synth 8-6157] synthesizing module 'RegFile_PLUS' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/RegFile_PLUS.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RegFile_PLUS' (10#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/RegFile_PLUS.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ID_EX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ID_EX.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_PLUS' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ALU_PLUS.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_PLUS' (12#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ALU_PLUS.v:1]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/EX_MEM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (13#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/EX_MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'STORE_PLUS' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/STORE_PLUS.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/STORE_PLUS.v:19]
INFO: [Synth 8-226] default block is never used [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/STORE_PLUS.v:30]
INFO: [Synth 8-6155] done synthesizing module 'STORE_PLUS' (14#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/STORE_PLUS.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PLUS' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v:18]
INFO: [Synth 8-226] default block is never used [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v:29]
INFO: [Synth 8-226] default block is never used [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v:40]
INFO: [Synth 8-226] default block is never used [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v:49]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PLUS' (15#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/MEM_WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (16#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/MEM_WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PipeLineCPU' (17#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PipeLineCPU.v:1]
INFO: [Synth 8-6157] synthesizing module 'BUS' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/BUS.v:2]
INFO: [Synth 8-6155] done synthesizing module 'BUS' (18#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/BUS.v:2]
INFO: [Synth 8-6157] synthesizing module 'dram' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/.Xil/Vivado-1436-DESKTOP-SF7DGF0/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dram' (19#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/.Xil/Vivado-1436-DESKTOP-SF7DGF0/realtime/dram_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (14) of module 'dram' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/TOP.v:192]
INFO: [Synth 8-6157] synthesizing module 'DightDriver' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DightDriver.v:1]
	Parameter cnt_max bound to: 4999 - type: integer 
	Parameter cnt_led_max bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DightDriver.v:103]
INFO: [Synth 8-226] default block is never used [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DightDriver.v:146]
WARNING: [Synth 8-5788] Register num_led_reg in module DightDriver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DightDriver.v:107]
WARNING: [Synth 8-5788] Register led_num_reg in module DightDriver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DightDriver.v:59]
INFO: [Synth 8-6155] done synthesizing module 'DightDriver' (20#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DightDriver.v:1]
INFO: [Synth 8-6157] synthesizing module 'LED' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LED.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LED' (21#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LED.v:1]
INFO: [Synth 8-6157] synthesizing module 'DIPSwitch' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DIPSwitch.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DIPSwitch' (22#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DIPSwitch.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'readdata' does not match port width (32) of module 'DIPSwitch' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/TOP.v:255]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (23#1) [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/TOP.v:1]
WARNING: [Synth 8-3331] design LED has unconnected port writedata[31]
WARNING: [Synth 8-3331] design LED has unconnected port writedata[30]
WARNING: [Synth 8-3331] design LED has unconnected port writedata[29]
WARNING: [Synth 8-3331] design LED has unconnected port writedata[28]
WARNING: [Synth 8-3331] design LED has unconnected port writedata[27]
WARNING: [Synth 8-3331] design LED has unconnected port writedata[26]
WARNING: [Synth 8-3331] design LED has unconnected port writedata[25]
WARNING: [Synth 8-3331] design LED has unconnected port writedata[24]
WARNING: [Synth 8-3331] design Hazard has unconnected port id_wd_sel[1]
WARNING: [Synth 8-3331] design Hazard has unconnected port id_wd_sel[0]
WARNING: [Synth 8-3331] design TOP has unconnected port s1
WARNING: [Synth 8-3331] design TOP has unconnected port s2
WARNING: [Synth 8-3331] design TOP has unconnected port s3
WARNING: [Synth 8-3331] design TOP has unconnected port s4
WARNING: [Synth 8-3331] design TOP has unconnected port s5
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 424.000 ; gain = 156.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 424.000 ; gain = 156.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 424.000 ; gain = 156.406
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hao/Desktop/code/verilog/cpu/download_test/synthesized_ip/dram/dram/dram_in_context.xdc] for cell 'dram'
Finished Parsing XDC File [C:/Users/hao/Desktop/code/verilog/cpu/download_test/synthesized_ip/dram/dram/dram_in_context.xdc] for cell 'dram'
Parsing XDC File [C:/Users/hao/Desktop/code/verilog/cpu/download_test/synthesized_ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'irom'
Finished Parsing XDC File [C:/Users/hao/Desktop/code/verilog/cpu/download_test/synthesized_ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'irom'
Parsing XDC File [c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'cpuclk'
Finished Parsing XDC File [c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'cpuclk'
Parsing XDC File [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/constrs_1/new/clock.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_i' already exists, overwriting the previous clock with the same name. [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/constrs_1/new/clock.xdc:1]
Finished Parsing XDC File [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/constrs_1/new/clock.xdc]
Parsing XDC File [C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.473 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.473 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 792.473 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dram' at clock pin 'clk' is different from the actual clock period '9.091', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 792.473 ; gain = 524.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 792.473 ; gain = 524.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for cpuclk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 792.473 ; gain = 524.879
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "if_stop_1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ID_rd1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "ALU_A_SEL" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ALU_B_SEL" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "WD_SEL" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "RF_WE" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "BUS_WE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NPC_OP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_OP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_OP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "STORE_OP" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "regFile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'ID_rd1_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/Hazard.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'ID_rd2_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/Hazard.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'SEXT_OP_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_A_SEL_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_B_SEL_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_OP_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'WD_SEL_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'RF_WE_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'STORE_OP_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'BUS_WE_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'BRANCH_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'NPC_OP_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'LOAD_OP_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/SEXT_PLUS.v:9]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ALU_PLUS.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/STORE_PLUS.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v:10]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 792.473 ; gain = 524.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 47    
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	  10 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 43    
	   8 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module HAVE_INST 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 4     
Module PC_PLUS 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NPC_PLUS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module CTRL_PLUS 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module SEXT_PLUS 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
Module RegFile_PLUS 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
Module ALU_PLUS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module STORE_PLUS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module LOAD_PLUS 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module PipeLineCPU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
Module DightDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module LED 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "ALU_A_SEL" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ALU_B_SEL" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ALU_OP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_OP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RF_WE" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "BUS_WE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NPC_OP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "dightdriver/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design TOP has port led_dp_o driven by constant 1
WARNING: [Synth 8-3331] design Hazard has unconnected port id_wd_sel[1]
WARNING: [Synth 8-3331] design Hazard has unconnected port id_wd_sel[0]
WARNING: [Synth 8-3331] design TOP has unconnected port sw1
WARNING: [Synth 8-3331] design TOP has unconnected port sw2
WARNING: [Synth 8-3331] design TOP has unconnected port sw3
WARNING: [Synth 8-3331] design TOP has unconnected port sw4
WARNING: [Synth 8-3331] design TOP has unconnected port sw5
WARNING: [Synth 8-3331] design TOP has unconnected port sw6
WARNING: [Synth 8-3331] design TOP has unconnected port sw7
WARNING: [Synth 8-3331] design TOP has unconnected port sw8
WARNING: [Synth 8-3331] design TOP has unconnected port sw9
WARNING: [Synth 8-3331] design TOP has unconnected port sw10
WARNING: [Synth 8-3331] design TOP has unconnected port sw11
WARNING: [Synth 8-3331] design TOP has unconnected port sw12
WARNING: [Synth 8-3331] design TOP has unconnected port sw13
WARNING: [Synth 8-3331] design TOP has unconnected port sw14
WARNING: [Synth 8-3331] design TOP has unconnected port sw15
WARNING: [Synth 8-3331] design TOP has unconnected port sw16
WARNING: [Synth 8-3331] design TOP has unconnected port sw17
WARNING: [Synth 8-3331] design TOP has unconnected port sw18
WARNING: [Synth 8-3331] design TOP has unconnected port sw19
WARNING: [Synth 8-3331] design TOP has unconnected port sw20
WARNING: [Synth 8-3331] design TOP has unconnected port sw21
WARNING: [Synth 8-3331] design TOP has unconnected port sw22
WARNING: [Synth 8-3331] design TOP has unconnected port sw23
WARNING: [Synth 8-3331] design TOP has unconnected port s1
WARNING: [Synth 8-3331] design TOP has unconnected port s2
WARNING: [Synth 8-3331] design TOP has unconnected port s3
WARNING: [Synth 8-3331] design TOP has unconnected port s4
WARNING: [Synth 8-3331] design TOP has unconnected port s5
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 792.473 ; gain = 524.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuclk/clk_out1' to pin 'cpuclk/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'clk_i'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 792.473 ; gain = 524.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 803.316 ; gain = 535.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline_cpu/cpu_regfile/regFile_reg[0][0] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 833.762 ; gain = 566.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 833.762 ; gain = 566.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 833.762 ; gain = 566.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 833.762 ; gain = 566.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 833.762 ; gain = 566.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 833.762 ; gain = 566.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 833.762 ; gain = 566.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |prgrom        |         1|
|3     |dram          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |cpuclk |     1|
|2     |dram   |     1|
|3     |prgrom |     1|
|4     |BUFG   |     7|
|5     |CARRY4 |    89|
|6     |LUT1   |     7|
|7     |LUT2   |   209|
|8     |LUT3   |   295|
|9     |LUT4   |   211|
|10    |LUT5   |   392|
|11    |LUT6   |  1057|
|12    |MUXF7  |   260|
|13    |MUXF8  |   128|
|14    |FDCE   |  1572|
|15    |FDPE   |     8|
|16    |FDRE   |    11|
|17    |LD     |   213|
|18    |IBUF   |     2|
|19    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             |  4567|
|2     |  dightdriver     |DightDriver  |   166|
|3     |  led             |LED          |    24|
|4     |  pipeline_cpu    |PipeLineCPU  |  4261|
|5     |    cpu_have_inst |HAVE_INST    |     2|
|6     |    cpu_alu       |ALU_PLUS     |    33|
|7     |    cpu_ctrl      |CTRL_PLUS    |    54|
|8     |    cpu_ex_mem    |EX_MEM       |   356|
|9     |    cpu_hazard    |Hazard       |    64|
|10    |    cpu_id_ex     |ID_EX        |  1206|
|11    |    cpu_if_id     |IF_ID        |   223|
|12    |    cpu_load      |LOAD_PLUS    |    32|
|13    |    cpu_mem_wb    |MEM_WB       |   137|
|14    |    cpu_pc        |PC_PLUS      |   106|
|15    |    cpu_regfile   |RegFile_PLUS |  1888|
|16    |    cpu_sext      |SEXT_PLUS    |    32|
|17    |    cpu_store     |STORE_PLUS   |    32|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 833.762 ; gain = 566.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 833.762 ; gain = 197.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 833.762 ; gain = 566.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 690 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 833.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 213 instances were transformed.
  LD => LDCE: 213 instances

INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 833.762 ; gain = 577.234
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 833.762 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 17 00:51:34 2022...
