Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Apr 21 06:29:42 2017
| Host         : DESKTOP-AQLT8MD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mips_gr_control_sets_placed.rpt
| Design       : mips_gr
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              22 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | mono_pulse/int_e              |                  |                1 |              2 |
|  clk_IBUF_BUFG | mono_pulse/addr_out_reg[0][0] |                  |                1 |              4 |
|  clk_IBUF_BUFG | inst_fetch/output_reg[15]     |                  |                4 |             16 |
|  clk_IBUF_BUFG | inst_fetch/output_reg[15]_0   |                  |                4 |             16 |
|  clk_IBUF_BUFG | inst_fetch/output_reg[3]      |                  |                4 |             16 |
|  clk_IBUF_BUFG | inst_fetch/E[0]               |                  |               12 |             16 |
|  clk_IBUF_BUFG |                               |                  |                7 |             21 |
|  clk_IBUF_BUFG | inst_fetch/regwr              |                  |                6 |             48 |
+----------------+-------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


