Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Sep  3 16:10:21 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       2           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
SYNTH-11   Warning           DSP output not registered                                         4           
TIMING-18  Warning           Missing input or output delay                                     120         
TIMING-20  Warning           Non-clocked latch                                                 2           
TIMING-23  Warning           Combinational loop found                                          1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (120)
7. checking multiple_clock (1642)
8. checking generated_clocks (0)
9. checking loops (37)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (5)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Series_recombination_loop/FFT_RESET_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_mic_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (120)
---------------------------------
 There are 120 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1642)
---------------------------------
 There are 1642 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (37)
----------------------
 There are 37 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.024        0.000                      0                 3786        0.039        0.000                      0                 3786        3.000        0.000                       0                  1648  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_sys_clk_wiz_0           0.024        0.000                      0                 3147        0.113        0.000                      0                 3147        4.500        0.000                       0                  1644  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_sys_clk_wiz_0_1         0.025        0.000                      0                 3147        0.113        0.000                      0                 3147        4.500        0.000                       0                  1644  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0          0.024        0.000                      0                 3147        0.039        0.000                      0                 3147  
clk_sys_clk_wiz_0    clk_sys_clk_wiz_0_1        0.024        0.000                      0                 3147        0.039        0.000                      0                 3147  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_sys_clk_wiz_0    clk_sys_clk_wiz_0          2.732        0.000                      0                  639        0.639        0.000                      0                  639  
**async_default**    clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0          2.732        0.000                      0                  639        0.564        0.000                      0                  639  
**async_default**    clk_sys_clk_wiz_0    clk_sys_clk_wiz_0_1        2.732        0.000                      0                  639        0.564        0.000                      0                  639  
**async_default**    clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0_1        2.733        0.000                      0                  639        0.639        0.000                      0                  639  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_sys_clk_wiz_0                           
(none)                clk_sys_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_sys_clk_wiz_0     
(none)                                      clk_sys_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 3.372ns (33.720%)  route 6.628ns (66.280%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.955     8.975    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.099 r  Series_recombination_loop/final4_S[13]_i_1/O
                         net (fo=1, routed)           0.000     9.099    Series_recombination_loop/final4[13]
    SLICE_X6Y21          FDCE                                         r  Series_recombination_loop/final4_S_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.508     8.557    Series_recombination_loop/clk_sys
    SLICE_X6Y21          FDCE                                         r  Series_recombination_loop/final4_S_reg[13]/C
                         clock pessimism              0.564     9.120    
                         clock uncertainty           -0.074     9.046    
    SLICE_X6Y21          FDCE (Setup_fdce_C_D)        0.077     9.123    Series_recombination_loop/final4_S_reg[13]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.848ns  (logic 3.372ns (34.242%)  route 6.476ns (65.758%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.803     8.822    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.946 r  Series_recombination_loop/final4_S[37]_i_1/O
                         net (fo=1, routed)           0.000     8.946    Series_recombination_loop/final4[37]
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     8.552    Series_recombination_loop/clk_sys
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[37]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X5Y24          FDCE (Setup_fdce_C_D)        0.031     9.072    Series_recombination_loop/final4_S_reg[37]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 3.372ns (34.259%)  route 6.471ns (65.741%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.798     8.817    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.941 r  Series_recombination_loop/final4_S[36]_i_1/O
                         net (fo=1, routed)           0.000     8.941    Series_recombination_loop/final4[36]
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     8.552    Series_recombination_loop/clk_sys
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[36]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X5Y24          FDCE (Setup_fdce_C_D)        0.029     9.070    Series_recombination_loop/final4_S_reg[36]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 3.835ns (39.017%)  route 5.994ns (60.983%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.154     5.967    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.332     6.299 f  Series_recombination_loop/final1_S[22]_i_4/O
                         net (fo=2, routed)           0.594     6.894    Series_recombination_loop/final1_S[22]_i_4_n_0
    SLICE_X12Y6          LUT3 (Prop_lut3_I0_O)        0.150     7.044 f  Series_recombination_loop/final1_S[18]_i_3/O
                         net (fo=2, routed)           0.420     7.464    Series_recombination_loop/final1_S[18]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I5_O)        0.328     7.792 f  Series_recombination_loop/final1_S[18]_i_2/O
                         net (fo=2, routed)           1.011     8.803    Series_recombination_loop/final1_S[18]_i_2_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.927 r  Series_recombination_loop/final1_S[18]_i_1/O
                         net (fo=1, routed)           0.000     8.927    Series_recombination_loop/final1[18]
    SLICE_X14Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.448     8.497    Series_recombination_loop/clk_sys
    SLICE_X14Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[18]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X14Y13         FDCE (Setup_fdce_C_D)        0.077     9.063    Series_recombination_loop/final1_S_reg[18]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 3.372ns (34.281%)  route 6.464ns (65.719%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.792     8.811    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.124     8.935 r  Series_recombination_loop/final4_S[21]_i_1/O
                         net (fo=1, routed)           0.000     8.935    Series_recombination_loop/final4[21]
    SLICE_X4Y19          FDCE                                         r  Series_recombination_loop/final4_S_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.509     8.558    Series_recombination_loop/clk_sys
    SLICE_X4Y19          FDCE                                         r  Series_recombination_loop/final4_S_reg[21]/C
                         clock pessimism              0.564     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.032     9.079    Series_recombination_loop/final4_S_reg[21]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 3.605ns (36.882%)  route 6.169ns (63.118%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.178     5.992    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.332     6.324 f  Series_recombination_loop/final1_S[26]_i_4/O
                         net (fo=3, routed)           0.894     7.218    Series_recombination_loop/final1_S[26]_i_4_n_0
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.342 f  Series_recombination_loop/final1_S[22]_i_3/O
                         net (fo=2, routed)           0.415     7.757    Series_recombination_loop/final1_S[22]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.881 f  Series_recombination_loop/final1_S[20]_i_2/O
                         net (fo=2, routed)           0.868     8.749    Series_recombination_loop/final1_S[20]_i_2_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.873 r  Series_recombination_loop/final1_S[20]_i_1/O
                         net (fo=1, routed)           0.000     8.873    Series_recombination_loop/final1[20]
    SLICE_X13Y11         FDCE                                         r  Series_recombination_loop/final1_S_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.450     8.499    Series_recombination_loop/clk_sys
    SLICE_X13Y11         FDCE                                         r  Series_recombination_loop/final1_S_reg[20]/C
                         clock pessimism              0.564     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X13Y11         FDCE (Setup_fdce_C_D)        0.031     9.019    Series_recombination_loop/final1_S_reg[20]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 3.605ns (36.929%)  route 6.157ns (63.071%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.178     5.992    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.332     6.324 f  Series_recombination_loop/final1_S[26]_i_4/O
                         net (fo=3, routed)           0.894     7.218    Series_recombination_loop/final1_S[26]_i_4_n_0
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.342 f  Series_recombination_loop/final1_S[22]_i_3/O
                         net (fo=2, routed)           0.415     7.757    Series_recombination_loop/final1_S[22]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.881 f  Series_recombination_loop/final1_S[20]_i_2/O
                         net (fo=2, routed)           0.856     8.736    Series_recombination_loop/final1_S[20]_i_2_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.860 r  Series_recombination_loop/final1_S[19]_i_1/O
                         net (fo=1, routed)           0.000     8.860    Series_recombination_loop/final1[19]
    SLICE_X13Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.448     8.497    Series_recombination_loop/clk_sys
    SLICE_X13Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[19]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X13Y13         FDCE (Setup_fdce_C_D)        0.029     9.015    Series_recombination_loop/final1_S_reg[19]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 3.605ns (36.938%)  route 6.155ns (63.062%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.232     6.045    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I1_O)        0.332     6.377 f  Series_recombination_loop/final1_S[32]_i_4/O
                         net (fo=2, routed)           0.741     7.118    Series_recombination_loop/final1_S[32]_i_4_n_0
    SLICE_X12Y11         LUT3 (Prop_lut3_I0_O)        0.124     7.242 f  Series_recombination_loop/final1_S[28]_i_3/O
                         net (fo=2, routed)           0.765     8.007    Series_recombination_loop/final1_S[28]_i_3_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.131 f  Series_recombination_loop/final1_S[26]_i_2/O
                         net (fo=2, routed)           0.603     8.734    Series_recombination_loop/final1_S[26]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.858 r  Series_recombination_loop/final1_S[26]_i_1/O
                         net (fo=1, routed)           0.000     8.858    Series_recombination_loop/final1[26]
    SLICE_X15Y17         FDCE                                         r  Series_recombination_loop/final1_S_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.445     8.494    Series_recombination_loop/clk_sys
    SLICE_X15Y17         FDCE                                         r  Series_recombination_loop/final1_S_reg[26]/C
                         clock pessimism              0.564     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X15Y17         FDCE (Setup_fdce_C_D)        0.031     9.014    Series_recombination_loop/final1_S_reg[26]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.799ns  (logic 3.830ns (39.088%)  route 5.969ns (60.912%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.332     4.540    Series_recombination_loop/ord_diffi1
    SLICE_X28Y7          LUT2 (Prop_lut2_I1_O)        0.150     4.690 r  Series_recombination_loop/A1_S[20]_i_4/O
                         net (fo=64, routed)          1.491     6.181    Series_recombination_loop/A1_S[20]_i_4_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.326     6.507 f  Series_recombination_loop/final1_S[29]_i_3/O
                         net (fo=3, routed)           0.375     6.882    Series_recombination_loop/final1_S[29]_i_3_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.006 f  Series_recombination_loop/final1_S[33]_i_3/O
                         net (fo=2, routed)           0.452     7.458    Series_recombination_loop/final1_S[33]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I3_O)        0.150     7.608 f  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=2, routed)           0.961     8.569    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.328     8.897 r  Series_recombination_loop/final1_S[33]_i_1/O
                         net (fo=1, routed)           0.000     8.897    Series_recombination_loop/final1[33]
    SLICE_X14Y20         FDCE                                         r  Series_recombination_loop/final1_S_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.442     8.491    Series_recombination_loop/clk_sys
    SLICE_X14Y20         FDCE                                         r  Series_recombination_loop/final1_S_reg[33]/C
                         clock pessimism              0.564     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X14Y20         FDCE (Setup_fdce_C_D)        0.077     9.057    Series_recombination_loop/final1_S_reg[33]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/B1_S_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.800ns  (logic 3.598ns (36.715%)  route 6.202ns (63.285%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 r  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.973     5.181    Series_recombination_loop/ord_diffi1
    SLICE_X3Y10          LUT6 (Prop_lut6_I2_O)        0.124     5.305 f  Series_recombination_loop/B1_S[16]_i_17/O
                         net (fo=2, routed)           0.673     5.978    Series_recombination_loop/B1_S[16]_i_17_n_0
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.146     6.124 f  Series_recombination_loop/B1_S[16]_i_15/O
                         net (fo=2, routed)           0.625     6.749    Series_recombination_loop/B1_S[16]_i_15_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.328     7.077 r  Series_recombination_loop/B1_S[12]_i_5/O
                         net (fo=2, routed)           0.925     8.002    Series_recombination_loop/B1_S[12]_i_5_n_0
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.124     8.126 r  Series_recombination_loop/B1_S[12]_i_3/O
                         net (fo=1, routed)           0.648     8.774    Series_recombination_loop/B1_S[12]_i_3_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     8.898 r  Series_recombination_loop/B1_S[12]_i_1/O
                         net (fo=1, routed)           0.000     8.898    Series_recombination_loop/B1[12]
    SLICE_X0Y16          FDRE                                         r  Series_recombination_loop/B1_S_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.515     8.564    Series_recombination_loop/clk_sys
    SLICE_X0Y16          FDRE                                         r  Series_recombination_loop/B1_S_reg[12]/C
                         clock pessimism              0.564     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.029     9.082    Series_recombination_loop/B1_S_reg[12]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  0.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.334ns (65.697%)  route 0.174ns (34.303%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X38Y12         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/A1_S_reg[3]/Q
                         net (fo=2, routed)           0.174    -0.247    Series_recombination_loop/A1_S[3]
    SLICE_X34Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.130 r  Series_recombination_loop/step1_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.130    Series_recombination_loop/step1_S_reg[3]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.077 r  Series_recombination_loop/step1_S_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.077    Series_recombination_loop/step1[4]
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.828    -0.827    Series_recombination_loop/clk_sys
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[4]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y13         FDCE (Hold_fdce_C_D)         0.134    -0.190    Series_recombination_loop/step1_S_reg[4]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X43Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/Mic_shift_reg_input_reg[53]/Q
                         net (fo=2, routed)           0.066    -0.374    inputs/Mic_shift_reg_input[53]
    SLICE_X42Y1          FDCE                                         r  inputs/shift_reg_buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.836    -0.819    inputs/clk_sys
    SLICE_X42Y1          FDCE                                         r  inputs/shift_reg_buffer_reg[52]/C
                         clock pessimism              0.251    -0.568    
    SLICE_X42Y1          FDCE (Hold_fdce_C_D)         0.076    -0.492    inputs/shift_reg_buffer_reg[52]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.311ns (60.508%)  route 0.203ns (39.492%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X36Y14         FDRE                                         r  Series_recombination_loop/A1_S_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/A1_S_reg[27]/Q
                         net (fo=2, routed)           0.203    -0.242    Series_recombination_loop/A1_S[27]
    SLICE_X34Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.125 r  Series_recombination_loop/step1_S_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    Series_recombination_loop/step1_S_reg[27]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.072 r  Series_recombination_loop/step1_S_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.072    Series_recombination_loop/step1[28]
    SLICE_X34Y19         FDCE                                         r  Series_recombination_loop/step1_S_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.823    -0.832    Series_recombination_loop/clk_sys
    SLICE_X34Y19         FDCE                                         r  Series_recombination_loop/step1_S_reg[28]/C
                         clock pessimism              0.503    -0.329    
    SLICE_X34Y19         FDCE (Hold_fdce_C_D)         0.134    -0.195    Series_recombination_loop/step1_S_reg[28]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[168]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[104]/Q
                         net (fo=2, routed)           0.056    -0.384    inputs/shift_reg_buffer[104]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[168]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.071    -0.510    inputs/shift_reg_buffer_reg[168]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.270ns (51.616%)  route 0.253ns (48.384%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X39Y15         FDRE                                         r  Series_recombination_loop/A1_S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/A1_S_reg[0]/Q
                         net (fo=2, routed)           0.253    -0.192    Series_recombination_loop/A1_S[0]
    SLICE_X34Y12         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.063 r  Series_recombination_loop/step1_S_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.063    Series_recombination_loop/step1[1]
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[1]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X34Y12         FDCE (Hold_fdce_C_D)         0.134    -0.189    Series_recombination_loop/step1_S_reg[1]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.347ns (66.552%)  route 0.174ns (33.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X38Y12         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/A1_S_reg[3]/Q
                         net (fo=2, routed)           0.174    -0.247    Series_recombination_loop/A1_S[3]
    SLICE_X34Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.130 r  Series_recombination_loop/step1_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.130    Series_recombination_loop/step1_S_reg[3]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.064 r  Series_recombination_loop/step1_S_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.064    Series_recombination_loop/step1[6]
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.828    -0.827    Series_recombination_loop/clk_sys
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[6]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y13         FDCE (Hold_fdce_C_D)         0.134    -0.190    Series_recombination_loop/step1_S_reg[6]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[175]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[111]/Q
                         net (fo=2, routed)           0.067    -0.373    inputs/shift_reg_buffer[111]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[175]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.078    -0.503    inputs/shift_reg_buffer_reg[175]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[172]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[108]/Q
                         net (fo=2, routed)           0.067    -0.373    inputs/shift_reg_buffer[108]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[172]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.076    -0.505    inputs/shift_reg_buffer_reg[172]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.273ns (51.666%)  route 0.255ns (48.334%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X38Y12         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/A1_S_reg[3]/Q
                         net (fo=2, routed)           0.255    -0.166    Series_recombination_loop/A1_S[3]
    SLICE_X34Y12         LUT2 (Prop_lut2_I0_O)        0.045    -0.121 r  Series_recombination_loop/step1_S[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.121    Series_recombination_loop/step1_S[3]_i_2_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.057 r  Series_recombination_loop/step1_S_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.057    Series_recombination_loop/step1[3]
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[3]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X34Y12         FDCE (Hold_fdce_C_D)         0.134    -0.189    Series_recombination_loop/step1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[100]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[164]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[100]/Q
                         net (fo=2, routed)           0.067    -0.373    inputs/shift_reg_buffer[100]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[164]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.075    -0.506    inputs/shift_reg_buffer_reg[164]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y4       Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y4       Series_recombination_loop/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y5      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y5      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y5      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y5      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y6      DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y6      DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y4      DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y4      DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y7      DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y7      DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y9      DFTBD_RAMs/ADDRESS3_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y9      DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y6      DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y6      DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y4      DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y4      DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y7      DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y7      DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y9      DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y9      DFTBD_RAMs/ADDRESS3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 3.372ns (33.720%)  route 6.628ns (66.280%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.955     8.975    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.099 r  Series_recombination_loop/final4_S[13]_i_1/O
                         net (fo=1, routed)           0.000     9.099    Series_recombination_loop/final4[13]
    SLICE_X6Y21          FDCE                                         r  Series_recombination_loop/final4_S_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.508     8.557    Series_recombination_loop/clk_sys
    SLICE_X6Y21          FDCE                                         r  Series_recombination_loop/final4_S_reg[13]/C
                         clock pessimism              0.564     9.120    
                         clock uncertainty           -0.074     9.047    
    SLICE_X6Y21          FDCE (Setup_fdce_C_D)        0.077     9.124    Series_recombination_loop/final4_S_reg[13]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.848ns  (logic 3.372ns (34.242%)  route 6.476ns (65.758%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.803     8.822    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.946 r  Series_recombination_loop/final4_S[37]_i_1/O
                         net (fo=1, routed)           0.000     8.946    Series_recombination_loop/final4[37]
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     8.552    Series_recombination_loop/clk_sys
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[37]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.042    
    SLICE_X5Y24          FDCE (Setup_fdce_C_D)        0.031     9.073    Series_recombination_loop/final4_S_reg[37]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 3.372ns (34.259%)  route 6.471ns (65.741%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.798     8.817    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.941 r  Series_recombination_loop/final4_S[36]_i_1/O
                         net (fo=1, routed)           0.000     8.941    Series_recombination_loop/final4[36]
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     8.552    Series_recombination_loop/clk_sys
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[36]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.042    
    SLICE_X5Y24          FDCE (Setup_fdce_C_D)        0.029     9.071    Series_recombination_loop/final4_S_reg[36]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 3.835ns (39.017%)  route 5.994ns (60.983%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.154     5.967    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.332     6.299 f  Series_recombination_loop/final1_S[22]_i_4/O
                         net (fo=2, routed)           0.594     6.894    Series_recombination_loop/final1_S[22]_i_4_n_0
    SLICE_X12Y6          LUT3 (Prop_lut3_I0_O)        0.150     7.044 f  Series_recombination_loop/final1_S[18]_i_3/O
                         net (fo=2, routed)           0.420     7.464    Series_recombination_loop/final1_S[18]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I5_O)        0.328     7.792 f  Series_recombination_loop/final1_S[18]_i_2/O
                         net (fo=2, routed)           1.011     8.803    Series_recombination_loop/final1_S[18]_i_2_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.927 r  Series_recombination_loop/final1_S[18]_i_1/O
                         net (fo=1, routed)           0.000     8.927    Series_recombination_loop/final1[18]
    SLICE_X14Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.448     8.497    Series_recombination_loop/clk_sys
    SLICE_X14Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[18]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.074     8.987    
    SLICE_X14Y13         FDCE (Setup_fdce_C_D)        0.077     9.064    Series_recombination_loop/final1_S_reg[18]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 3.372ns (34.281%)  route 6.464ns (65.719%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.792     8.811    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.124     8.935 r  Series_recombination_loop/final4_S[21]_i_1/O
                         net (fo=1, routed)           0.000     8.935    Series_recombination_loop/final4[21]
    SLICE_X4Y19          FDCE                                         r  Series_recombination_loop/final4_S_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.509     8.558    Series_recombination_loop/clk_sys
    SLICE_X4Y19          FDCE                                         r  Series_recombination_loop/final4_S_reg[21]/C
                         clock pessimism              0.564     9.121    
                         clock uncertainty           -0.074     9.048    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.032     9.080    Series_recombination_loop/final4_S_reg[21]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 3.605ns (36.882%)  route 6.169ns (63.118%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.178     5.992    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.332     6.324 f  Series_recombination_loop/final1_S[26]_i_4/O
                         net (fo=3, routed)           0.894     7.218    Series_recombination_loop/final1_S[26]_i_4_n_0
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.342 f  Series_recombination_loop/final1_S[22]_i_3/O
                         net (fo=2, routed)           0.415     7.757    Series_recombination_loop/final1_S[22]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.881 f  Series_recombination_loop/final1_S[20]_i_2/O
                         net (fo=2, routed)           0.868     8.749    Series_recombination_loop/final1_S[20]_i_2_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.873 r  Series_recombination_loop/final1_S[20]_i_1/O
                         net (fo=1, routed)           0.000     8.873    Series_recombination_loop/final1[20]
    SLICE_X13Y11         FDCE                                         r  Series_recombination_loop/final1_S_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.450     8.499    Series_recombination_loop/clk_sys
    SLICE_X13Y11         FDCE                                         r  Series_recombination_loop/final1_S_reg[20]/C
                         clock pessimism              0.564     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X13Y11         FDCE (Setup_fdce_C_D)        0.031     9.020    Series_recombination_loop/final1_S_reg[20]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 3.605ns (36.929%)  route 6.157ns (63.071%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.178     5.992    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.332     6.324 f  Series_recombination_loop/final1_S[26]_i_4/O
                         net (fo=3, routed)           0.894     7.218    Series_recombination_loop/final1_S[26]_i_4_n_0
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.342 f  Series_recombination_loop/final1_S[22]_i_3/O
                         net (fo=2, routed)           0.415     7.757    Series_recombination_loop/final1_S[22]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.881 f  Series_recombination_loop/final1_S[20]_i_2/O
                         net (fo=2, routed)           0.856     8.736    Series_recombination_loop/final1_S[20]_i_2_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.860 r  Series_recombination_loop/final1_S[19]_i_1/O
                         net (fo=1, routed)           0.000     8.860    Series_recombination_loop/final1[19]
    SLICE_X13Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.448     8.497    Series_recombination_loop/clk_sys
    SLICE_X13Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[19]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.074     8.987    
    SLICE_X13Y13         FDCE (Setup_fdce_C_D)        0.029     9.016    Series_recombination_loop/final1_S_reg[19]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 3.605ns (36.938%)  route 6.155ns (63.062%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.232     6.045    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I1_O)        0.332     6.377 f  Series_recombination_loop/final1_S[32]_i_4/O
                         net (fo=2, routed)           0.741     7.118    Series_recombination_loop/final1_S[32]_i_4_n_0
    SLICE_X12Y11         LUT3 (Prop_lut3_I0_O)        0.124     7.242 f  Series_recombination_loop/final1_S[28]_i_3/O
                         net (fo=2, routed)           0.765     8.007    Series_recombination_loop/final1_S[28]_i_3_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.131 f  Series_recombination_loop/final1_S[26]_i_2/O
                         net (fo=2, routed)           0.603     8.734    Series_recombination_loop/final1_S[26]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.858 r  Series_recombination_loop/final1_S[26]_i_1/O
                         net (fo=1, routed)           0.000     8.858    Series_recombination_loop/final1[26]
    SLICE_X15Y17         FDCE                                         r  Series_recombination_loop/final1_S_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.445     8.494    Series_recombination_loop/clk_sys
    SLICE_X15Y17         FDCE                                         r  Series_recombination_loop/final1_S_reg[26]/C
                         clock pessimism              0.564     9.057    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y17         FDCE (Setup_fdce_C_D)        0.031     9.015    Series_recombination_loop/final1_S_reg[26]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.799ns  (logic 3.830ns (39.088%)  route 5.969ns (60.912%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.332     4.540    Series_recombination_loop/ord_diffi1
    SLICE_X28Y7          LUT2 (Prop_lut2_I1_O)        0.150     4.690 r  Series_recombination_loop/A1_S[20]_i_4/O
                         net (fo=64, routed)          1.491     6.181    Series_recombination_loop/A1_S[20]_i_4_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.326     6.507 f  Series_recombination_loop/final1_S[29]_i_3/O
                         net (fo=3, routed)           0.375     6.882    Series_recombination_loop/final1_S[29]_i_3_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.006 f  Series_recombination_loop/final1_S[33]_i_3/O
                         net (fo=2, routed)           0.452     7.458    Series_recombination_loop/final1_S[33]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I3_O)        0.150     7.608 f  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=2, routed)           0.961     8.569    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.328     8.897 r  Series_recombination_loop/final1_S[33]_i_1/O
                         net (fo=1, routed)           0.000     8.897    Series_recombination_loop/final1[33]
    SLICE_X14Y20         FDCE                                         r  Series_recombination_loop/final1_S_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.442     8.491    Series_recombination_loop/clk_sys
    SLICE_X14Y20         FDCE                                         r  Series_recombination_loop/final1_S_reg[33]/C
                         clock pessimism              0.564     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X14Y20         FDCE (Setup_fdce_C_D)        0.077     9.058    Series_recombination_loop/final1_S_reg[33]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/B1_S_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.800ns  (logic 3.598ns (36.715%)  route 6.202ns (63.285%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 r  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.973     5.181    Series_recombination_loop/ord_diffi1
    SLICE_X3Y10          LUT6 (Prop_lut6_I2_O)        0.124     5.305 f  Series_recombination_loop/B1_S[16]_i_17/O
                         net (fo=2, routed)           0.673     5.978    Series_recombination_loop/B1_S[16]_i_17_n_0
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.146     6.124 f  Series_recombination_loop/B1_S[16]_i_15/O
                         net (fo=2, routed)           0.625     6.749    Series_recombination_loop/B1_S[16]_i_15_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.328     7.077 r  Series_recombination_loop/B1_S[12]_i_5/O
                         net (fo=2, routed)           0.925     8.002    Series_recombination_loop/B1_S[12]_i_5_n_0
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.124     8.126 r  Series_recombination_loop/B1_S[12]_i_3/O
                         net (fo=1, routed)           0.648     8.774    Series_recombination_loop/B1_S[12]_i_3_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     8.898 r  Series_recombination_loop/B1_S[12]_i_1/O
                         net (fo=1, routed)           0.000     8.898    Series_recombination_loop/B1[12]
    SLICE_X0Y16          FDRE                                         r  Series_recombination_loop/B1_S_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.515     8.564    Series_recombination_loop/clk_sys
    SLICE_X0Y16          FDRE                                         r  Series_recombination_loop/B1_S_reg[12]/C
                         clock pessimism              0.564     9.127    
                         clock uncertainty           -0.074     9.054    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.029     9.083    Series_recombination_loop/B1_S_reg[12]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  0.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.334ns (65.697%)  route 0.174ns (34.303%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X38Y12         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/A1_S_reg[3]/Q
                         net (fo=2, routed)           0.174    -0.247    Series_recombination_loop/A1_S[3]
    SLICE_X34Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.130 r  Series_recombination_loop/step1_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.130    Series_recombination_loop/step1_S_reg[3]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.077 r  Series_recombination_loop/step1_S_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.077    Series_recombination_loop/step1[4]
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.828    -0.827    Series_recombination_loop/clk_sys
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[4]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y13         FDCE (Hold_fdce_C_D)         0.134    -0.190    Series_recombination_loop/step1_S_reg[4]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X43Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/Mic_shift_reg_input_reg[53]/Q
                         net (fo=2, routed)           0.066    -0.374    inputs/Mic_shift_reg_input[53]
    SLICE_X42Y1          FDCE                                         r  inputs/shift_reg_buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.836    -0.819    inputs/clk_sys
    SLICE_X42Y1          FDCE                                         r  inputs/shift_reg_buffer_reg[52]/C
                         clock pessimism              0.251    -0.568    
    SLICE_X42Y1          FDCE (Hold_fdce_C_D)         0.076    -0.492    inputs/shift_reg_buffer_reg[52]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.311ns (60.508%)  route 0.203ns (39.492%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X36Y14         FDRE                                         r  Series_recombination_loop/A1_S_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/A1_S_reg[27]/Q
                         net (fo=2, routed)           0.203    -0.242    Series_recombination_loop/A1_S[27]
    SLICE_X34Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.125 r  Series_recombination_loop/step1_S_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    Series_recombination_loop/step1_S_reg[27]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.072 r  Series_recombination_loop/step1_S_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.072    Series_recombination_loop/step1[28]
    SLICE_X34Y19         FDCE                                         r  Series_recombination_loop/step1_S_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.823    -0.832    Series_recombination_loop/clk_sys
    SLICE_X34Y19         FDCE                                         r  Series_recombination_loop/step1_S_reg[28]/C
                         clock pessimism              0.503    -0.329    
    SLICE_X34Y19         FDCE (Hold_fdce_C_D)         0.134    -0.195    Series_recombination_loop/step1_S_reg[28]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[168]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[104]/Q
                         net (fo=2, routed)           0.056    -0.384    inputs/shift_reg_buffer[104]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[168]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.071    -0.510    inputs/shift_reg_buffer_reg[168]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.270ns (51.616%)  route 0.253ns (48.384%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X39Y15         FDRE                                         r  Series_recombination_loop/A1_S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/A1_S_reg[0]/Q
                         net (fo=2, routed)           0.253    -0.192    Series_recombination_loop/A1_S[0]
    SLICE_X34Y12         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.063 r  Series_recombination_loop/step1_S_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.063    Series_recombination_loop/step1[1]
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[1]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X34Y12         FDCE (Hold_fdce_C_D)         0.134    -0.189    Series_recombination_loop/step1_S_reg[1]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.347ns (66.552%)  route 0.174ns (33.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X38Y12         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/A1_S_reg[3]/Q
                         net (fo=2, routed)           0.174    -0.247    Series_recombination_loop/A1_S[3]
    SLICE_X34Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.130 r  Series_recombination_loop/step1_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.130    Series_recombination_loop/step1_S_reg[3]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.064 r  Series_recombination_loop/step1_S_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.064    Series_recombination_loop/step1[6]
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.828    -0.827    Series_recombination_loop/clk_sys
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[6]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y13         FDCE (Hold_fdce_C_D)         0.134    -0.190    Series_recombination_loop/step1_S_reg[6]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[175]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[111]/Q
                         net (fo=2, routed)           0.067    -0.373    inputs/shift_reg_buffer[111]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[175]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.078    -0.503    inputs/shift_reg_buffer_reg[175]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[172]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[108]/Q
                         net (fo=2, routed)           0.067    -0.373    inputs/shift_reg_buffer[108]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[172]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.076    -0.505    inputs/shift_reg_buffer_reg[172]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.273ns (51.666%)  route 0.255ns (48.334%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X38Y12         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/A1_S_reg[3]/Q
                         net (fo=2, routed)           0.255    -0.166    Series_recombination_loop/A1_S[3]
    SLICE_X34Y12         LUT2 (Prop_lut2_I0_O)        0.045    -0.121 r  Series_recombination_loop/step1_S[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.121    Series_recombination_loop/step1_S[3]_i_2_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.057 r  Series_recombination_loop/step1_S_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.057    Series_recombination_loop/step1[3]
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[3]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X34Y12         FDCE (Hold_fdce_C_D)         0.134    -0.189    Series_recombination_loop/step1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[100]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[164]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[100]/Q
                         net (fo=2, routed)           0.067    -0.373    inputs/shift_reg_buffer[100]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[164]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.075    -0.506    inputs/shift_reg_buffer_reg[164]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y4       Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y4       Series_recombination_loop/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y5      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y5      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y5      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y5      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y6      DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y6      DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y4      DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y4      DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y7      DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y7      DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y9      DFTBD_RAMs/ADDRESS3_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y9      DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y6      DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y6      DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y4      DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y4      DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y7      DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y7      DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y9      DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y9      DFTBD_RAMs/ADDRESS3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 3.372ns (33.720%)  route 6.628ns (66.280%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.955     8.975    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.099 r  Series_recombination_loop/final4_S[13]_i_1/O
                         net (fo=1, routed)           0.000     9.099    Series_recombination_loop/final4[13]
    SLICE_X6Y21          FDCE                                         r  Series_recombination_loop/final4_S_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.508     8.557    Series_recombination_loop/clk_sys
    SLICE_X6Y21          FDCE                                         r  Series_recombination_loop/final4_S_reg[13]/C
                         clock pessimism              0.564     9.120    
                         clock uncertainty           -0.074     9.046    
    SLICE_X6Y21          FDCE (Setup_fdce_C_D)        0.077     9.123    Series_recombination_loop/final4_S_reg[13]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.848ns  (logic 3.372ns (34.242%)  route 6.476ns (65.758%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.803     8.822    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.946 r  Series_recombination_loop/final4_S[37]_i_1/O
                         net (fo=1, routed)           0.000     8.946    Series_recombination_loop/final4[37]
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     8.552    Series_recombination_loop/clk_sys
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[37]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X5Y24          FDCE (Setup_fdce_C_D)        0.031     9.072    Series_recombination_loop/final4_S_reg[37]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 3.372ns (34.259%)  route 6.471ns (65.741%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.798     8.817    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.941 r  Series_recombination_loop/final4_S[36]_i_1/O
                         net (fo=1, routed)           0.000     8.941    Series_recombination_loop/final4[36]
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     8.552    Series_recombination_loop/clk_sys
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[36]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X5Y24          FDCE (Setup_fdce_C_D)        0.029     9.070    Series_recombination_loop/final4_S_reg[36]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 3.835ns (39.017%)  route 5.994ns (60.983%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.154     5.967    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.332     6.299 f  Series_recombination_loop/final1_S[22]_i_4/O
                         net (fo=2, routed)           0.594     6.894    Series_recombination_loop/final1_S[22]_i_4_n_0
    SLICE_X12Y6          LUT3 (Prop_lut3_I0_O)        0.150     7.044 f  Series_recombination_loop/final1_S[18]_i_3/O
                         net (fo=2, routed)           0.420     7.464    Series_recombination_loop/final1_S[18]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I5_O)        0.328     7.792 f  Series_recombination_loop/final1_S[18]_i_2/O
                         net (fo=2, routed)           1.011     8.803    Series_recombination_loop/final1_S[18]_i_2_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.927 r  Series_recombination_loop/final1_S[18]_i_1/O
                         net (fo=1, routed)           0.000     8.927    Series_recombination_loop/final1[18]
    SLICE_X14Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.448     8.497    Series_recombination_loop/clk_sys
    SLICE_X14Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[18]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X14Y13         FDCE (Setup_fdce_C_D)        0.077     9.063    Series_recombination_loop/final1_S_reg[18]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 3.372ns (34.281%)  route 6.464ns (65.719%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.792     8.811    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.124     8.935 r  Series_recombination_loop/final4_S[21]_i_1/O
                         net (fo=1, routed)           0.000     8.935    Series_recombination_loop/final4[21]
    SLICE_X4Y19          FDCE                                         r  Series_recombination_loop/final4_S_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.509     8.558    Series_recombination_loop/clk_sys
    SLICE_X4Y19          FDCE                                         r  Series_recombination_loop/final4_S_reg[21]/C
                         clock pessimism              0.564     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.032     9.079    Series_recombination_loop/final4_S_reg[21]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 3.605ns (36.882%)  route 6.169ns (63.118%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.178     5.992    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.332     6.324 f  Series_recombination_loop/final1_S[26]_i_4/O
                         net (fo=3, routed)           0.894     7.218    Series_recombination_loop/final1_S[26]_i_4_n_0
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.342 f  Series_recombination_loop/final1_S[22]_i_3/O
                         net (fo=2, routed)           0.415     7.757    Series_recombination_loop/final1_S[22]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.881 f  Series_recombination_loop/final1_S[20]_i_2/O
                         net (fo=2, routed)           0.868     8.749    Series_recombination_loop/final1_S[20]_i_2_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.873 r  Series_recombination_loop/final1_S[20]_i_1/O
                         net (fo=1, routed)           0.000     8.873    Series_recombination_loop/final1[20]
    SLICE_X13Y11         FDCE                                         r  Series_recombination_loop/final1_S_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.450     8.499    Series_recombination_loop/clk_sys
    SLICE_X13Y11         FDCE                                         r  Series_recombination_loop/final1_S_reg[20]/C
                         clock pessimism              0.564     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X13Y11         FDCE (Setup_fdce_C_D)        0.031     9.019    Series_recombination_loop/final1_S_reg[20]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 3.605ns (36.929%)  route 6.157ns (63.071%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.178     5.992    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.332     6.324 f  Series_recombination_loop/final1_S[26]_i_4/O
                         net (fo=3, routed)           0.894     7.218    Series_recombination_loop/final1_S[26]_i_4_n_0
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.342 f  Series_recombination_loop/final1_S[22]_i_3/O
                         net (fo=2, routed)           0.415     7.757    Series_recombination_loop/final1_S[22]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.881 f  Series_recombination_loop/final1_S[20]_i_2/O
                         net (fo=2, routed)           0.856     8.736    Series_recombination_loop/final1_S[20]_i_2_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.860 r  Series_recombination_loop/final1_S[19]_i_1/O
                         net (fo=1, routed)           0.000     8.860    Series_recombination_loop/final1[19]
    SLICE_X13Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.448     8.497    Series_recombination_loop/clk_sys
    SLICE_X13Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[19]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X13Y13         FDCE (Setup_fdce_C_D)        0.029     9.015    Series_recombination_loop/final1_S_reg[19]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 3.605ns (36.938%)  route 6.155ns (63.062%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.232     6.045    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I1_O)        0.332     6.377 f  Series_recombination_loop/final1_S[32]_i_4/O
                         net (fo=2, routed)           0.741     7.118    Series_recombination_loop/final1_S[32]_i_4_n_0
    SLICE_X12Y11         LUT3 (Prop_lut3_I0_O)        0.124     7.242 f  Series_recombination_loop/final1_S[28]_i_3/O
                         net (fo=2, routed)           0.765     8.007    Series_recombination_loop/final1_S[28]_i_3_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.131 f  Series_recombination_loop/final1_S[26]_i_2/O
                         net (fo=2, routed)           0.603     8.734    Series_recombination_loop/final1_S[26]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.858 r  Series_recombination_loop/final1_S[26]_i_1/O
                         net (fo=1, routed)           0.000     8.858    Series_recombination_loop/final1[26]
    SLICE_X15Y17         FDCE                                         r  Series_recombination_loop/final1_S_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.445     8.494    Series_recombination_loop/clk_sys
    SLICE_X15Y17         FDCE                                         r  Series_recombination_loop/final1_S_reg[26]/C
                         clock pessimism              0.564     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X15Y17         FDCE (Setup_fdce_C_D)        0.031     9.014    Series_recombination_loop/final1_S_reg[26]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.799ns  (logic 3.830ns (39.088%)  route 5.969ns (60.912%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.332     4.540    Series_recombination_loop/ord_diffi1
    SLICE_X28Y7          LUT2 (Prop_lut2_I1_O)        0.150     4.690 r  Series_recombination_loop/A1_S[20]_i_4/O
                         net (fo=64, routed)          1.491     6.181    Series_recombination_loop/A1_S[20]_i_4_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.326     6.507 f  Series_recombination_loop/final1_S[29]_i_3/O
                         net (fo=3, routed)           0.375     6.882    Series_recombination_loop/final1_S[29]_i_3_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.006 f  Series_recombination_loop/final1_S[33]_i_3/O
                         net (fo=2, routed)           0.452     7.458    Series_recombination_loop/final1_S[33]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I3_O)        0.150     7.608 f  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=2, routed)           0.961     8.569    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.328     8.897 r  Series_recombination_loop/final1_S[33]_i_1/O
                         net (fo=1, routed)           0.000     8.897    Series_recombination_loop/final1[33]
    SLICE_X14Y20         FDCE                                         r  Series_recombination_loop/final1_S_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.442     8.491    Series_recombination_loop/clk_sys
    SLICE_X14Y20         FDCE                                         r  Series_recombination_loop/final1_S_reg[33]/C
                         clock pessimism              0.564     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X14Y20         FDCE (Setup_fdce_C_D)        0.077     9.057    Series_recombination_loop/final1_S_reg[33]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/B1_S_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.800ns  (logic 3.598ns (36.715%)  route 6.202ns (63.285%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 r  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.973     5.181    Series_recombination_loop/ord_diffi1
    SLICE_X3Y10          LUT6 (Prop_lut6_I2_O)        0.124     5.305 f  Series_recombination_loop/B1_S[16]_i_17/O
                         net (fo=2, routed)           0.673     5.978    Series_recombination_loop/B1_S[16]_i_17_n_0
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.146     6.124 f  Series_recombination_loop/B1_S[16]_i_15/O
                         net (fo=2, routed)           0.625     6.749    Series_recombination_loop/B1_S[16]_i_15_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.328     7.077 r  Series_recombination_loop/B1_S[12]_i_5/O
                         net (fo=2, routed)           0.925     8.002    Series_recombination_loop/B1_S[12]_i_5_n_0
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.124     8.126 r  Series_recombination_loop/B1_S[12]_i_3/O
                         net (fo=1, routed)           0.648     8.774    Series_recombination_loop/B1_S[12]_i_3_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     8.898 r  Series_recombination_loop/B1_S[12]_i_1/O
                         net (fo=1, routed)           0.000     8.898    Series_recombination_loop/B1[12]
    SLICE_X0Y16          FDRE                                         r  Series_recombination_loop/B1_S_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.515     8.564    Series_recombination_loop/clk_sys
    SLICE_X0Y16          FDRE                                         r  Series_recombination_loop/B1_S_reg[12]/C
                         clock pessimism              0.564     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.029     9.082    Series_recombination_loop/B1_S_reg[12]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  0.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.334ns (65.697%)  route 0.174ns (34.303%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X38Y12         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/A1_S_reg[3]/Q
                         net (fo=2, routed)           0.174    -0.247    Series_recombination_loop/A1_S[3]
    SLICE_X34Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.130 r  Series_recombination_loop/step1_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.130    Series_recombination_loop/step1_S_reg[3]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.077 r  Series_recombination_loop/step1_S_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.077    Series_recombination_loop/step1[4]
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.828    -0.827    Series_recombination_loop/clk_sys
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[4]/C
                         clock pessimism              0.503    -0.324    
                         clock uncertainty            0.074    -0.250    
    SLICE_X34Y13         FDCE (Hold_fdce_C_D)         0.134    -0.116    Series_recombination_loop/step1_S_reg[4]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X43Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/Mic_shift_reg_input_reg[53]/Q
                         net (fo=2, routed)           0.066    -0.374    inputs/Mic_shift_reg_input[53]
    SLICE_X42Y1          FDCE                                         r  inputs/shift_reg_buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.836    -0.819    inputs/clk_sys
    SLICE_X42Y1          FDCE                                         r  inputs/shift_reg_buffer_reg[52]/C
                         clock pessimism              0.251    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X42Y1          FDCE (Hold_fdce_C_D)         0.076    -0.418    inputs/shift_reg_buffer_reg[52]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.311ns (60.508%)  route 0.203ns (39.492%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X36Y14         FDRE                                         r  Series_recombination_loop/A1_S_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/A1_S_reg[27]/Q
                         net (fo=2, routed)           0.203    -0.242    Series_recombination_loop/A1_S[27]
    SLICE_X34Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.125 r  Series_recombination_loop/step1_S_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    Series_recombination_loop/step1_S_reg[27]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.072 r  Series_recombination_loop/step1_S_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.072    Series_recombination_loop/step1[28]
    SLICE_X34Y19         FDCE                                         r  Series_recombination_loop/step1_S_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.823    -0.832    Series_recombination_loop/clk_sys
    SLICE_X34Y19         FDCE                                         r  Series_recombination_loop/step1_S_reg[28]/C
                         clock pessimism              0.503    -0.329    
                         clock uncertainty            0.074    -0.255    
    SLICE_X34Y19         FDCE (Hold_fdce_C_D)         0.134    -0.121    Series_recombination_loop/step1_S_reg[28]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[168]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[104]/Q
                         net (fo=2, routed)           0.056    -0.384    inputs/shift_reg_buffer[104]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[168]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.071    -0.436    inputs/shift_reg_buffer_reg[168]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.270ns (51.616%)  route 0.253ns (48.384%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X39Y15         FDRE                                         r  Series_recombination_loop/A1_S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/A1_S_reg[0]/Q
                         net (fo=2, routed)           0.253    -0.192    Series_recombination_loop/A1_S[0]
    SLICE_X34Y12         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.063 r  Series_recombination_loop/step1_S_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.063    Series_recombination_loop/step1[1]
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[1]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X34Y12         FDCE (Hold_fdce_C_D)         0.134    -0.115    Series_recombination_loop/step1_S_reg[1]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.347ns (66.552%)  route 0.174ns (33.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X38Y12         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/A1_S_reg[3]/Q
                         net (fo=2, routed)           0.174    -0.247    Series_recombination_loop/A1_S[3]
    SLICE_X34Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.130 r  Series_recombination_loop/step1_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.130    Series_recombination_loop/step1_S_reg[3]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.064 r  Series_recombination_loop/step1_S_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.064    Series_recombination_loop/step1[6]
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.828    -0.827    Series_recombination_loop/clk_sys
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[6]/C
                         clock pessimism              0.503    -0.324    
                         clock uncertainty            0.074    -0.250    
    SLICE_X34Y13         FDCE (Hold_fdce_C_D)         0.134    -0.116    Series_recombination_loop/step1_S_reg[6]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[175]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[111]/Q
                         net (fo=2, routed)           0.067    -0.373    inputs/shift_reg_buffer[111]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[175]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.078    -0.429    inputs/shift_reg_buffer_reg[175]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[172]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[108]/Q
                         net (fo=2, routed)           0.067    -0.373    inputs/shift_reg_buffer[108]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[172]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.076    -0.431    inputs/shift_reg_buffer_reg[172]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.273ns (51.666%)  route 0.255ns (48.334%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X38Y12         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/A1_S_reg[3]/Q
                         net (fo=2, routed)           0.255    -0.166    Series_recombination_loop/A1_S[3]
    SLICE_X34Y12         LUT2 (Prop_lut2_I0_O)        0.045    -0.121 r  Series_recombination_loop/step1_S[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.121    Series_recombination_loop/step1_S[3]_i_2_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.057 r  Series_recombination_loop/step1_S_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.057    Series_recombination_loop/step1[3]
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[3]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X34Y12         FDCE (Hold_fdce_C_D)         0.134    -0.115    Series_recombination_loop/step1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[100]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[164]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[100]/Q
                         net (fo=2, routed)           0.067    -0.373    inputs/shift_reg_buffer[100]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[164]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.075    -0.432    inputs/shift_reg_buffer_reg[164]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 3.372ns (33.720%)  route 6.628ns (66.280%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.955     8.975    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.099 r  Series_recombination_loop/final4_S[13]_i_1/O
                         net (fo=1, routed)           0.000     9.099    Series_recombination_loop/final4[13]
    SLICE_X6Y21          FDCE                                         r  Series_recombination_loop/final4_S_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.508     8.557    Series_recombination_loop/clk_sys
    SLICE_X6Y21          FDCE                                         r  Series_recombination_loop/final4_S_reg[13]/C
                         clock pessimism              0.564     9.120    
                         clock uncertainty           -0.074     9.046    
    SLICE_X6Y21          FDCE (Setup_fdce_C_D)        0.077     9.123    Series_recombination_loop/final4_S_reg[13]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.848ns  (logic 3.372ns (34.242%)  route 6.476ns (65.758%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.803     8.822    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.946 r  Series_recombination_loop/final4_S[37]_i_1/O
                         net (fo=1, routed)           0.000     8.946    Series_recombination_loop/final4[37]
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     8.552    Series_recombination_loop/clk_sys
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[37]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X5Y24          FDCE (Setup_fdce_C_D)        0.031     9.072    Series_recombination_loop/final4_S_reg[37]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 3.372ns (34.259%)  route 6.471ns (65.741%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.798     8.817    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124     8.941 r  Series_recombination_loop/final4_S[36]_i_1/O
                         net (fo=1, routed)           0.000     8.941    Series_recombination_loop/final4[36]
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.503     8.552    Series_recombination_loop/clk_sys
    SLICE_X5Y24          FDCE                                         r  Series_recombination_loop/final4_S_reg[36]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X5Y24          FDCE (Setup_fdce_C_D)        0.029     9.070    Series_recombination_loop/final4_S_reg[36]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 3.835ns (39.017%)  route 5.994ns (60.983%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.154     5.967    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.332     6.299 f  Series_recombination_loop/final1_S[22]_i_4/O
                         net (fo=2, routed)           0.594     6.894    Series_recombination_loop/final1_S[22]_i_4_n_0
    SLICE_X12Y6          LUT3 (Prop_lut3_I0_O)        0.150     7.044 f  Series_recombination_loop/final1_S[18]_i_3/O
                         net (fo=2, routed)           0.420     7.464    Series_recombination_loop/final1_S[18]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I5_O)        0.328     7.792 f  Series_recombination_loop/final1_S[18]_i_2/O
                         net (fo=2, routed)           1.011     8.803    Series_recombination_loop/final1_S[18]_i_2_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.927 r  Series_recombination_loop/final1_S[18]_i_1/O
                         net (fo=1, routed)           0.000     8.927    Series_recombination_loop/final1[18]
    SLICE_X14Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.448     8.497    Series_recombination_loop/clk_sys
    SLICE_X14Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[18]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X14Y13         FDCE (Setup_fdce_C_D)        0.077     9.063    Series_recombination_loop/final1_S_reg[18]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final4_S_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 3.372ns (34.281%)  route 6.464ns (65.719%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.102     4.311    Series_recombination_loop/ord_diffi1
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.435 f  Series_recombination_loop/final2_S[40]_i_18/O
                         net (fo=1, routed)           0.263     4.698    Series_recombination_loop/final2_S[40]_i_18_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.822 f  Series_recombination_loop/final2_S[40]_i_9/O
                         net (fo=1, routed)           0.755     5.577    Series_recombination_loop/final2_S[40]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  Series_recombination_loop/final2_S[40]_i_6/O
                         net (fo=108, routed)         1.194     6.895    Series_recombination_loop/final2_S[40]_i_6_n_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.019 r  Series_recombination_loop/final2_S[38]_i_2/O
                         net (fo=77, routed)          1.792     8.811    Series_recombination_loop/final2_S[38]_i_2_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.124     8.935 r  Series_recombination_loop/final4_S[21]_i_1/O
                         net (fo=1, routed)           0.000     8.935    Series_recombination_loop/final4[21]
    SLICE_X4Y19          FDCE                                         r  Series_recombination_loop/final4_S_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.509     8.558    Series_recombination_loop/clk_sys
    SLICE_X4Y19          FDCE                                         r  Series_recombination_loop/final4_S_reg[21]/C
                         clock pessimism              0.564     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.032     9.079    Series_recombination_loop/final4_S_reg[21]
  -------------------------------------------------------------------
                         required time                          9.079    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 3.605ns (36.882%)  route 6.169ns (63.118%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.178     5.992    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.332     6.324 f  Series_recombination_loop/final1_S[26]_i_4/O
                         net (fo=3, routed)           0.894     7.218    Series_recombination_loop/final1_S[26]_i_4_n_0
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.342 f  Series_recombination_loop/final1_S[22]_i_3/O
                         net (fo=2, routed)           0.415     7.757    Series_recombination_loop/final1_S[22]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.881 f  Series_recombination_loop/final1_S[20]_i_2/O
                         net (fo=2, routed)           0.868     8.749    Series_recombination_loop/final1_S[20]_i_2_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.873 r  Series_recombination_loop/final1_S[20]_i_1/O
                         net (fo=1, routed)           0.000     8.873    Series_recombination_loop/final1[20]
    SLICE_X13Y11         FDCE                                         r  Series_recombination_loop/final1_S_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.450     8.499    Series_recombination_loop/clk_sys
    SLICE_X13Y11         FDCE                                         r  Series_recombination_loop/final1_S_reg[20]/C
                         clock pessimism              0.564     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X13Y11         FDCE (Setup_fdce_C_D)        0.031     9.019    Series_recombination_loop/final1_S_reg[20]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 3.605ns (36.929%)  route 6.157ns (63.071%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.178     5.992    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I1_O)        0.332     6.324 f  Series_recombination_loop/final1_S[26]_i_4/O
                         net (fo=3, routed)           0.894     7.218    Series_recombination_loop/final1_S[26]_i_4_n_0
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     7.342 f  Series_recombination_loop/final1_S[22]_i_3/O
                         net (fo=2, routed)           0.415     7.757    Series_recombination_loop/final1_S[22]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.881 f  Series_recombination_loop/final1_S[20]_i_2/O
                         net (fo=2, routed)           0.856     8.736    Series_recombination_loop/final1_S[20]_i_2_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.860 r  Series_recombination_loop/final1_S[19]_i_1/O
                         net (fo=1, routed)           0.000     8.860    Series_recombination_loop/final1[19]
    SLICE_X13Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.448     8.497    Series_recombination_loop/clk_sys
    SLICE_X13Y13         FDCE                                         r  Series_recombination_loop/final1_S_reg[19]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.074     8.986    
    SLICE_X13Y13         FDCE (Setup_fdce_C_D)        0.029     9.015    Series_recombination_loop/final1_S_reg[19]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 3.605ns (36.938%)  route 6.155ns (63.062%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.456     4.665    Series_recombination_loop/ord_diffi1
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.149     4.814 r  Series_recombination_loop/A1_S[36]_i_5/O
                         net (fo=58, routed)          1.232     6.045    Series_recombination_loop/A1_S[36]_i_5_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I1_O)        0.332     6.377 f  Series_recombination_loop/final1_S[32]_i_4/O
                         net (fo=2, routed)           0.741     7.118    Series_recombination_loop/final1_S[32]_i_4_n_0
    SLICE_X12Y11         LUT3 (Prop_lut3_I0_O)        0.124     7.242 f  Series_recombination_loop/final1_S[28]_i_3/O
                         net (fo=2, routed)           0.765     8.007    Series_recombination_loop/final1_S[28]_i_3_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.131 f  Series_recombination_loop/final1_S[26]_i_2/O
                         net (fo=2, routed)           0.603     8.734    Series_recombination_loop/final1_S[26]_i_2_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.858 r  Series_recombination_loop/final1_S[26]_i_1/O
                         net (fo=1, routed)           0.000     8.858    Series_recombination_loop/final1[26]
    SLICE_X15Y17         FDCE                                         r  Series_recombination_loop/final1_S_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.445     8.494    Series_recombination_loop/clk_sys
    SLICE_X15Y17         FDCE                                         r  Series_recombination_loop/final1_S_reg[26]/C
                         clock pessimism              0.564     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X15Y17         FDCE (Setup_fdce_C_D)        0.031     9.014    Series_recombination_loop/final1_S_reg[26]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.799ns  (logic 3.830ns (39.088%)  route 5.969ns (60.912%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 f  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.332     4.540    Series_recombination_loop/ord_diffi1
    SLICE_X28Y7          LUT2 (Prop_lut2_I1_O)        0.150     4.690 r  Series_recombination_loop/A1_S[20]_i_4/O
                         net (fo=64, routed)          1.491     6.181    Series_recombination_loop/A1_S[20]_i_4_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.326     6.507 f  Series_recombination_loop/final1_S[29]_i_3/O
                         net (fo=3, routed)           0.375     6.882    Series_recombination_loop/final1_S[29]_i_3_n_0
    SLICE_X14Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.006 f  Series_recombination_loop/final1_S[33]_i_3/O
                         net (fo=2, routed)           0.452     7.458    Series_recombination_loop/final1_S[33]_i_3_n_0
    SLICE_X14Y18         LUT4 (Prop_lut4_I3_O)        0.150     7.608 f  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=2, routed)           0.961     8.569    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.328     8.897 r  Series_recombination_loop/final1_S[33]_i_1/O
                         net (fo=1, routed)           0.000     8.897    Series_recombination_loop/final1[33]
    SLICE_X14Y20         FDCE                                         r  Series_recombination_loop/final1_S_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.442     8.491    Series_recombination_loop/clk_sys
    SLICE_X14Y20         FDCE                                         r  Series_recombination_loop/final1_S_reg[33]/C
                         clock pessimism              0.564     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X14Y20         FDCE (Setup_fdce_C_D)        0.077     9.057    Series_recombination_loop/final1_S_reg[33]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/B1_S_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.800ns  (logic 3.598ns (36.715%)  route 6.202ns (63.285%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X31Y9          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=40, routed)          0.665     0.220    Series_recombination_loop/order_reg[0]_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     0.770 r  Series_recombination_loop/final2_S_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.770    Series_recombination_loop/final2_S_reg[41]_i_2_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.887 r  Series_recombination_loop/B1_S_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.887    Series_recombination_loop/B1_S_reg[34]_i_2_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.004 r  Series_recombination_loop/final2_S_reg[40]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.004    Series_recombination_loop/final2_S_reg[40]_i_11_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.121 r  Series_recombination_loop/final2_S_reg[40]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.121    Series_recombination_loop/final2_S_reg[40]_i_27_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.238 r  Series_recombination_loop/final2_S_reg[41]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.238    Series_recombination_loop/final2_S_reg[41]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.355 r  Series_recombination_loop/final2_S_reg[40]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.355    Series_recombination_loop/final2_S_reg[40]_i_17_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.678 f  Series_recombination_loop/final2_S_reg[41]_i_28/O[1]
                         net (fo=4, routed)           0.693     2.370    Series_recombination_loop/ord_diff[25]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.306     2.676 r  Series_recombination_loop/final2_S[41]_i_18/O
                         net (fo=1, routed)           0.000     2.676    Series_recombination_loop/final2_S[41]_i_18_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.208 r  Series_recombination_loop/final2_S_reg[41]_i_4/CO[3]
                         net (fo=582, routed)         1.973     5.181    Series_recombination_loop/ord_diffi1
    SLICE_X3Y10          LUT6 (Prop_lut6_I2_O)        0.124     5.305 f  Series_recombination_loop/B1_S[16]_i_17/O
                         net (fo=2, routed)           0.673     5.978    Series_recombination_loop/B1_S[16]_i_17_n_0
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.146     6.124 f  Series_recombination_loop/B1_S[16]_i_15/O
                         net (fo=2, routed)           0.625     6.749    Series_recombination_loop/B1_S[16]_i_15_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.328     7.077 r  Series_recombination_loop/B1_S[12]_i_5/O
                         net (fo=2, routed)           0.925     8.002    Series_recombination_loop/B1_S[12]_i_5_n_0
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.124     8.126 r  Series_recombination_loop/B1_S[12]_i_3/O
                         net (fo=1, routed)           0.648     8.774    Series_recombination_loop/B1_S[12]_i_3_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.124     8.898 r  Series_recombination_loop/B1_S[12]_i_1/O
                         net (fo=1, routed)           0.000     8.898    Series_recombination_loop/B1[12]
    SLICE_X0Y16          FDRE                                         r  Series_recombination_loop/B1_S_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.515     8.564    Series_recombination_loop/clk_sys
    SLICE_X0Y16          FDRE                                         r  Series_recombination_loop/B1_S_reg[12]/C
                         clock pessimism              0.564     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.029     9.082    Series_recombination_loop/B1_S_reg[12]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  0.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.334ns (65.697%)  route 0.174ns (34.303%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X38Y12         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/A1_S_reg[3]/Q
                         net (fo=2, routed)           0.174    -0.247    Series_recombination_loop/A1_S[3]
    SLICE_X34Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.130 r  Series_recombination_loop/step1_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.130    Series_recombination_loop/step1_S_reg[3]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.077 r  Series_recombination_loop/step1_S_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.077    Series_recombination_loop/step1[4]
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.828    -0.827    Series_recombination_loop/clk_sys
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[4]/C
                         clock pessimism              0.503    -0.324    
                         clock uncertainty            0.074    -0.250    
    SLICE_X34Y13         FDCE (Hold_fdce_C_D)         0.134    -0.116    Series_recombination_loop/step1_S_reg[4]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X43Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/Mic_shift_reg_input_reg[53]/Q
                         net (fo=2, routed)           0.066    -0.374    inputs/Mic_shift_reg_input[53]
    SLICE_X42Y1          FDCE                                         r  inputs/shift_reg_buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.836    -0.819    inputs/clk_sys
    SLICE_X42Y1          FDCE                                         r  inputs/shift_reg_buffer_reg[52]/C
                         clock pessimism              0.251    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X42Y1          FDCE (Hold_fdce_C_D)         0.076    -0.418    inputs/shift_reg_buffer_reg[52]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.311ns (60.508%)  route 0.203ns (39.492%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X36Y14         FDRE                                         r  Series_recombination_loop/A1_S_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/A1_S_reg[27]/Q
                         net (fo=2, routed)           0.203    -0.242    Series_recombination_loop/A1_S[27]
    SLICE_X34Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.125 r  Series_recombination_loop/step1_S_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    Series_recombination_loop/step1_S_reg[27]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.072 r  Series_recombination_loop/step1_S_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.072    Series_recombination_loop/step1[28]
    SLICE_X34Y19         FDCE                                         r  Series_recombination_loop/step1_S_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.823    -0.832    Series_recombination_loop/clk_sys
    SLICE_X34Y19         FDCE                                         r  Series_recombination_loop/step1_S_reg[28]/C
                         clock pessimism              0.503    -0.329    
                         clock uncertainty            0.074    -0.255    
    SLICE_X34Y19         FDCE (Hold_fdce_C_D)         0.134    -0.121    Series_recombination_loop/step1_S_reg[28]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[168]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[104]/Q
                         net (fo=2, routed)           0.056    -0.384    inputs/shift_reg_buffer[104]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[168]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.071    -0.436    inputs/shift_reg_buffer_reg[168]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.270ns (51.616%)  route 0.253ns (48.384%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.561    -0.586    Series_recombination_loop/clk_sys
    SLICE_X39Y15         FDRE                                         r  Series_recombination_loop/A1_S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Series_recombination_loop/A1_S_reg[0]/Q
                         net (fo=2, routed)           0.253    -0.192    Series_recombination_loop/A1_S[0]
    SLICE_X34Y12         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.063 r  Series_recombination_loop/step1_S_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.063    Series_recombination_loop/step1[1]
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[1]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X34Y12         FDCE (Hold_fdce_C_D)         0.134    -0.115    Series_recombination_loop/step1_S_reg[1]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.347ns (66.552%)  route 0.174ns (33.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X38Y12         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/A1_S_reg[3]/Q
                         net (fo=2, routed)           0.174    -0.247    Series_recombination_loop/A1_S[3]
    SLICE_X34Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.130 r  Series_recombination_loop/step1_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.130    Series_recombination_loop/step1_S_reg[3]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.064 r  Series_recombination_loop/step1_S_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.064    Series_recombination_loop/step1[6]
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.828    -0.827    Series_recombination_loop/clk_sys
    SLICE_X34Y13         FDCE                                         r  Series_recombination_loop/step1_S_reg[6]/C
                         clock pessimism              0.503    -0.324    
                         clock uncertainty            0.074    -0.250    
    SLICE_X34Y13         FDCE (Hold_fdce_C_D)         0.134    -0.116    Series_recombination_loop/step1_S_reg[6]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[175]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[111]/Q
                         net (fo=2, routed)           0.067    -0.373    inputs/shift_reg_buffer[111]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[175]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.078    -0.429    inputs/shift_reg_buffer_reg[175]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[172]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[108]/Q
                         net (fo=2, routed)           0.067    -0.373    inputs/shift_reg_buffer[108]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[172]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.076    -0.431    inputs/shift_reg_buffer_reg[172]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Series_recombination_loop/A1_S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step1_S_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.273ns (51.666%)  route 0.255ns (48.334%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X38Y12         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/A1_S_reg[3]/Q
                         net (fo=2, routed)           0.255    -0.166    Series_recombination_loop/A1_S[3]
    SLICE_X34Y12         LUT2 (Prop_lut2_I0_O)        0.045    -0.121 r  Series_recombination_loop/step1_S[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.121    Series_recombination_loop/step1_S[3]_i_2_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.057 r  Series_recombination_loop/step1_S_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.057    Series_recombination_loop/step1[3]
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.829    -0.826    Series_recombination_loop/clk_sys
    SLICE_X34Y12         FDCE                                         r  Series_recombination_loop/step1_S_reg[3]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X34Y12         FDCE (Hold_fdce_C_D)         0.134    -0.115    Series_recombination_loop/step1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[100]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[164]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/shift_reg_buffer_reg[100]/Q
                         net (fo=2, routed)           0.067    -0.373    inputs/shift_reg_buffer[100]
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y2          FDCE                                         r  inputs/shift_reg_buffer_reg[164]/C
                         clock pessimism              0.239    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X31Y2          FDCE (Hold_fdce_C_D)         0.075    -0.432    inputs/shift_reg_buffer_reg[164]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[24]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 0.580ns (8.601%)  route 6.163ns (91.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.642     5.845    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[24]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[24]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[20]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[20]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[20]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[21]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[21]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[21]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[22]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[22]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[22]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[23]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[23]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[23]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[16]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[16]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[16]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[17]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[17]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[17]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[18]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[18]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[18]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[19]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[19]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[19]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.580ns (9.194%)  route 5.728ns (90.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.207     5.410    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[12]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD11_reg[12]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                  3.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/hold_reg[0]/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X34Y4          FDPE                                         f  inputs/hold_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X34Y4          FDPE                                         r  inputs/hold_reg[0]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.619    inputs/hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/hold_reg[1]/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X34Y4          FDPE                                         f  inputs/hold_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X34Y4          FDPE                                         r  inputs/hold_reg[1]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.619    inputs/hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[10]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.640    inputs/count2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[11]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.640    inputs/count2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[8]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[8]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.640    inputs/count2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[9]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[9]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.640    inputs/count2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/ADDRESS7_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.913%)  route 0.663ns (78.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.481     0.267    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X37Y3          FDCE                                         f  DFTBD_RAMs/ADDRESS7_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    DFTBD_RAMs/clk_sys
    SLICE_X37Y3          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[5]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    DFTBD_RAMs/ADDRESS7_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/ADDRESS8_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.913%)  route 0.663ns (78.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.481     0.267    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X37Y3          FDCE                                         f  DFTBD_RAMs/ADDRESS8_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    DFTBD_RAMs/clk_sys
    SLICE_X37Y3          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[5]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    DFTBD_RAMs/ADDRESS8_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/byte_out_reg[13]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.801%)  route 0.667ns (78.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.486     0.271    inputs/AS[0]
    SLICE_X36Y3          FDCE                                         f  inputs/byte_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X36Y3          FDCE                                         r  inputs/byte_out_reg[13]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X36Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    inputs/byte_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/byte_out_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.801%)  route 0.667ns (78.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.486     0.271    inputs/AS[0]
    SLICE_X36Y3          FDCE                                         f  inputs/byte_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X36Y3          FDCE                                         r  inputs/byte_out_reg[5]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X36Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    inputs/byte_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.681    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[24]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 0.580ns (8.601%)  route 6.163ns (91.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.642     5.845    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[24]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[24]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[20]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[20]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[20]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[21]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[21]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[21]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[22]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[22]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[22]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[23]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[23]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[23]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[16]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[16]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[16]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[17]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[17]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[17]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[18]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[18]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[18]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[19]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[19]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[19]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.580ns (9.194%)  route 5.728ns (90.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.207     5.410    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[12]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD11_reg[12]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                  3.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/hold_reg[0]/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X34Y4          FDPE                                         f  inputs/hold_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X34Y4          FDPE                                         r  inputs/hold_reg[0]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.545    inputs/hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/hold_reg[1]/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X34Y4          FDPE                                         f  inputs/hold_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X34Y4          FDPE                                         r  inputs/hold_reg[1]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.545    inputs/hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[10]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    inputs/count2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[11]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    inputs/count2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[8]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[8]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    inputs/count2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[9]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[9]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    inputs/count2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/ADDRESS7_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.913%)  route 0.663ns (78.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.481     0.267    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X37Y3          FDCE                                         f  DFTBD_RAMs/ADDRESS7_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    DFTBD_RAMs/clk_sys
    SLICE_X37Y3          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[5]/C
                         clock pessimism              0.503    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    DFTBD_RAMs/ADDRESS7_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/ADDRESS8_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.913%)  route 0.663ns (78.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.481     0.267    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X37Y3          FDCE                                         f  DFTBD_RAMs/ADDRESS8_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    DFTBD_RAMs/clk_sys
    SLICE_X37Y3          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[5]/C
                         clock pessimism              0.503    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    DFTBD_RAMs/ADDRESS8_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/byte_out_reg[13]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.801%)  route 0.667ns (78.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.486     0.271    inputs/AS[0]
    SLICE_X36Y3          FDCE                                         f  inputs/byte_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X36Y3          FDCE                                         r  inputs/byte_out_reg[13]/C
                         clock pessimism              0.503    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X36Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    inputs/byte_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/byte_out_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.801%)  route 0.667ns (78.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.486     0.271    inputs/AS[0]
    SLICE_X36Y3          FDCE                                         f  inputs/byte_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X36Y3          FDCE                                         r  inputs/byte_out_reg[5]/C
                         clock pessimism              0.503    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X36Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    inputs/byte_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.607    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[24]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 0.580ns (8.601%)  route 6.163ns (91.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.642     5.845    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[24]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[24]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[20]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[20]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[20]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[21]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[21]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[21]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[22]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[22]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[22]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[23]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[23]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.577    DFTBD_RAMs/DFTBD11_reg[23]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[16]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[16]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[16]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[17]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[17]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[17]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[18]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[18]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[18]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[19]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[19]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[19]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.580ns (9.194%)  route 5.728ns (90.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.207     5.410    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[12]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD11_reg[12]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                  3.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/hold_reg[0]/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X34Y4          FDPE                                         f  inputs/hold_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X34Y4          FDPE                                         r  inputs/hold_reg[0]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.545    inputs/hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/hold_reg[1]/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X34Y4          FDPE                                         f  inputs/hold_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X34Y4          FDPE                                         r  inputs/hold_reg[1]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.545    inputs/hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[10]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    inputs/count2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[11]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    inputs/count2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[8]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[8]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    inputs/count2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[9]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[9]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    inputs/count2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/ADDRESS7_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.913%)  route 0.663ns (78.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.481     0.267    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X37Y3          FDCE                                         f  DFTBD_RAMs/ADDRESS7_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    DFTBD_RAMs/clk_sys
    SLICE_X37Y3          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[5]/C
                         clock pessimism              0.503    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    DFTBD_RAMs/ADDRESS7_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/ADDRESS8_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.913%)  route 0.663ns (78.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.481     0.267    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X37Y3          FDCE                                         f  DFTBD_RAMs/ADDRESS8_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    DFTBD_RAMs/clk_sys
    SLICE_X37Y3          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[5]/C
                         clock pessimism              0.503    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    DFTBD_RAMs/ADDRESS8_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/byte_out_reg[13]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.801%)  route 0.667ns (78.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.486     0.271    inputs/AS[0]
    SLICE_X36Y3          FDCE                                         f  inputs/byte_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X36Y3          FDCE                                         r  inputs/byte_out_reg[13]/C
                         clock pessimism              0.503    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X36Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    inputs/byte_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/byte_out_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.801%)  route 0.667ns (78.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.486     0.271    inputs/AS[0]
    SLICE_X36Y3          FDCE                                         f  inputs/byte_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X36Y3          FDCE                                         r  inputs/byte_out_reg[5]/C
                         clock pessimism              0.503    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X36Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    inputs/byte_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.607    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[24]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 0.580ns (8.601%)  route 6.163ns (91.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.642     5.845    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[24]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y14         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[24]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[20]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[20]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[20]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[21]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[21]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[21]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[22]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[22]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[22]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[23]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 8.565 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504     5.706    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516     8.565    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[23]/C
                         clock pessimism              0.492     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X58Y13         FDCE (Recov_fdce_C_CLR)     -0.405     8.578    DFTBD_RAMs/DFTBD11_reg[23]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -5.706    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[16]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[16]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD11_reg[16]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[17]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[17]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD11_reg[17]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[18]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[18]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD11_reg[18]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[19]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.983%)  route 5.877ns (91.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355     5.558    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517     8.566    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[19]/C
                         clock pessimism              0.492     9.057    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y12         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD11_reg[19]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD11_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.580ns (9.194%)  route 5.728ns (90.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.521     0.079    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.124     0.203 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.207     5.410    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[12]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD11_reg[12]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                  3.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/hold_reg[0]/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X34Y4          FDPE                                         f  inputs/hold_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X34Y4          FDPE                                         r  inputs/hold_reg[0]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.619    inputs/hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/hold_reg[1]/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X34Y4          FDPE                                         f  inputs/hold_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X34Y4          FDPE                                         r  inputs/hold_reg[1]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.619    inputs/hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[10]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.640    inputs/count2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[11]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.640    inputs/count2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[8]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[8]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.640    inputs/count2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[9]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.906%)  route 0.416ns (69.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.234     0.020    inputs/AS[0]
    SLICE_X35Y4          FDCE                                         f  inputs/count2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y4          FDCE                                         r  inputs/count2_reg[9]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X35Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.640    inputs/count2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/ADDRESS7_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.913%)  route 0.663ns (78.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.481     0.267    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X37Y3          FDCE                                         f  DFTBD_RAMs/ADDRESS7_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    DFTBD_RAMs/clk_sys
    SLICE_X37Y3          FDCE                                         r  DFTBD_RAMs/ADDRESS7_reg[5]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    DFTBD_RAMs/ADDRESS7_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/ADDRESS8_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.913%)  route 0.663ns (78.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.481     0.267    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X37Y3          FDCE                                         f  DFTBD_RAMs/ADDRESS8_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    DFTBD_RAMs/clk_sys
    SLICE_X37Y3          FDCE                                         r  DFTBD_RAMs/ADDRESS8_reg[5]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X37Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    DFTBD_RAMs/ADDRESS8_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/byte_out_reg[13]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.801%)  route 0.667ns (78.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.486     0.271    inputs/AS[0]
    SLICE_X36Y3          FDCE                                         f  inputs/byte_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X36Y3          FDCE                                         r  inputs/byte_out_reg[13]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X36Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    inputs/byte_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/byte_out_reg[5]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.801%)  route 0.667ns (78.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X29Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=6, routed)           0.181    -0.260    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.215 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         0.486     0.271    inputs/AS[0]
    SLICE_X36Y3          FDCE                                         f  inputs/byte_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X36Y3          FDCE                                         r  inputs/byte_out_reg[5]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X36Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    inputs/byte_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.681    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.235ns  (logic 1.467ns (20.273%)  route 5.769ns (79.727%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.769     7.235    inputs/rst_IBUF
    SLICE_X31Y3          LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/read_en_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.020ns  (logic 1.591ns (22.662%)  route 5.429ns (77.338%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.097     6.563    inputs/rst_IBUF
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124     6.687 r  inputs/read_en_i_1/O
                         net (fo=1, routed)           0.332     7.020    inputs/nRst
    SLICE_X31Y4          FDCE                                         r  inputs/read_en_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.585ns  (logic 1.591ns (24.157%)  route 4.995ns (75.843%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  rst_IBUF_inst/O
                         net (fo=811, routed)         4.467     5.934    inputs/rst_IBUF
    SLICE_X31Y4          LUT2 (Prop_lut2_I1_O)        0.124     6.058 f  inputs/read_en_i_2/O
                         net (fo=1, routed)           0.528     6.585    inputs/read_en_i_2_n_0
    SLICE_X31Y4          FDCE                                         f  inputs/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.393ns  (logic 1.467ns (22.945%)  route 4.926ns (77.055%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         4.926     6.393    inputs/rst_IBUF
    SLICE_X30Y4          FDCE                                         f  inputs/Mic_shift_reg_input_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_mic_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.381ns  (logic 1.467ns (27.257%)  route 3.915ns (72.743%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         3.915     5.381    rst_IBUF
    SLICE_X5Y31          LDCE                                         f  clk_mic_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mic_reg/G
                            (positive level-sensitive latch)
  Destination:            MIC_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.296ns  (logic 3.191ns (60.260%)  route 2.104ns (39.740%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          LDCE                         0.000     0.000 r  clk_mic_reg/G
    SLICE_X5Y31          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  clk_mic_reg/Q
                         net (fo=4, routed)           2.104     2.663    MIC_clock_OBUF
    L16                  OBUF (Prop_obuf_I_O)         2.632     5.296 r  MIC_clock_OBUF_inst/O
                         net (fo=0)                   0.000     5.296    MIC_clock
    L16                                                               r  MIC_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_input
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.905ns  (logic 0.962ns (24.647%)  route 2.943ns (75.353%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  bit_input (IN)
                         net (fo=0)                   0.000     0.000    bit_input
    M14                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  bit_input_IBUF_inst/O
                         net (fo=1, routed)           2.943     3.905    inputs/bit_input
    SLICE_X30Y4          FDCE                                         r  inputs/Mic_shift_reg_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mic_reg/G
                            (positive level-sensitive latch)
  Destination:            clk_mic_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.775ns  (logic 0.683ns (38.471%)  route 1.092ns (61.529%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          LDCE                         0.000     0.000 r  clk_mic_reg/G
    SLICE_X5Y31          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  clk_mic_reg/Q
                         net (fo=4, routed)           0.615     1.174    MIC_clock_OBUF
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.124     1.298 r  clk_mic_reg_i_1/O
                         net (fo=1, routed)           0.477     1.775    clk_mic_reg_i_1_n_0
    SLICE_X5Y31          LDCE                                         r  clk_mic_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.494ns  (logic 0.606ns (40.570%)  route 0.888ns (59.430%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.505     0.961    inputs/read_en
    SLICE_X31Y4          LUT1 (Prop_lut1_I0_O)        0.150     1.111 r  inputs/Mic_shift_reg_input[0]_i_1/O
                         net (fo=1, routed)           0.382     1.494    inputs/Mic_shift_reg_input_reg0
    SLICE_X30Y4          FDCE                                         r  inputs/Mic_shift_reg_input_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.183ns (38.877%)  route 0.288ns (61.123%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.168     0.309    inputs/read_en
    SLICE_X31Y4          LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  inputs/Mic_shift_reg_input[0]_i_1/O
                         net (fo=1, routed)           0.119     0.471    inputs/Mic_shift_reg_input_reg0
    SLICE_X30Y4          FDCE                                         r  inputs/Mic_shift_reg_input_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.186ns (35.304%)  route 0.341ns (64.696%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.168     0.309    inputs/read_en
    SLICE_X31Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.354 f  inputs/read_en_i_2/O
                         net (fo=1, routed)           0.173     0.527    inputs/read_en_i_2_n_0
    SLICE_X31Y4          FDCE                                         f  inputs/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mic_reg/G
                            (positive level-sensitive latch)
  Destination:            clk_mic_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.203ns (35.530%)  route 0.368ns (64.470%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          LDCE                         0.000     0.000 r  clk_mic_reg/G
    SLICE_X5Y31          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  clk_mic_reg/Q
                         net (fo=4, routed)           0.215     0.373    MIC_clock_OBUF
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.045     0.418 r  clk_mic_reg_i_1/O
                         net (fo=1, routed)           0.153     0.571    clk_mic_reg_i_1_n_0
    SLICE_X5Y31          LDCE                                         r  clk_mic_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_input
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.557ns  (logic 0.191ns (12.288%)  route 1.366ns (87.712%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  bit_input (IN)
                         net (fo=0)                   0.000     0.000    bit_input
    M14                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  bit_input_IBUF_inst/O
                         net (fo=1, routed)           1.366     1.557    inputs/bit_input
    SLICE_X30Y4          FDCE                                         r  inputs/Mic_shift_reg_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_mic_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 0.235ns (13.240%)  route 1.539ns (86.760%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=811, routed)         1.539     1.773    rst_IBUF
    SLICE_X5Y31          LDCE                                         f  clk_mic_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mic_reg/G
                            (positive level-sensitive latch)
  Destination:            MIC_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.307ns (71.361%)  route 0.524ns (28.639%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          LDCE                         0.000     0.000 r  clk_mic_reg/G
    SLICE_X5Y31          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  clk_mic_reg/Q
                         net (fo=4, routed)           0.524     0.682    MIC_clock_OBUF
    L16                  OBUF (Prop_obuf_I_O)         1.149     1.831 r  MIC_clock_OBUF_inst/O
                         net (fo=0)                   0.000     1.831    MIC_clock
    L16                                                               r  MIC_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 0.235ns (10.349%)  route 2.034ns (89.651%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=811, routed)         2.034     2.269    inputs/rst_IBUF
    SLICE_X30Y4          FDCE                                         f  inputs/Mic_shift_reg_input_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/read_en_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 0.280ns (11.554%)  route 2.142ns (88.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=811, routed)         2.030     2.264    inputs/rst_IBUF
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.045     2.309 r  inputs/read_en_i_1/O
                         net (fo=1, routed)           0.112     2.422    inputs/nRst
    SLICE_X31Y4          FDCE                                         r  inputs/read_en_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 0.235ns (9.072%)  route 2.354ns (90.928%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=811, routed)         2.354     2.588    inputs/rst_IBUF
    SLICE_X31Y3          LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.681ns  (logic 3.118ns (40.588%)  route 4.564ns (59.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.551    -0.916    Series_recombination_loop/clk_sys
    SLICE_X28Y27         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  Series_recombination_loop/FFT_outR2_reg[42]/Q
                         net (fo=1, routed)           4.564     4.104    outR_OBUF[42]
    B11                  OBUF (Prop_obuf_I_O)         2.662     6.766 r  outR_OBUF[42]_inst/O
                         net (fo=0)                   0.000     6.766    outR[42]
    B11                                                               r  outR[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.652ns  (logic 3.093ns (40.414%)  route 4.559ns (59.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.550    -0.917    Series_recombination_loop/clk_sys
    SLICE_X28Y23         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  Series_recombination_loop/FFT_outR2_reg[37]/Q
                         net (fo=1, routed)           4.559     4.099    outR_OBUF[37]
    D13                  OBUF (Prop_obuf_I_O)         2.637     6.735 r  outR_OBUF[37]_inst/O
                         net (fo=0)                   0.000     6.735    outR[37]
    D13                                                               r  outR[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.514ns  (logic 3.154ns (41.975%)  route 4.360ns (58.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.553    -0.914    Series_recombination_loop/clk_sys
    SLICE_X30Y28         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.396 r  Series_recombination_loop/FFT_outR2_reg[40]/Q
                         net (fo=1, routed)           4.360     3.964    outR_OBUF[40]
    F13                  OBUF (Prop_obuf_I_O)         2.636     6.600 r  outR_OBUF[40]_inst/O
                         net (fo=0)                   0.000     6.600    outR[40]
    F13                                                               r  outR[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.471ns  (logic 3.113ns (41.667%)  route 4.358ns (58.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.551    -0.916    Series_recombination_loop/clk_sys
    SLICE_X28Y27         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  Series_recombination_loop/FFT_outR2_reg[41]/Q
                         net (fo=1, routed)           4.358     3.899    outR_OBUF[41]
    A11                  OBUF (Prop_obuf_I_O)         2.657     6.556 r  outR_OBUF[41]_inst/O
                         net (fo=0)                   0.000     6.556    outR[41]
    A11                                                               r  outR[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.414ns  (logic 3.095ns (41.739%)  route 4.320ns (58.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.551    -0.916    Series_recombination_loop/clk_sys
    SLICE_X28Y27         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  Series_recombination_loop/FFT_outR2_reg[39]/Q
                         net (fo=1, routed)           4.320     3.860    outR_OBUF[39]
    F14                  OBUF (Prop_obuf_I_O)         2.639     6.499 r  outR_OBUF[39]_inst/O
                         net (fo=0)                   0.000     6.499    outR[39]
    F14                                                               r  outR[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.342ns  (logic 3.131ns (42.645%)  route 4.211ns (57.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.547    -0.920    Series_recombination_loop/clk_sys
    SLICE_X32Y24         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  Series_recombination_loop/FFT_outR2_reg[33]/Q
                         net (fo=1, routed)           4.211     3.747    outR_OBUF[33]
    A16                  OBUF (Prop_obuf_I_O)         2.675     6.422 r  outR_OBUF[33]_inst/O
                         net (fo=0)                   0.000     6.422    outR[33]
    A16                                                               r  outR[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.293ns  (logic 3.113ns (42.680%)  route 4.180ns (57.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.551    -0.916    Series_recombination_loop/clk_sys
    SLICE_X29Y27         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  Series_recombination_loop/FFT_outR2_reg[36]/Q
                         net (fo=1, routed)           4.180     3.721    outR_OBUF[36]
    B16                  OBUF (Prop_obuf_I_O)         2.657     6.377 r  outR_OBUF[36]_inst/O
                         net (fo=0)                   0.000     6.377    outR[36]
    B16                                                               r  outR[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.193ns  (logic 3.113ns (43.286%)  route 4.079ns (56.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.551    -0.916    Series_recombination_loop/clk_sys
    SLICE_X29Y22         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  Series_recombination_loop/FFT_outR2_reg[30]/Q
                         net (fo=1, routed)           4.079     3.620    outR_OBUF[30]
    B18                  OBUF (Prop_obuf_I_O)         2.657     6.277 r  outR_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.277    outR[30]
    B18                                                               r  outR[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 3.121ns (43.529%)  route 4.050ns (56.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.550    -0.917    Series_recombination_loop/clk_sys
    SLICE_X28Y23         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  Series_recombination_loop/FFT_outR2_reg[34]/Q
                         net (fo=1, routed)           4.050     3.589    outR_OBUF[34]
    A15                  OBUF (Prop_obuf_I_O)         2.665     6.254 r  outR_OBUF[34]_inst/O
                         net (fo=0)                   0.000     6.254    outR[34]
    A15                                                               r  outR[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 3.084ns (43.046%)  route 4.081ns (56.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.553    -0.914    Series_recombination_loop/clk_sys
    SLICE_X32Y21         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  Series_recombination_loop/FFT_outR2_reg[23]/Q
                         net (fo=1, routed)           4.081     3.623    outR_OBUF[23]
    G16                  OBUF (Prop_obuf_I_O)         2.628     6.252 r  outR_OBUF[23]_inst/O
                         net (fo=0)                   0.000     6.252    outR[23]
    G16                                                               r  outR[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.590ns  (logic 1.270ns (79.907%)  route 0.319ns (20.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X1Y28          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI2_reg[29]/Q
                         net (fo=1, routed)           0.319    -0.100    outI_OBUF[29]
    M17                  OBUF (Prop_obuf_I_O)         1.129     1.029 r  outI_OBUF[29]_inst/O
                         net (fo=0)                   0.000     1.029    outI[29]
    M17                                                               r  outI[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 1.269ns (78.736%)  route 0.343ns (21.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X1Y28          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI2_reg[30]/Q
                         net (fo=1, routed)           0.343    -0.077    outI_OBUF[30]
    M16                  OBUF (Prop_obuf_I_O)         1.128     1.051 r  outI_OBUF[30]_inst/O
                         net (fo=0)                   0.000     1.051    outI[30]
    M16                                                               r  outI[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.629ns  (logic 1.282ns (78.725%)  route 0.347ns (21.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.585    -0.562    Series_recombination_loop/clk_sys
    SLICE_X0Y26          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  Series_recombination_loop/FFT_outI2_reg[28]/Q
                         net (fo=1, routed)           0.347    -0.075    outI_OBUF[28]
    N15                  OBUF (Prop_obuf_I_O)         1.141     1.067 r  outI_OBUF[28]_inst/O
                         net (fo=0)                   0.000     1.067    outI[28]
    N15                                                               r  outI[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.632ns  (logic 1.276ns (78.201%)  route 0.356ns (21.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X0Y28          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI2_reg[32]/Q
                         net (fo=1, routed)           0.356    -0.063    outI_OBUF[32]
    N17                  OBUF (Prop_obuf_I_O)         1.135     1.072 r  outI_OBUF[32]_inst/O
                         net (fo=0)                   0.000     1.072    outI[32]
    N17                                                               r  outI[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.282ns (78.437%)  route 0.353ns (21.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X1Y28          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI2_reg[31]/Q
                         net (fo=1, routed)           0.353    -0.067    outI_OBUF[31]
    P18                  OBUF (Prop_obuf_I_O)         1.141     1.075 r  outI_OBUF[31]_inst/O
                         net (fo=0)                   0.000     1.075    outI[31]
    P18                                                               r  outI[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 1.277ns (77.676%)  route 0.367ns (22.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X0Y28          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI2_reg[34]/Q
                         net (fo=1, routed)           0.367    -0.052    outI_OBUF[34]
    N14                  OBUF (Prop_obuf_I_O)         1.136     1.084 r  outI_OBUF[34]_inst/O
                         net (fo=0)                   0.000     1.084    outI[34]
    N14                                                               r  outI[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.658ns  (logic 1.303ns (78.550%)  route 0.356ns (21.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.584    -0.563    Series_recombination_loop/clk_sys
    SLICE_X2Y24          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  Series_recombination_loop/FFT_outI2_reg[25]/Q
                         net (fo=1, routed)           0.356    -0.043    outI_OBUF[25]
    R17                  OBUF (Prop_obuf_I_O)         1.139     1.095 r  outI_OBUF[25]_inst/O
                         net (fo=0)                   0.000     1.095    outI[25]
    R17                                                               r  outI[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.286ns (77.960%)  route 0.363ns (22.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.595    -0.552    Series_recombination_loop/clk_sys
    SLICE_X0Y10          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  Series_recombination_loop/FFT_outI2_reg[6]/Q
                         net (fo=1, routed)           0.363    -0.048    outI_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.145     1.097 r  outI_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.097    outI[6]
    U14                                                               r  outI[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.287ns (77.866%)  route 0.366ns (22.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.595    -0.552    Series_recombination_loop/clk_sys
    SLICE_X0Y10          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  Series_recombination_loop/FFT_outI2_reg[4]/Q
                         net (fo=1, routed)           0.366    -0.046    outI_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         1.146     1.100 r  outI_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.100    outI[4]
    T13                                                               r  outI[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.668ns  (logic 1.338ns (80.197%)  route 0.330ns (19.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.591    -0.556    Series_recombination_loop/clk_sys
    SLICE_X3Y17          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.128    -0.428 r  Series_recombination_loop/FFT_outI2_reg[17]/Q
                         net (fo=1, routed)           0.330    -0.098    outI_OBUF[17]
    V16                  OBUF (Prop_obuf_I_O)         1.210     1.112 r  outI_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.112    outI[17]
    V16                                                               r  outI[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.681ns  (logic 3.118ns (40.588%)  route 4.564ns (59.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.551    -0.916    Series_recombination_loop/clk_sys
    SLICE_X28Y27         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  Series_recombination_loop/FFT_outR2_reg[42]/Q
                         net (fo=1, routed)           4.564     4.104    outR_OBUF[42]
    B11                  OBUF (Prop_obuf_I_O)         2.662     6.766 r  outR_OBUF[42]_inst/O
                         net (fo=0)                   0.000     6.766    outR[42]
    B11                                                               r  outR[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.652ns  (logic 3.093ns (40.414%)  route 4.559ns (59.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.550    -0.917    Series_recombination_loop/clk_sys
    SLICE_X28Y23         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  Series_recombination_loop/FFT_outR2_reg[37]/Q
                         net (fo=1, routed)           4.559     4.099    outR_OBUF[37]
    D13                  OBUF (Prop_obuf_I_O)         2.637     6.735 r  outR_OBUF[37]_inst/O
                         net (fo=0)                   0.000     6.735    outR[37]
    D13                                                               r  outR[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.514ns  (logic 3.154ns (41.975%)  route 4.360ns (58.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.553    -0.914    Series_recombination_loop/clk_sys
    SLICE_X30Y28         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.518    -0.396 r  Series_recombination_loop/FFT_outR2_reg[40]/Q
                         net (fo=1, routed)           4.360     3.964    outR_OBUF[40]
    F13                  OBUF (Prop_obuf_I_O)         2.636     6.600 r  outR_OBUF[40]_inst/O
                         net (fo=0)                   0.000     6.600    outR[40]
    F13                                                               r  outR[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.471ns  (logic 3.113ns (41.667%)  route 4.358ns (58.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.551    -0.916    Series_recombination_loop/clk_sys
    SLICE_X28Y27         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  Series_recombination_loop/FFT_outR2_reg[41]/Q
                         net (fo=1, routed)           4.358     3.899    outR_OBUF[41]
    A11                  OBUF (Prop_obuf_I_O)         2.657     6.556 r  outR_OBUF[41]_inst/O
                         net (fo=0)                   0.000     6.556    outR[41]
    A11                                                               r  outR[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.414ns  (logic 3.095ns (41.739%)  route 4.320ns (58.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.551    -0.916    Series_recombination_loop/clk_sys
    SLICE_X28Y27         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  Series_recombination_loop/FFT_outR2_reg[39]/Q
                         net (fo=1, routed)           4.320     3.860    outR_OBUF[39]
    F14                  OBUF (Prop_obuf_I_O)         2.639     6.499 r  outR_OBUF[39]_inst/O
                         net (fo=0)                   0.000     6.499    outR[39]
    F14                                                               r  outR[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.342ns  (logic 3.131ns (42.645%)  route 4.211ns (57.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.547    -0.920    Series_recombination_loop/clk_sys
    SLICE_X32Y24         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  Series_recombination_loop/FFT_outR2_reg[33]/Q
                         net (fo=1, routed)           4.211     3.747    outR_OBUF[33]
    A16                  OBUF (Prop_obuf_I_O)         2.675     6.422 r  outR_OBUF[33]_inst/O
                         net (fo=0)                   0.000     6.422    outR[33]
    A16                                                               r  outR[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.293ns  (logic 3.113ns (42.680%)  route 4.180ns (57.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.551    -0.916    Series_recombination_loop/clk_sys
    SLICE_X29Y27         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  Series_recombination_loop/FFT_outR2_reg[36]/Q
                         net (fo=1, routed)           4.180     3.721    outR_OBUF[36]
    B16                  OBUF (Prop_obuf_I_O)         2.657     6.377 r  outR_OBUF[36]_inst/O
                         net (fo=0)                   0.000     6.377    outR[36]
    B16                                                               r  outR[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.193ns  (logic 3.113ns (43.286%)  route 4.079ns (56.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.551    -0.916    Series_recombination_loop/clk_sys
    SLICE_X29Y22         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  Series_recombination_loop/FFT_outR2_reg[30]/Q
                         net (fo=1, routed)           4.079     3.620    outR_OBUF[30]
    B18                  OBUF (Prop_obuf_I_O)         2.657     6.277 r  outR_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.277    outR[30]
    B18                                                               r  outR[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 3.121ns (43.529%)  route 4.050ns (56.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.550    -0.917    Series_recombination_loop/clk_sys
    SLICE_X28Y23         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  Series_recombination_loop/FFT_outR2_reg[34]/Q
                         net (fo=1, routed)           4.050     3.589    outR_OBUF[34]
    A15                  OBUF (Prop_obuf_I_O)         2.665     6.254 r  outR_OBUF[34]_inst/O
                         net (fo=0)                   0.000     6.254    outR[34]
    A15                                                               r  outR[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 3.084ns (43.046%)  route 4.081ns (56.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.553    -0.914    Series_recombination_loop/clk_sys
    SLICE_X32Y21         FDCE                                         r  Series_recombination_loop/FFT_outR2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.458 r  Series_recombination_loop/FFT_outR2_reg[23]/Q
                         net (fo=1, routed)           4.081     3.623    outR_OBUF[23]
    G16                  OBUF (Prop_obuf_I_O)         2.628     6.252 r  outR_OBUF[23]_inst/O
                         net (fo=0)                   0.000     6.252    outR[23]
    G16                                                               r  outR[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.590ns  (logic 1.270ns (79.907%)  route 0.319ns (20.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X1Y28          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI2_reg[29]/Q
                         net (fo=1, routed)           0.319    -0.100    outI_OBUF[29]
    M17                  OBUF (Prop_obuf_I_O)         1.129     1.029 r  outI_OBUF[29]_inst/O
                         net (fo=0)                   0.000     1.029    outI[29]
    M17                                                               r  outI[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 1.269ns (78.736%)  route 0.343ns (21.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X1Y28          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI2_reg[30]/Q
                         net (fo=1, routed)           0.343    -0.077    outI_OBUF[30]
    M16                  OBUF (Prop_obuf_I_O)         1.128     1.051 r  outI_OBUF[30]_inst/O
                         net (fo=0)                   0.000     1.051    outI[30]
    M16                                                               r  outI[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.629ns  (logic 1.282ns (78.725%)  route 0.347ns (21.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.585    -0.562    Series_recombination_loop/clk_sys
    SLICE_X0Y26          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  Series_recombination_loop/FFT_outI2_reg[28]/Q
                         net (fo=1, routed)           0.347    -0.075    outI_OBUF[28]
    N15                  OBUF (Prop_obuf_I_O)         1.141     1.067 r  outI_OBUF[28]_inst/O
                         net (fo=0)                   0.000     1.067    outI[28]
    N15                                                               r  outI[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.632ns  (logic 1.276ns (78.201%)  route 0.356ns (21.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X0Y28          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI2_reg[32]/Q
                         net (fo=1, routed)           0.356    -0.063    outI_OBUF[32]
    N17                  OBUF (Prop_obuf_I_O)         1.135     1.072 r  outI_OBUF[32]_inst/O
                         net (fo=0)                   0.000     1.072    outI[32]
    N17                                                               r  outI[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.282ns (78.437%)  route 0.353ns (21.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X1Y28          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI2_reg[31]/Q
                         net (fo=1, routed)           0.353    -0.067    outI_OBUF[31]
    P18                  OBUF (Prop_obuf_I_O)         1.141     1.075 r  outI_OBUF[31]_inst/O
                         net (fo=0)                   0.000     1.075    outI[31]
    P18                                                               r  outI[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 1.277ns (77.676%)  route 0.367ns (22.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.587    -0.560    Series_recombination_loop/clk_sys
    SLICE_X0Y28          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Series_recombination_loop/FFT_outI2_reg[34]/Q
                         net (fo=1, routed)           0.367    -0.052    outI_OBUF[34]
    N14                  OBUF (Prop_obuf_I_O)         1.136     1.084 r  outI_OBUF[34]_inst/O
                         net (fo=0)                   0.000     1.084    outI[34]
    N14                                                               r  outI[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.658ns  (logic 1.303ns (78.550%)  route 0.356ns (21.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.584    -0.563    Series_recombination_loop/clk_sys
    SLICE_X2Y24          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  Series_recombination_loop/FFT_outI2_reg[25]/Q
                         net (fo=1, routed)           0.356    -0.043    outI_OBUF[25]
    R17                  OBUF (Prop_obuf_I_O)         1.139     1.095 r  outI_OBUF[25]_inst/O
                         net (fo=0)                   0.000     1.095    outI[25]
    R17                                                               r  outI[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.286ns (77.960%)  route 0.363ns (22.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.595    -0.552    Series_recombination_loop/clk_sys
    SLICE_X0Y10          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  Series_recombination_loop/FFT_outI2_reg[6]/Q
                         net (fo=1, routed)           0.363    -0.048    outI_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.145     1.097 r  outI_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.097    outI[6]
    U14                                                               r  outI[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.287ns (77.866%)  route 0.366ns (22.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.595    -0.552    Series_recombination_loop/clk_sys
    SLICE_X0Y10          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  Series_recombination_loop/FFT_outI2_reg[4]/Q
                         net (fo=1, routed)           0.366    -0.046    outI_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         1.146     1.100 r  outI_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.100    outI[4]
    T13                                                               r  outI[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI2_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.668ns  (logic 1.338ns (80.197%)  route 0.330ns (19.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.591    -0.556    Series_recombination_loop/clk_sys
    SLICE_X3Y17          FDCE                                         r  Series_recombination_loop/FFT_outI2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.128    -0.428 r  Series_recombination_loop/FFT_outI2_reg[17]/Q
                         net (fo=1, routed)           0.330    -0.098    outI_OBUF[17]
    V16                  OBUF (Prop_obuf_I_O)         1.210     1.112 r  outI_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.112    outI[17]
    V16                                                               r  outI[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0

Max Delay          1917 Endpoints
Min Delay          1917 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[24]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.974ns  (logic 1.591ns (12.262%)  route 11.383ns (87.738%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.642    12.974    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[20]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.836ns  (logic 1.591ns (12.394%)  route 11.245ns (87.606%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504    12.836    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[21]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.836ns  (logic 1.591ns (12.394%)  route 11.245ns (87.606%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504    12.836    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[22]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.836ns  (logic 1.591ns (12.394%)  route 11.245ns (87.606%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504    12.836    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[23]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.836ns  (logic 1.591ns (12.394%)  route 11.245ns (87.606%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504    12.836    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[16]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.687ns  (logic 1.591ns (12.539%)  route 11.097ns (87.461%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355    12.687    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517    -1.434    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[17]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.687ns  (logic 1.591ns (12.539%)  route 11.097ns (87.461%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355    12.687    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517    -1.434    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[18]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.687ns  (logic 1.591ns (12.539%)  route 11.097ns (87.461%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355    12.687    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517    -1.434    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[19]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.687ns  (logic 1.591ns (12.539%)  route 11.097ns (87.461%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355    12.687    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517    -1.434    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.539ns  (logic 1.591ns (12.687%)  route 10.948ns (87.313%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.207    12.539    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.518    -1.433    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/Mic_shift_reg_input_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.390%)  route 0.232ns (58.610%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE                         0.000     0.000 r  inputs/Mic_shift_reg_input_reg[0]/C
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inputs/Mic_shift_reg_input_reg[0]/Q
                         net (fo=1, routed)           0.232     0.396    inputs/Mic_shift_reg_input[0]
    SLICE_X34Y3          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X34Y3          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.270ns (59.249%)  route 0.186ns (40.751%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y3          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.186     0.411    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X34Y2          LUT5 (Prop_lut5_I2_O)        0.045     0.456 r  inputs/start_count[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.456    inputs/start_count[0]_C_i_1_n_0
    SLICE_X34Y2          FDCE                                         r  inputs/start_count_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X34Y2          FDCE                                         r  inputs/start_count_reg[0]_C/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.848%)  route 0.293ns (61.152%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.293     0.434    inputs/read_en
    SLICE_X33Y1          LUT3 (Prop_lut3_I1_O)        0.045     0.479 r  inputs/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.479    inputs/read_en2_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  inputs/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X33Y1          FDRE                                         r  inputs/read_en2_reg/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.732%)  route 0.335ns (64.268%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.335     0.476    inputs/read_en
    SLICE_X34Y1          LUT6 (Prop_lut6_I4_O)        0.045     0.521 r  inputs/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.521    inputs/buffer_push_i_1_n_0
    SLICE_X34Y1          FDCE                                         r  inputs/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X34Y1          FDCE                                         r  inputs/buffer_push_reg/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.269ns (47.714%)  route 0.295ns (52.286%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y3          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.295     0.520    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X33Y2          LUT5 (Prop_lut5_I3_O)        0.044     0.564 r  inputs/start_count[2]_i_2/O
                         net (fo=1, routed)           0.000     0.564    inputs/plusOp[2]
    SLICE_X33Y2          FDCE                                         r  inputs/start_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X33Y2          FDCE                                         r  inputs/start_count_reg[2]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.270ns (47.807%)  route 0.295ns (52.193%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y3          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.295     0.520    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X33Y2          LUT4 (Prop_lut4_I1_O)        0.045     0.565 r  inputs/start_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.565    inputs/plusOp[1]
    SLICE_X33Y2          FDCE                                         r  inputs/start_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X33Y2          FDCE                                         r  inputs/start_count_reg[1]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.270ns (43.562%)  route 0.350ns (56.438%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y3          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.350     0.575    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I1_O)        0.045     0.620 r  inputs/start_count[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.620    inputs/plusOp[0]
    SLICE_X33Y3          FDPE                                         r  inputs/start_count_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X33Y3          FDPE                                         r  inputs/start_count_reg[0]_P/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[48]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.035%)  route 0.502ns (72.965%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.341     0.482    inputs/read_en
    SLICE_X34Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.527 r  inputs/Mic_shift_reg_input[64]_i_1/O
                         net (fo=64, routed)          0.161     0.688    inputs/count1
    SLICE_X32Y0          FDCE                                         r  inputs/Mic_shift_reg_input_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X32Y0          FDCE                                         r  inputs/Mic_shift_reg_input_reg[48]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.270ns (39.029%)  route 0.422ns (60.971%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y3          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.294     0.519    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  inputs/start_count[2]_i_1/O
                         net (fo=3, routed)           0.128     0.692    inputs/p_2_in
    SLICE_X33Y3          FDPE                                         r  inputs/start_count_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X33Y3          FDPE                                         r  inputs/start_count_reg[0]_P/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.270ns (38.616%)  route 0.429ns (61.384%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y3          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.294     0.519    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  inputs/start_count[2]_i_1/O
                         net (fo=3, routed)           0.135     0.699    inputs/p_2_in
    SLICE_X33Y2          FDCE                                         r  inputs/start_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X33Y2          FDCE                                         r  inputs/start_count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0_1

Max Delay          1917 Endpoints
Min Delay          1917 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[24]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.974ns  (logic 1.591ns (12.262%)  route 11.383ns (87.738%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.642    12.974    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y14         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y14         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[20]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.836ns  (logic 1.591ns (12.394%)  route 11.245ns (87.606%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504    12.836    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[21]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.836ns  (logic 1.591ns (12.394%)  route 11.245ns (87.606%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504    12.836    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[22]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.836ns  (logic 1.591ns (12.394%)  route 11.245ns (87.606%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504    12.836    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[23]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.836ns  (logic 1.591ns (12.394%)  route 11.245ns (87.606%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.504    12.836    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y13         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.516    -1.435    DFTBD_RAMs/clk_sys
    SLICE_X58Y13         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[16]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.687ns  (logic 1.591ns (12.539%)  route 11.097ns (87.461%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355    12.687    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517    -1.434    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[17]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.687ns  (logic 1.591ns (12.539%)  route 11.097ns (87.461%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355    12.687    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517    -1.434    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[18]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.687ns  (logic 1.591ns (12.539%)  route 11.097ns (87.461%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355    12.687    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517    -1.434    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[19]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.687ns  (logic 1.591ns (12.539%)  route 11.097ns (87.461%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.355    12.687    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y12         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.517    -1.434    DFTBD_RAMs/clk_sys
    SLICE_X58Y12         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD11_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.539ns  (logic 1.591ns (12.687%)  route 10.948ns (87.313%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=811, routed)         5.741     7.208    Series_recombination_loop/rst_IBUF
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.332 f  Series_recombination_loop/start_count[2]_i_3/O
                         net (fo=550, routed)         5.207    12.539    DFTBD_RAMs/DFTBD14_reg[24]_0
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD11_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        1.518    -1.433    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD11_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/Mic_shift_reg_input_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.390%)  route 0.232ns (58.610%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDCE                         0.000     0.000 r  inputs/Mic_shift_reg_input_reg[0]/C
    SLICE_X30Y4          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inputs/Mic_shift_reg_input_reg[0]/Q
                         net (fo=1, routed)           0.232     0.396    inputs/Mic_shift_reg_input[0]
    SLICE_X34Y3          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X34Y3          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.270ns (59.249%)  route 0.186ns (40.751%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y3          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.186     0.411    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X34Y2          LUT5 (Prop_lut5_I2_O)        0.045     0.456 r  inputs/start_count[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.456    inputs/start_count[0]_C_i_1_n_0
    SLICE_X34Y2          FDCE                                         r  inputs/start_count_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X34Y2          FDCE                                         r  inputs/start_count_reg[0]_C/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.848%)  route 0.293ns (61.152%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.293     0.434    inputs/read_en
    SLICE_X33Y1          LUT3 (Prop_lut3_I1_O)        0.045     0.479 r  inputs/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.479    inputs/read_en2_i_1_n_0
    SLICE_X33Y1          FDRE                                         r  inputs/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X33Y1          FDRE                                         r  inputs/read_en2_reg/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.732%)  route 0.335ns (64.268%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.335     0.476    inputs/read_en
    SLICE_X34Y1          LUT6 (Prop_lut6_I4_O)        0.045     0.521 r  inputs/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.521    inputs/buffer_push_i_1_n_0
    SLICE_X34Y1          FDCE                                         r  inputs/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X34Y1          FDCE                                         r  inputs/buffer_push_reg/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.269ns (47.714%)  route 0.295ns (52.286%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y3          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.295     0.520    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X33Y2          LUT5 (Prop_lut5_I3_O)        0.044     0.564 r  inputs/start_count[2]_i_2/O
                         net (fo=1, routed)           0.000     0.564    inputs/plusOp[2]
    SLICE_X33Y2          FDCE                                         r  inputs/start_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X33Y2          FDCE                                         r  inputs/start_count_reg[2]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.270ns (47.807%)  route 0.295ns (52.193%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y3          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.295     0.520    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X33Y2          LUT4 (Prop_lut4_I1_O)        0.045     0.565 r  inputs/start_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.565    inputs/plusOp[1]
    SLICE_X33Y2          FDCE                                         r  inputs/start_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X33Y2          FDCE                                         r  inputs/start_count_reg[1]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.270ns (43.562%)  route 0.350ns (56.438%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y3          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.350     0.575    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I1_O)        0.045     0.620 r  inputs/start_count[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.620    inputs/plusOp[0]
    SLICE_X33Y3          FDPE                                         r  inputs/start_count_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X33Y3          FDPE                                         r  inputs/start_count_reg[0]_P/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[48]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.035%)  route 0.502ns (72.965%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X31Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.341     0.482    inputs/read_en
    SLICE_X34Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.527 r  inputs/Mic_shift_reg_input[64]_i_1/O
                         net (fo=64, routed)          0.161     0.688    inputs/count1
    SLICE_X32Y0          FDCE                                         r  inputs/Mic_shift_reg_input_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X32Y0          FDCE                                         r  inputs/Mic_shift_reg_input_reg[48]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.270ns (39.029%)  route 0.422ns (60.971%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y3          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.294     0.519    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  inputs/start_count[2]_i_1/O
                         net (fo=3, routed)           0.128     0.692    inputs/p_2_in
    SLICE_X33Y3          FDPE                                         r  inputs/start_count_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X33Y3          FDPE                                         r  inputs/start_count_reg[0]_P/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.270ns (38.616%)  route 0.429ns (61.384%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y3          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.294     0.519    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X33Y2          LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  inputs/start_count[2]_i_1/O
                         net (fo=3, routed)           0.135     0.699    inputs/p_2_in
    SLICE_X33Y2          FDCE                                         r  inputs/start_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1642, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X33Y2          FDCE                                         r  inputs/start_count_reg[1]/C





