# system info spw_ulight_nofifo on 2017.05.24.22:47:55
system_info:
name,value
DEVICE,5CSEMA4U23C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1495676810
#
#
# Files generated for spw_ulight_nofifo on 2017.05.24.22:47:55
files:
filepath,kind,attributes,module,is_top
simulation/spw_ulight_nofifo.v,VERILOG,,spw_ulight_nofifo,true
simulation/submodules/spw_ulight_nofifo_MONITOR_A.v,VERILOG,,spw_ulight_nofifo_MONITOR_A,false
simulation/submodules/spw_ulight_nofifo_auto_start.v,VERILOG,,spw_ulight_nofifo_auto_start,false
simulation/submodules/spw_ulight_nofifo_clock_sel.v,VERILOG,,spw_ulight_nofifo_clock_sel,false
simulation/submodules/spw_ulight_nofifo_data_rx_r.v,VERILOG,,spw_ulight_nofifo_data_rx_r,false
simulation/submodules/spw_ulight_nofifo_data_rx_ready_0.v,VERILOG,,spw_ulight_nofifo_data_rx_ready_0,false
simulation/submodules/spw_ulight_nofifo_data_tx_to_w.v,VERILOG,,spw_ulight_nofifo_data_tx_to_w,false
simulation/submodules/spw_ulight_nofifo_fsm_info.v,VERILOG,,spw_ulight_nofifo_fsm_info,false
simulation/submodules/spw_ulight_nofifo_hps_0.v,VERILOG,,spw_ulight_nofifo_hps_0,false
simulation/submodules/spw_ulight_nofifo_led_fpga.v,VERILOG,,spw_ulight_nofifo_led_fpga,false
simulation/submodules/spw_ulight_nofifo_pll_tx.vo,VERILOG,,spw_ulight_nofifo_pll_tx,false
simulation/submodules/spw_ulight_nofifo_timec_rx_r.v,VERILOG,,spw_ulight_nofifo_timec_rx_r,false
simulation/submodules/spw_ulight_nofifo_timec_tx_to_w.v,VERILOG,,spw_ulight_nofifo_timec_tx_to_w,false
simulation/submodules/spw_ulight_nofifo_mm_interconnect_0.v,VERILOG,,spw_ulight_nofifo_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,spw_ulight_nofifo_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,spw_ulight_nofifo_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,spw_ulight_nofifo_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_fpga_interfaces,false
simulation/submodules/spw_ulight_nofifo_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_fpga_interfaces,false
simulation/submodules/spw_ulight_nofifo_hps_0_hps_io.v,VERILOG,,spw_ulight_nofifo_hps_0_hps_io,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_mm_interconnect_0_router,false
simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_mm_interconnect_0_router_002,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_mm_interconnect_0_cmd_demux,false
simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_mm_interconnect_0_cmd_mux,false
simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_mm_interconnect_0_rsp_demux,false
simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_mm_interconnect_0_rsp_mux,false
simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,spw_ulight_nofifo_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,spw_ulight_nofifo_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,spw_ulight_nofifo_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_hps_io_border,false
simulation/submodules/spw_ulight_nofifo_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_hps_io_border,false
simulation/submodules/spw_ulight_nofifo_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_hps_0_hps_io_border,false
simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
spw_ulight_nofifo.MONITOR_A,spw_ulight_nofifo_MONITOR_A
spw_ulight_nofifo.MONITOR_B,spw_ulight_nofifo_MONITOR_A
spw_ulight_nofifo.auto_start,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.auto_start_0,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.credit_error_rx,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.credit_error_rx_0,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.data_en_to_w,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.data_en_to_w_0,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.data_rx_rd_en,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.link_disable,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.link_disable_0,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.link_start,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.link_start_0,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.send_fct_now,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.send_fct_now_0,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.timec_en_to_tx,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.timec_en_to_tx_0,spw_ulight_nofifo_auto_start
spw_ulight_nofifo.clock_sel,spw_ulight_nofifo_clock_sel
spw_ulight_nofifo.data_rx_r,spw_ulight_nofifo_data_rx_r
spw_ulight_nofifo.data_rx_r_0,spw_ulight_nofifo_data_rx_r
spw_ulight_nofifo.data_rx_ready_0,spw_ulight_nofifo_data_rx_ready_0
spw_ulight_nofifo.data_tx_ready,spw_ulight_nofifo_data_rx_ready_0
spw_ulight_nofifo.data_tx_ready_0,spw_ulight_nofifo_data_rx_ready_0
spw_ulight_nofifo.timec_rx_ready,spw_ulight_nofifo_data_rx_ready_0
spw_ulight_nofifo.timec_rx_ready_0,spw_ulight_nofifo_data_rx_ready_0
spw_ulight_nofifo.timec_tx_ready,spw_ulight_nofifo_data_rx_ready_0
spw_ulight_nofifo.timec_tx_ready_0,spw_ulight_nofifo_data_rx_ready_0
spw_ulight_nofifo.data_tx_to_w,spw_ulight_nofifo_data_tx_to_w
spw_ulight_nofifo.data_tx_to_w_0,spw_ulight_nofifo_data_tx_to_w
spw_ulight_nofifo.fsm_info,spw_ulight_nofifo_fsm_info
spw_ulight_nofifo.fsm_info_0,spw_ulight_nofifo_fsm_info
spw_ulight_nofifo.hps_0,spw_ulight_nofifo_hps_0
spw_ulight_nofifo.hps_0.fpga_interfaces,spw_ulight_nofifo_hps_0_fpga_interfaces
spw_ulight_nofifo.hps_0.hps_io,spw_ulight_nofifo_hps_0_hps_io
spw_ulight_nofifo.hps_0.hps_io.border,spw_ulight_nofifo_hps_0_hps_io_border
spw_ulight_nofifo.led_fpga,spw_ulight_nofifo_led_fpga
spw_ulight_nofifo.pll_tx,spw_ulight_nofifo_pll_tx
spw_ulight_nofifo.timec_rx_r,spw_ulight_nofifo_timec_rx_r
spw_ulight_nofifo.timec_rx_r_0,spw_ulight_nofifo_timec_rx_r
spw_ulight_nofifo.timec_tx_to_w,spw_ulight_nofifo_timec_tx_to_w
spw_ulight_nofifo.timec_tx_to_w_0,spw_ulight_nofifo_timec_tx_to_w
spw_ulight_nofifo.mm_interconnect_0,spw_ulight_nofifo_mm_interconnect_0
spw_ulight_nofifo.mm_interconnect_0.led_fpga_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.MONITOR_A_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.MONITOR_B_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.auto_start_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.auto_start_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.clock_sel_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.credit_error_rx_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.credit_error_rx_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.data_en_to_w_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.data_en_to_w_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.data_rx_r_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.data_rx_r_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.data_rx_rd_en_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.data_rx_ready_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.data_tx_ready_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.data_tx_ready_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.data_tx_to_w_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.data_tx_to_w_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.fsm_info_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.fsm_info_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.link_disable_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.link_disable_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.link_start_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.link_start_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.send_fct_now_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.send_fct_now_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.timec_en_to_tx_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.timec_en_to_tx_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.timec_rx_r_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.timec_rx_r_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.timec_rx_ready_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.timec_rx_ready_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.timec_tx_ready_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.timec_tx_ready_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.timec_tx_to_w_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.timec_tx_to_w_0_s1_translator,altera_merlin_slave_translator
spw_ulight_nofifo.mm_interconnect_0.hps_0_h2f_axi_master_agent,altera_merlin_axi_master_ni
spw_ulight_nofifo.mm_interconnect_0.led_fpga_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.MONITOR_A_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.MONITOR_B_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.auto_start_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.auto_start_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.clock_sel_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.credit_error_rx_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.credit_error_rx_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.data_en_to_w_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.data_en_to_w_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.data_rx_r_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.data_rx_r_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.data_rx_rd_en_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.data_rx_ready_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.data_tx_ready_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.data_tx_ready_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.data_tx_to_w_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.data_tx_to_w_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.fsm_info_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.fsm_info_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.link_disable_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.link_disable_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.link_start_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.link_start_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.send_fct_now_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.send_fct_now_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.timec_en_to_tx_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.timec_en_to_tx_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.timec_rx_r_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.timec_rx_r_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.timec_rx_ready_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.timec_rx_ready_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.timec_tx_ready_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.timec_tx_ready_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.timec_tx_to_w_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.timec_tx_to_w_0_s1_agent,altera_merlin_slave_agent
spw_ulight_nofifo.mm_interconnect_0.led_fpga_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.led_fpga_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.MONITOR_A_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.MONITOR_A_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.MONITOR_B_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.MONITOR_B_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.auto_start_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.auto_start_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.auto_start_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.auto_start_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.clock_sel_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.clock_sel_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.credit_error_rx_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.credit_error_rx_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.credit_error_rx_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.credit_error_rx_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_en_to_w_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_en_to_w_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_en_to_w_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_en_to_w_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_rx_r_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_rx_r_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_rx_r_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_rx_r_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_rx_rd_en_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_rx_rd_en_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_rx_ready_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_rx_ready_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_tx_ready_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_tx_ready_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_tx_ready_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_tx_ready_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_tx_to_w_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_tx_to_w_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_tx_to_w_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.data_tx_to_w_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.fsm_info_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.fsm_info_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.fsm_info_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.fsm_info_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.link_disable_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.link_disable_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.link_disable_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.link_disable_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.link_start_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.link_start_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.link_start_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.link_start_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.send_fct_now_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.send_fct_now_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.send_fct_now_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.send_fct_now_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_en_to_tx_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_en_to_tx_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_en_to_tx_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_en_to_tx_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_rx_r_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_rx_r_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_rx_r_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_rx_r_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_rx_ready_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_rx_ready_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_rx_ready_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_rx_ready_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_tx_ready_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_tx_ready_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_tx_ready_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_tx_ready_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_tx_to_w_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_tx_to_w_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_tx_to_w_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.timec_tx_to_w_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
spw_ulight_nofifo.mm_interconnect_0.router,spw_ulight_nofifo_mm_interconnect_0_router
spw_ulight_nofifo.mm_interconnect_0.router_001,spw_ulight_nofifo_mm_interconnect_0_router
spw_ulight_nofifo.mm_interconnect_0.router_002,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_003,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_004,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_005,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_006,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_007,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_008,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_009,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_010,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_011,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_012,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_013,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_014,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_015,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_016,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_017,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_018,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_019,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_020,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_021,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_022,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_023,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_024,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_025,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_026,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_027,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_028,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_029,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_030,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_031,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_032,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_033,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_034,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_035,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_036,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.router_037,spw_ulight_nofifo_mm_interconnect_0_router_002
spw_ulight_nofifo.mm_interconnect_0.hps_0_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
spw_ulight_nofifo.mm_interconnect_0.hps_0_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
spw_ulight_nofifo.mm_interconnect_0.led_fpga_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.MONITOR_A_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.MONITOR_B_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.auto_start_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.auto_start_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.clock_sel_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.credit_error_rx_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.credit_error_rx_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.data_en_to_w_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.data_en_to_w_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.data_rx_r_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.data_rx_r_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.data_rx_rd_en_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.data_rx_ready_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.data_tx_ready_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.data_tx_ready_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.data_tx_to_w_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.data_tx_to_w_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.fsm_info_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.fsm_info_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.link_disable_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.link_disable_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.link_start_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.link_start_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.send_fct_now_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.send_fct_now_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.timec_en_to_tx_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.timec_en_to_tx_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.timec_rx_r_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.timec_rx_r_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.timec_rx_ready_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.timec_rx_ready_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.timec_tx_ready_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.timec_tx_ready_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.timec_tx_to_w_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.timec_tx_to_w_0_s1_burst_adapter,altera_merlin_burst_adapter
spw_ulight_nofifo.mm_interconnect_0.cmd_demux,spw_ulight_nofifo_mm_interconnect_0_cmd_demux
spw_ulight_nofifo.mm_interconnect_0.cmd_demux_001,spw_ulight_nofifo_mm_interconnect_0_cmd_demux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_001,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_002,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_003,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_004,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_005,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_006,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_007,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_008,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_009,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_010,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_011,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_012,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_013,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_014,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_015,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_016,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_017,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_018,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_019,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_020,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_021,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_022,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_023,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_024,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_025,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_026,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_027,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_028,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_029,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_030,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_031,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_032,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_033,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_034,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.cmd_mux_035,spw_ulight_nofifo_mm_interconnect_0_cmd_mux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_001,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_002,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_003,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_004,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_005,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_006,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_007,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_008,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_009,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_010,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_011,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_012,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_013,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_014,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_015,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_016,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_017,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_018,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_019,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_020,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_021,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_022,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_023,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_024,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_025,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_026,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_027,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_028,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_029,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_030,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_031,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_032,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_033,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_034,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_demux_035,spw_ulight_nofifo_mm_interconnect_0_rsp_demux
spw_ulight_nofifo.mm_interconnect_0.rsp_mux,spw_ulight_nofifo_mm_interconnect_0_rsp_mux
spw_ulight_nofifo.mm_interconnect_0.rsp_mux_001,spw_ulight_nofifo_mm_interconnect_0_rsp_mux
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_001,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_002,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_003,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_004,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_005,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_006,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_007,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_008,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_009,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_010,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_011,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_012,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_013,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_014,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_014.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_015,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_015.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_016,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_016.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_017,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_017.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_018,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_018.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_019,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_019.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_020,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_020.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_021,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_021.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_022,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_022.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_023,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_023.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_024,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_024.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_025,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_025.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_026,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_026.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_027,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_027.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_028,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_028.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_029,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_029.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_030,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_030.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_031,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_031.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_032,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_032.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_033,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_033.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_034,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_034.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_035,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter
spw_ulight_nofifo.mm_interconnect_0.avalon_st_adapter_035.error_adapter_0,spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0
spw_ulight_nofifo.rst_controller,altera_reset_controller
spw_ulight_nofifo.rst_controller_001,altera_reset_controller
