<stg><name>cache_module</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %AppID) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %sensorID) nounwind, !map !12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sensor_value) nounwind, !map !16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_log_addr) nounwind, !map !20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_state_addr) nounwind, !map !24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %AppID_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %AppID) nounwind

]]></node>
<StgValue><ssdm name="AppID_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="64">
<![CDATA[
:8  %hb_cache_AppID = alloca [16 x i32], align 4

]]></node>
<StgValue><ssdm name="hb_cache_AppID"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="64">
<![CDATA[
:9  %hb_cache_state_addr = alloca [16 x i32], align 4

]]></node>
<StgValue><ssdm name="hb_cache_state_addr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="64">
<![CDATA[
:10  %hb_cache_log_addr = alloca [16 x i32], align 4

]]></node>
<StgValue><ssdm name="hb_cache_log_addr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="64">
<![CDATA[
:11  %hb_cache_prev_sensor_id = alloca [16 x i32], align 4

]]></node>
<StgValue><ssdm name="hb_cache_prev_sensor_id"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBus(i32* %a, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecIFCore(i32* %a, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %temp_res_prev_sensor_id = phi i32 [ undef, %0 ], [ %temp_cache_entry_prev_sensor_id_1, %_ifconv ]

]]></node>
<StgValue><ssdm name="temp_res_prev_sensor_id"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %temp_res_log_addr = phi i32 [ undef, %0 ], [ %temp_cache_entry_log_addr_1, %_ifconv ]

]]></node>
<StgValue><ssdm name="temp_res_log_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %temp_res_state_addr = phi i32 [ undef, %0 ], [ %temp_cache_entry_state_addr_1, %_ifconv ]

]]></node>
<StgValue><ssdm name="temp_res_state_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:3  %i_i = phi i5 [ 0, %0 ], [ %i, %_ifconv ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %exitcond_i = icmp eq i5 %i_i, -16

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %i = add i5 %i_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_i, label %query_hb_cache.exit, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:0  %tmp_i = zext i5 %i_i to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1  %hb_cache_AppID_addr = getelementptr [16 x i32]* %hb_cache_AppID, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="hb_cache_AppID_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:2  %hb_cache_AppID_load = load i32* %hb_cache_AppID_addr, align 4

]]></node>
<StgValue><ssdm name="hb_cache_AppID_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %hb_cache_state_addr_addr = getelementptr [16 x i32]* %hb_cache_state_addr, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="hb_cache_state_addr_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:5  %temp_cache_entry_state_addr = load i32* %hb_cache_state_addr_addr, align 4

]]></node>
<StgValue><ssdm name="temp_cache_entry_state_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %hb_cache_log_addr_addr = getelementptr [16 x i32]* %hb_cache_log_addr, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="hb_cache_log_addr_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:7  %temp_cache_entry_log_addr = load i32* %hb_cache_log_addr_addr, align 4

]]></node>
<StgValue><ssdm name="temp_cache_entry_log_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %hb_cache_prev_sensor_id_addr = getelementptr [16 x i32]* %hb_cache_prev_sensor_id, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="hb_cache_prev_sensor_id_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:9  %temp_cache_entry_prev_sensor_id = load i32* %hb_cache_prev_sensor_id_addr, align 4

]]></node>
<StgValue><ssdm name="temp_cache_entry_prev_sensor_id"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
query_hb_cache.exit:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %sensor_value, i32 %temp_res_prev_sensor_id) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
query_hb_cache.exit:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_log_addr, i32 %temp_res_log_addr) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
query_hb_cache.exit:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_state_addr, i32 %temp_res_state_addr) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0">
<![CDATA[
query_hb_cache.exit:3  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:2  %hb_cache_AppID_load = load i32* %hb_cache_AppID_addr, align 4

]]></node>
<StgValue><ssdm name="hb_cache_AppID_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_1_i = icmp eq i32 %hb_cache_AppID_load, %AppID_read

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:5  %temp_cache_entry_state_addr = load i32* %hb_cache_state_addr_addr, align 4

]]></node>
<StgValue><ssdm name="temp_cache_entry_state_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:7  %temp_cache_entry_log_addr = load i32* %hb_cache_log_addr_addr, align 4

]]></node>
<StgValue><ssdm name="temp_cache_entry_log_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:9  %temp_cache_entry_prev_sensor_id = load i32* %hb_cache_prev_sensor_id_addr, align 4

]]></node>
<StgValue><ssdm name="temp_cache_entry_prev_sensor_id"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %temp_cache_entry_prev_sensor_id_1 = select i1 %tmp_1_i, i32 %temp_cache_entry_prev_sensor_id, i32 %temp_res_prev_sensor_id

]]></node>
<StgValue><ssdm name="temp_cache_entry_prev_sensor_id_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %temp_cache_entry_log_addr_1 = select i1 %tmp_1_i, i32 %temp_cache_entry_log_addr, i32 %temp_res_log_addr

]]></node>
<StgValue><ssdm name="temp_cache_entry_log_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12  %temp_cache_entry_state_addr_1 = select i1 %tmp_1_i, i32 %temp_cache_entry_state_addr, i32 %temp_res_state_addr

]]></node>
<StgValue><ssdm name="temp_cache_entry_state_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:13  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="a" dir="0" iftype="4">
<core>AXI4M</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="54" name="AppID" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="AppID"/></StgValue>
</port>
<port id="55" name="sensorID" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sensorID"/></StgValue>
</port>
<port id="56" name="sensor_value" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="sensor_value"/></StgValue>
</port>
<port id="57" name="out_log_addr" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_log_addr"/></StgValue>
</port>
<port id="58" name="out_state_addr" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_state_addr"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="_ssdm_op_SpecBitsMap" to="stg_4" fromId="59" toId="4">
</dataflow>
<dataflow id="61" from="a" to="stg_4" fromId="53" toId="4">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecBitsMap" to="stg_5" fromId="59" toId="5">
</dataflow>
<dataflow id="63" from="AppID" to="stg_5" fromId="54" toId="5">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecBitsMap" to="stg_6" fromId="59" toId="6">
</dataflow>
<dataflow id="65" from="sensorID" to="stg_6" fromId="55" toId="6">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecBitsMap" to="stg_7" fromId="59" toId="7">
</dataflow>
<dataflow id="67" from="sensor_value" to="stg_7" fromId="56" toId="7">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecBitsMap" to="stg_8" fromId="59" toId="8">
</dataflow>
<dataflow id="69" from="out_log_addr" to="stg_8" fromId="57" toId="8">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecBitsMap" to="stg_9" fromId="59" toId="9">
</dataflow>
<dataflow id="71" from="out_state_addr" to="stg_9" fromId="58" toId="9">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecTopModule" to="stg_10" fromId="72" toId="10">
</dataflow>
<dataflow id="75" from="str" to="stg_10" fromId="74" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i32" to="AppID_read" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="AppID" to="AppID_read" fromId="54" toId="11">
</dataflow>
<dataflow id="80" from="stg_79" to="hb_cache_AppID" fromId="79" toId="12">
</dataflow>
<dataflow id="81" from="stg_79" to="hb_cache_state_addr" fromId="79" toId="13">
</dataflow>
<dataflow id="82" from="stg_79" to="hb_cache_log_addr" fromId="79" toId="14">
</dataflow>
<dataflow id="83" from="stg_79" to="hb_cache_prev_sensor_id" fromId="79" toId="15">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecBus" to="stg_16" fromId="84" toId="16">
</dataflow>
<dataflow id="86" from="a" to="stg_16" fromId="53" toId="16">
</dataflow>
<dataflow id="88" from="p_str" to="stg_16" fromId="87" toId="16">
</dataflow>
<dataflow id="90" from="stg_89" to="stg_16" fromId="89" toId="16">
</dataflow>
<dataflow id="91" from="stg_89" to="stg_16" fromId="89" toId="16">
</dataflow>
<dataflow id="92" from="stg_89" to="stg_16" fromId="89" toId="16">
</dataflow>
<dataflow id="94" from="p_str1" to="stg_16" fromId="93" toId="16">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecIFCore" to="stg_17" fromId="95" toId="17">
</dataflow>
<dataflow id="97" from="a" to="stg_17" fromId="53" toId="17">
</dataflow>
<dataflow id="98" from="p_str1" to="stg_17" fromId="93" toId="17">
</dataflow>
<dataflow id="100" from="p_str2" to="stg_17" fromId="99" toId="17">
</dataflow>
<dataflow id="101" from="p_str1" to="stg_17" fromId="93" toId="17">
</dataflow>
<dataflow id="102" from="p_str1" to="stg_17" fromId="93" toId="17">
</dataflow>
<dataflow id="103" from="p_str1" to="stg_17" fromId="93" toId="17">
</dataflow>
<dataflow id="104" from="p_str1" to="stg_17" fromId="93" toId="17">
</dataflow>
<dataflow id="106" from="stg_105" to="temp_res_prev_sensor_id" fromId="105" toId="19">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="107" from="stg_18" to="temp_res_prev_sensor_id" fromId="18" toId="19">
</dataflow>
<dataflow id="108" from="temp_cache_entry_prev_sensor_id_1" to="temp_res_prev_sensor_id" fromId="45" toId="19">
<BackEdge/>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="stg_48" to="temp_res_prev_sensor_id" fromId="48" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="110" from="stg_105" to="temp_res_log_addr" fromId="105" toId="20">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="stg_18" to="temp_res_log_addr" fromId="18" toId="20">
</dataflow>
<dataflow id="112" from="temp_cache_entry_log_addr_1" to="temp_res_log_addr" fromId="46" toId="20">
<BackEdge/>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="stg_48" to="temp_res_log_addr" fromId="48" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="114" from="stg_105" to="temp_res_state_addr" fromId="105" toId="21">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="stg_18" to="temp_res_state_addr" fromId="18" toId="21">
</dataflow>
<dataflow id="116" from="temp_cache_entry_state_addr_1" to="temp_res_state_addr" fromId="47" toId="21">
<BackEdge/>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="stg_48" to="temp_res_state_addr" fromId="48" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="119" from="stg_118" to="i_i" fromId="118" toId="22">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="stg_18" to="i_i" fromId="18" toId="22">
</dataflow>
<dataflow id="121" from="i" to="i_i" fromId="25" toId="22">
<BackEdge/>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="122" from="stg_48" to="i_i" fromId="48" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="123" from="i_i" to="exitcond_i" fromId="22" toId="23">
</dataflow>
<dataflow id="125" from="stg_124" to="exitcond_i" fromId="124" toId="23">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="126" toId="24">
</dataflow>
<dataflow id="129" from="stg_128" to="empty" fromId="128" toId="24">
</dataflow>
<dataflow id="130" from="stg_128" to="empty" fromId="128" toId="24">
</dataflow>
<dataflow id="131" from="stg_128" to="empty" fromId="128" toId="24">
</dataflow>
<dataflow id="132" from="i_i" to="i" fromId="22" toId="25">
</dataflow>
<dataflow id="134" from="stg_133" to="i" fromId="133" toId="25">
</dataflow>
<dataflow id="135" from="exitcond_i" to="stg_26" fromId="23" toId="26">
</dataflow>
<dataflow id="136" from="i_i" to="tmp_i" fromId="22" toId="27">
</dataflow>
<dataflow id="137" from="hb_cache_AppID" to="hb_cache_AppID_addr" fromId="12" toId="28">
</dataflow>
<dataflow id="139" from="stg_138" to="hb_cache_AppID_addr" fromId="138" toId="28">
</dataflow>
<dataflow id="140" from="tmp_i" to="hb_cache_AppID_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="141" from="hb_cache_AppID_addr" to="hb_cache_AppID_load" fromId="28" toId="29">
</dataflow>
<dataflow id="142" from="hb_cache_state_addr" to="hb_cache_state_addr_addr" fromId="13" toId="30">
</dataflow>
<dataflow id="143" from="stg_138" to="hb_cache_state_addr_addr" fromId="138" toId="30">
</dataflow>
<dataflow id="144" from="tmp_i" to="hb_cache_state_addr_addr" fromId="27" toId="30">
</dataflow>
<dataflow id="145" from="hb_cache_state_addr_addr" to="temp_cache_entry_state_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="146" from="hb_cache_log_addr" to="hb_cache_log_addr_addr" fromId="14" toId="32">
</dataflow>
<dataflow id="147" from="stg_138" to="hb_cache_log_addr_addr" fromId="138" toId="32">
</dataflow>
<dataflow id="148" from="tmp_i" to="hb_cache_log_addr_addr" fromId="27" toId="32">
</dataflow>
<dataflow id="149" from="hb_cache_log_addr_addr" to="temp_cache_entry_log_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="150" from="hb_cache_prev_sensor_id" to="hb_cache_prev_sensor_id_addr" fromId="15" toId="34">
</dataflow>
<dataflow id="151" from="stg_138" to="hb_cache_prev_sensor_id_addr" fromId="138" toId="34">
</dataflow>
<dataflow id="152" from="tmp_i" to="hb_cache_prev_sensor_id_addr" fromId="27" toId="34">
</dataflow>
<dataflow id="153" from="hb_cache_prev_sensor_id_addr" to="temp_cache_entry_prev_sensor_id" fromId="34" toId="35">
</dataflow>
<dataflow id="155" from="_ssdm_op_Write.ap_auto.i32P" to="stg_36" fromId="154" toId="36">
</dataflow>
<dataflow id="156" from="sensor_value" to="stg_36" fromId="56" toId="36">
</dataflow>
<dataflow id="157" from="temp_res_prev_sensor_id" to="stg_36" fromId="19" toId="36">
</dataflow>
<dataflow id="158" from="_ssdm_op_Write.ap_auto.i32P" to="stg_37" fromId="154" toId="37">
</dataflow>
<dataflow id="159" from="out_log_addr" to="stg_37" fromId="57" toId="37">
</dataflow>
<dataflow id="160" from="temp_res_log_addr" to="stg_37" fromId="20" toId="37">
</dataflow>
<dataflow id="161" from="_ssdm_op_Write.ap_auto.i32P" to="stg_38" fromId="154" toId="38">
</dataflow>
<dataflow id="162" from="out_state_addr" to="stg_38" fromId="58" toId="38">
</dataflow>
<dataflow id="163" from="temp_res_state_addr" to="stg_38" fromId="21" toId="38">
</dataflow>
<dataflow id="164" from="hb_cache_AppID_addr" to="hb_cache_AppID_load" fromId="28" toId="40">
</dataflow>
<dataflow id="165" from="hb_cache_AppID_load" to="tmp_1_i" fromId="40" toId="41">
</dataflow>
<dataflow id="166" from="AppID_read" to="tmp_1_i" fromId="11" toId="41">
</dataflow>
<dataflow id="167" from="hb_cache_state_addr_addr" to="temp_cache_entry_state_addr" fromId="30" toId="42">
</dataflow>
<dataflow id="168" from="hb_cache_log_addr_addr" to="temp_cache_entry_log_addr" fromId="32" toId="43">
</dataflow>
<dataflow id="169" from="hb_cache_prev_sensor_id_addr" to="temp_cache_entry_prev_sensor_id" fromId="34" toId="44">
</dataflow>
<dataflow id="170" from="tmp_1_i" to="temp_cache_entry_prev_sensor_id_1" fromId="41" toId="45">
</dataflow>
<dataflow id="171" from="temp_cache_entry_prev_sensor_id" to="temp_cache_entry_prev_sensor_id_1" fromId="44" toId="45">
</dataflow>
<dataflow id="172" from="temp_res_prev_sensor_id" to="temp_cache_entry_prev_sensor_id_1" fromId="19" toId="45">
</dataflow>
<dataflow id="173" from="tmp_1_i" to="temp_cache_entry_log_addr_1" fromId="41" toId="46">
</dataflow>
<dataflow id="174" from="temp_cache_entry_log_addr" to="temp_cache_entry_log_addr_1" fromId="43" toId="46">
</dataflow>
<dataflow id="175" from="temp_res_log_addr" to="temp_cache_entry_log_addr_1" fromId="20" toId="46">
</dataflow>
<dataflow id="176" from="tmp_1_i" to="temp_cache_entry_state_addr_1" fromId="41" toId="47">
</dataflow>
<dataflow id="177" from="temp_cache_entry_state_addr" to="temp_cache_entry_state_addr_1" fromId="42" toId="47">
</dataflow>
<dataflow id="178" from="temp_res_state_addr" to="temp_cache_entry_state_addr_1" fromId="21" toId="47">
</dataflow>
<dataflow id="179" from="exitcond_i" to="stg_2" fromId="23" toId="2">
</dataflow>
</dataflows>


</stg>
