

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Aug  7 18:56:38 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp2_ap_cc
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  114973|  123085|  114973|  123085|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |                     |     Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |- Row_Loop           |  114972|  123084| 4422 ~ 4734 |          -|          -|    26|    no    |
        | + Col_Loop          |    4420|    4732|  170 ~ 182  |          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     168|     180|   28 ~ 30   |          -|          -|     6|    no    |
        |   +++ W_Row_Loop    |      24|      24|            8|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       6|       6|            2|          -|          -|     3|    no    |
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|      40|   1262|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        0|      -|      16|      9|    -|
|Multiplexer      |        -|      -|       -|    506|    -|
|Register         |        -|      -|     387|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     573|   2246|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U1  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cnn_mul_mul_14s_9eOg_U2  |cnn_mul_mul_14s_9eOg  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_V_U     |conv_1_conv_1_biacud  |        0|  7|   1|    0|     6|    7|     1|           42|
    |conv_1_weights_V_U  |conv_1_conv_1_weibkb  |        0|  9|   8|    0|    54|    9|     1|          486|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        0| 16|   9|    0|    60|   16|     2|          528|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |add_ln1116_3_fu_947_p2   |     +    |      0|   0|    8|           7|           7|
    |add_ln1116_fu_916_p2     |     +    |      0|   0|   15|           6|           6|
    |add_ln1117_fu_967_p2     |     +    |      0|   0|   13|          11|          11|
    |add_ln203_fu_787_p2      |     +    |      0|   0|   15|           9|           9|
    |add_ln23_1_fu_957_p2     |     +    |      0|   0|   15|           5|           5|
    |add_ln23_fu_860_p2       |     +    |      0|   0|   15|           5|           5|
    |add_ln899_fu_1165_p2     |     +    |      0|   0|   19|           7|          14|
    |add_ln908_fu_1215_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_1296_p2     |     +    |      0|   0|    8|          11|          11|
    |c_fu_757_p2              |     +    |      0|   0|   15|           5|           1|
    |f_fu_769_p2              |     +    |      0|   0|   12|           3|           1|
    |lsb_index_fu_1091_p2     |     +    |      0|   0|   39|           7|          32|
    |m_8_fu_1255_p2           |     +    |      0|   0|   71|          64|          64|
    |r_fu_715_p2              |     +    |      0|   0|   15|           5|           1|
    |ret_V_fu_1004_p2         |     +    |      0|   0|   36|          29|          29|
    |tmp_V_8_fu_1024_p2       |     +    |      0|   0|   19|          14|          14|
    |wc_fu_906_p2             |     +    |      0|   0|   10|           2|           1|
    |wr_fu_832_p2             |     +    |      0|   0|   10|           2|           1|
    |sub_ln1116_2_fu_941_p2   |     -    |      0|   0|    8|           7|           7|
    |sub_ln1116_fu_850_p2     |     -    |      0|   0|   15|           5|           5|
    |sub_ln1117_fu_890_p2     |     -    |      0|   0|   13|          11|          11|
    |sub_ln203_fu_745_p2      |     -    |      0|   0|   15|           9|           9|
    |sub_ln894_fu_1081_p2     |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_1117_p2     |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_1230_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_1291_p2     |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_1043_p2         |     -    |      0|   0|   19|           1|          14|
    |a_fu_1145_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_1179_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_1352_p2     |    and   |      0|   0|    2|           1|           1|
    |ap_condition_439         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_450         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_459         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_468         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_477         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_486         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_495         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_504         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_513         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_522         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_531         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_540         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_549         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_558         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_567         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_576         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_585         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_594         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_603         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_612         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_621         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_630         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_639         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_648         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_656         |    and   |      0|   0|    2|           1|           1|
    |p_Result_29_fu_1133_p2   |    and   |      0|   0|   14|          14|          14|
    |l_fu_1073_p3             |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_751_p2      |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln14_fu_763_p2      |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln18_fu_826_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln21_fu_900_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln885_fu_1030_p2    |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_2_fu_1139_p2  |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_1107_p2    |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_709_p2       |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln908_fu_1199_p2    |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_2_fu_1342_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_1336_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_1127_p2    |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_1220_p2    |   lshr   |      0|   0|  101|          32|          32|
    |ap_condition_445         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_454         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_463         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_472         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_481         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_490         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_499         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_508         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_517         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_526         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_535         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_544         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_553         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_562         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_571         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_580         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_589         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_598         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_607         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_616         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_625         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_634         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_643         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_652         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_660         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_689         |    or    |      0|   0|    2|           1|           1|
    |ap_condition_717         |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_1185_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_1348_p2      |    or    |      0|   0|    2|           1|           1|
    |m_7_fu_1245_p3           |  select  |      0|   0|   64|           1|          64|
    |select_ln915_fu_1283_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_9_fu_1048_p3       |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_1239_p2     |    shl   |      0|   0|  182|          64|          64|
    |xor_ln899_fu_1159_p2     |    xor   |      0|   0|    2|           1|           2|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40| 1262|         624|         662|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  53|         12|    1|         12|
    |c_0_reg_635        |   9|          2|    5|         10|
    |conv_out_0_V_d0    |  15|          3|   14|         42|
    |conv_out_10_V_d0   |  15|          3|   14|         42|
    |conv_out_11_V_d0   |  15|          3|   14|         42|
    |conv_out_12_V_d0   |  15|          3|   14|         42|
    |conv_out_13_V_d0   |  15|          3|   14|         42|
    |conv_out_14_V_d0   |  15|          3|   14|         42|
    |conv_out_15_V_d0   |  15|          3|   14|         42|
    |conv_out_16_V_d0   |  15|          3|   14|         42|
    |conv_out_17_V_d0   |  15|          3|   14|         42|
    |conv_out_18_V_d0   |  15|          3|   14|         42|
    |conv_out_19_V_d0   |  15|          3|   14|         42|
    |conv_out_1_V_d0    |  15|          3|   14|         42|
    |conv_out_20_V_d0   |  15|          3|   14|         42|
    |conv_out_21_V_d0   |  15|          3|   14|         42|
    |conv_out_22_V_d0   |  15|          3|   14|         42|
    |conv_out_23_V_d0   |  15|          3|   14|         42|
    |conv_out_24_V_d0   |  15|          3|   14|         42|
    |conv_out_25_V_d0   |  15|          3|   14|         42|
    |conv_out_2_V_d0    |  15|          3|   14|         42|
    |conv_out_3_V_d0    |  15|          3|   14|         42|
    |conv_out_4_V_d0    |  15|          3|   14|         42|
    |conv_out_5_V_d0    |  15|          3|   14|         42|
    |conv_out_6_V_d0    |  15|          3|   14|         42|
    |conv_out_7_V_d0    |  15|          3|   14|         42|
    |conv_out_8_V_d0    |  15|          3|   14|         42|
    |conv_out_9_V_d0    |  15|          3|   14|         42|
    |f_0_reg_647        |   9|          2|    3|          6|
    |p_Val2_26_reg_681  |   9|          2|   14|         28|
    |p_Val2_s_reg_658   |   9|          2|   14|         28|
    |r_0_reg_623        |   9|          2|    5|         10|
    |wc_0_reg_693       |   9|          2|    2|          4|
    |wr_0_reg_670       |   9|          2|    2|          4|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 506|        104|  410|       1194|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  11|   0|   11|          0|
    |c_0_reg_635                  |   5|   0|    5|          0|
    |c_reg_1381                   |   5|   0|    5|          0|
    |conv_out_0_V_addr_reg_1404   |   8|   0|    8|          0|
    |conv_out_10_V_addr_reg_1454  |   8|   0|    8|          0|
    |conv_out_11_V_addr_reg_1459  |   8|   0|    8|          0|
    |conv_out_12_V_addr_reg_1464  |   8|   0|    8|          0|
    |conv_out_13_V_addr_reg_1469  |   8|   0|    8|          0|
    |conv_out_14_V_addr_reg_1474  |   8|   0|    8|          0|
    |conv_out_15_V_addr_reg_1479  |   8|   0|    8|          0|
    |conv_out_16_V_addr_reg_1484  |   8|   0|    8|          0|
    |conv_out_17_V_addr_reg_1489  |   8|   0|    8|          0|
    |conv_out_18_V_addr_reg_1494  |   8|   0|    8|          0|
    |conv_out_19_V_addr_reg_1499  |   8|   0|    8|          0|
    |conv_out_1_V_addr_reg_1409   |   8|   0|    8|          0|
    |conv_out_20_V_addr_reg_1504  |   8|   0|    8|          0|
    |conv_out_21_V_addr_reg_1509  |   8|   0|    8|          0|
    |conv_out_22_V_addr_reg_1514  |   8|   0|    8|          0|
    |conv_out_23_V_addr_reg_1519  |   8|   0|    8|          0|
    |conv_out_24_V_addr_reg_1524  |   8|   0|    8|          0|
    |conv_out_25_V_addr_reg_1529  |   8|   0|    8|          0|
    |conv_out_2_V_addr_reg_1414   |   8|   0|    8|          0|
    |conv_out_3_V_addr_reg_1419   |   8|   0|    8|          0|
    |conv_out_4_V_addr_reg_1424   |   8|   0|    8|          0|
    |conv_out_5_V_addr_reg_1429   |   8|   0|    8|          0|
    |conv_out_6_V_addr_reg_1434   |   8|   0|    8|          0|
    |conv_out_7_V_addr_reg_1439   |   8|   0|    8|          0|
    |conv_out_8_V_addr_reg_1444   |   8|   0|    8|          0|
    |conv_out_9_V_addr_reg_1449   |   8|   0|    8|          0|
    |f_0_reg_647                  |   3|   0|    3|          0|
    |f_reg_1389                   |   3|   0|    3|          0|
    |icmp_ln885_reg_1613          |   1|   0|    1|          0|
    |icmp_ln908_reg_1639          |   1|   0|    1|          0|
    |icmp_ln924_2_reg_1659        |   1|   0|    1|          0|
    |icmp_ln924_reg_1654          |   1|   0|    1|          0|
    |or_ln_reg_1634               |   1|   0|   32|         31|
    |p_Result_32_reg_1617         |   1|   0|    1|          0|
    |p_Val2_26_reg_681            |  14|   0|   14|          0|
    |p_Val2_s_reg_658             |  14|   0|   14|          0|
    |r_0_reg_623                  |   5|   0|    5|          0|
    |r_reg_1368                   |   5|   0|    5|          0|
    |sext_ln1116_reg_1542         |   6|   0|    6|          0|
    |sub_ln1117_reg_1547          |   9|   0|   11|          2|
    |sub_ln203_reg_1373           |   8|   0|    9|          1|
    |sub_ln894_reg_1628           |  32|   0|   32|          0|
    |tmp_V_8_reg_1580             |  14|   0|   14|          0|
    |tmp_V_9_reg_1622             |  14|   0|   14|          0|
    |trunc_ln893_reg_1644         |  11|   0|   11|          0|
    |wc_0_reg_693                 |   2|   0|    2|          0|
    |wc_reg_1560                  |   2|   0|    2|          0|
    |wr_0_reg_670                 |   2|   0|    2|          0|
    |wr_reg_1537                  |   2|   0|    2|          0|
    |zext_ln203_13_reg_1399       |   3|   0|    7|          4|
    |zext_ln23_reg_1394           |   3|   0|   64|         61|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 387|   0|  486|         99|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |     conv_1    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |     conv_1    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |     conv_1    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |     conv_1    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |     conv_1    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |     conv_1    | return value |
|input_V_address0        | out |   10|  ap_memory |    input_V    |     array    |
|input_V_ce0             | out |    1|  ap_memory |    input_V    |     array    |
|input_V_q0              |  in |   14|  ap_memory |    input_V    |     array    |
|conv_out_0_V_address0   | out |    8|  ap_memory |  conv_out_0_V |     array    |
|conv_out_0_V_ce0        | out |    1|  ap_memory |  conv_out_0_V |     array    |
|conv_out_0_V_we0        | out |    1|  ap_memory |  conv_out_0_V |     array    |
|conv_out_0_V_d0         | out |   14|  ap_memory |  conv_out_0_V |     array    |
|conv_out_1_V_address0   | out |    8|  ap_memory |  conv_out_1_V |     array    |
|conv_out_1_V_ce0        | out |    1|  ap_memory |  conv_out_1_V |     array    |
|conv_out_1_V_we0        | out |    1|  ap_memory |  conv_out_1_V |     array    |
|conv_out_1_V_d0         | out |   14|  ap_memory |  conv_out_1_V |     array    |
|conv_out_2_V_address0   | out |    8|  ap_memory |  conv_out_2_V |     array    |
|conv_out_2_V_ce0        | out |    1|  ap_memory |  conv_out_2_V |     array    |
|conv_out_2_V_we0        | out |    1|  ap_memory |  conv_out_2_V |     array    |
|conv_out_2_V_d0         | out |   14|  ap_memory |  conv_out_2_V |     array    |
|conv_out_3_V_address0   | out |    8|  ap_memory |  conv_out_3_V |     array    |
|conv_out_3_V_ce0        | out |    1|  ap_memory |  conv_out_3_V |     array    |
|conv_out_3_V_we0        | out |    1|  ap_memory |  conv_out_3_V |     array    |
|conv_out_3_V_d0         | out |   14|  ap_memory |  conv_out_3_V |     array    |
|conv_out_4_V_address0   | out |    8|  ap_memory |  conv_out_4_V |     array    |
|conv_out_4_V_ce0        | out |    1|  ap_memory |  conv_out_4_V |     array    |
|conv_out_4_V_we0        | out |    1|  ap_memory |  conv_out_4_V |     array    |
|conv_out_4_V_d0         | out |   14|  ap_memory |  conv_out_4_V |     array    |
|conv_out_5_V_address0   | out |    8|  ap_memory |  conv_out_5_V |     array    |
|conv_out_5_V_ce0        | out |    1|  ap_memory |  conv_out_5_V |     array    |
|conv_out_5_V_we0        | out |    1|  ap_memory |  conv_out_5_V |     array    |
|conv_out_5_V_d0         | out |   14|  ap_memory |  conv_out_5_V |     array    |
|conv_out_6_V_address0   | out |    8|  ap_memory |  conv_out_6_V |     array    |
|conv_out_6_V_ce0        | out |    1|  ap_memory |  conv_out_6_V |     array    |
|conv_out_6_V_we0        | out |    1|  ap_memory |  conv_out_6_V |     array    |
|conv_out_6_V_d0         | out |   14|  ap_memory |  conv_out_6_V |     array    |
|conv_out_7_V_address0   | out |    8|  ap_memory |  conv_out_7_V |     array    |
|conv_out_7_V_ce0        | out |    1|  ap_memory |  conv_out_7_V |     array    |
|conv_out_7_V_we0        | out |    1|  ap_memory |  conv_out_7_V |     array    |
|conv_out_7_V_d0         | out |   14|  ap_memory |  conv_out_7_V |     array    |
|conv_out_8_V_address0   | out |    8|  ap_memory |  conv_out_8_V |     array    |
|conv_out_8_V_ce0        | out |    1|  ap_memory |  conv_out_8_V |     array    |
|conv_out_8_V_we0        | out |    1|  ap_memory |  conv_out_8_V |     array    |
|conv_out_8_V_d0         | out |   14|  ap_memory |  conv_out_8_V |     array    |
|conv_out_9_V_address0   | out |    8|  ap_memory |  conv_out_9_V |     array    |
|conv_out_9_V_ce0        | out |    1|  ap_memory |  conv_out_9_V |     array    |
|conv_out_9_V_we0        | out |    1|  ap_memory |  conv_out_9_V |     array    |
|conv_out_9_V_d0         | out |   14|  ap_memory |  conv_out_9_V |     array    |
|conv_out_10_V_address0  | out |    8|  ap_memory | conv_out_10_V |     array    |
|conv_out_10_V_ce0       | out |    1|  ap_memory | conv_out_10_V |     array    |
|conv_out_10_V_we0       | out |    1|  ap_memory | conv_out_10_V |     array    |
|conv_out_10_V_d0        | out |   14|  ap_memory | conv_out_10_V |     array    |
|conv_out_11_V_address0  | out |    8|  ap_memory | conv_out_11_V |     array    |
|conv_out_11_V_ce0       | out |    1|  ap_memory | conv_out_11_V |     array    |
|conv_out_11_V_we0       | out |    1|  ap_memory | conv_out_11_V |     array    |
|conv_out_11_V_d0        | out |   14|  ap_memory | conv_out_11_V |     array    |
|conv_out_12_V_address0  | out |    8|  ap_memory | conv_out_12_V |     array    |
|conv_out_12_V_ce0       | out |    1|  ap_memory | conv_out_12_V |     array    |
|conv_out_12_V_we0       | out |    1|  ap_memory | conv_out_12_V |     array    |
|conv_out_12_V_d0        | out |   14|  ap_memory | conv_out_12_V |     array    |
|conv_out_13_V_address0  | out |    8|  ap_memory | conv_out_13_V |     array    |
|conv_out_13_V_ce0       | out |    1|  ap_memory | conv_out_13_V |     array    |
|conv_out_13_V_we0       | out |    1|  ap_memory | conv_out_13_V |     array    |
|conv_out_13_V_d0        | out |   14|  ap_memory | conv_out_13_V |     array    |
|conv_out_14_V_address0  | out |    8|  ap_memory | conv_out_14_V |     array    |
|conv_out_14_V_ce0       | out |    1|  ap_memory | conv_out_14_V |     array    |
|conv_out_14_V_we0       | out |    1|  ap_memory | conv_out_14_V |     array    |
|conv_out_14_V_d0        | out |   14|  ap_memory | conv_out_14_V |     array    |
|conv_out_15_V_address0  | out |    8|  ap_memory | conv_out_15_V |     array    |
|conv_out_15_V_ce0       | out |    1|  ap_memory | conv_out_15_V |     array    |
|conv_out_15_V_we0       | out |    1|  ap_memory | conv_out_15_V |     array    |
|conv_out_15_V_d0        | out |   14|  ap_memory | conv_out_15_V |     array    |
|conv_out_16_V_address0  | out |    8|  ap_memory | conv_out_16_V |     array    |
|conv_out_16_V_ce0       | out |    1|  ap_memory | conv_out_16_V |     array    |
|conv_out_16_V_we0       | out |    1|  ap_memory | conv_out_16_V |     array    |
|conv_out_16_V_d0        | out |   14|  ap_memory | conv_out_16_V |     array    |
|conv_out_17_V_address0  | out |    8|  ap_memory | conv_out_17_V |     array    |
|conv_out_17_V_ce0       | out |    1|  ap_memory | conv_out_17_V |     array    |
|conv_out_17_V_we0       | out |    1|  ap_memory | conv_out_17_V |     array    |
|conv_out_17_V_d0        | out |   14|  ap_memory | conv_out_17_V |     array    |
|conv_out_18_V_address0  | out |    8|  ap_memory | conv_out_18_V |     array    |
|conv_out_18_V_ce0       | out |    1|  ap_memory | conv_out_18_V |     array    |
|conv_out_18_V_we0       | out |    1|  ap_memory | conv_out_18_V |     array    |
|conv_out_18_V_d0        | out |   14|  ap_memory | conv_out_18_V |     array    |
|conv_out_19_V_address0  | out |    8|  ap_memory | conv_out_19_V |     array    |
|conv_out_19_V_ce0       | out |    1|  ap_memory | conv_out_19_V |     array    |
|conv_out_19_V_we0       | out |    1|  ap_memory | conv_out_19_V |     array    |
|conv_out_19_V_d0        | out |   14|  ap_memory | conv_out_19_V |     array    |
|conv_out_20_V_address0  | out |    8|  ap_memory | conv_out_20_V |     array    |
|conv_out_20_V_ce0       | out |    1|  ap_memory | conv_out_20_V |     array    |
|conv_out_20_V_we0       | out |    1|  ap_memory | conv_out_20_V |     array    |
|conv_out_20_V_d0        | out |   14|  ap_memory | conv_out_20_V |     array    |
|conv_out_21_V_address0  | out |    8|  ap_memory | conv_out_21_V |     array    |
|conv_out_21_V_ce0       | out |    1|  ap_memory | conv_out_21_V |     array    |
|conv_out_21_V_we0       | out |    1|  ap_memory | conv_out_21_V |     array    |
|conv_out_21_V_d0        | out |   14|  ap_memory | conv_out_21_V |     array    |
|conv_out_22_V_address0  | out |    8|  ap_memory | conv_out_22_V |     array    |
|conv_out_22_V_ce0       | out |    1|  ap_memory | conv_out_22_V |     array    |
|conv_out_22_V_we0       | out |    1|  ap_memory | conv_out_22_V |     array    |
|conv_out_22_V_d0        | out |   14|  ap_memory | conv_out_22_V |     array    |
|conv_out_23_V_address0  | out |    8|  ap_memory | conv_out_23_V |     array    |
|conv_out_23_V_ce0       | out |    1|  ap_memory | conv_out_23_V |     array    |
|conv_out_23_V_we0       | out |    1|  ap_memory | conv_out_23_V |     array    |
|conv_out_23_V_d0        | out |   14|  ap_memory | conv_out_23_V |     array    |
|conv_out_24_V_address0  | out |    8|  ap_memory | conv_out_24_V |     array    |
|conv_out_24_V_ce0       | out |    1|  ap_memory | conv_out_24_V |     array    |
|conv_out_24_V_we0       | out |    1|  ap_memory | conv_out_24_V |     array    |
|conv_out_24_V_d0        | out |   14|  ap_memory | conv_out_24_V |     array    |
|conv_out_25_V_address0  | out |    8|  ap_memory | conv_out_25_V |     array    |
|conv_out_25_V_ce0       | out |    1|  ap_memory | conv_out_25_V |     array    |
|conv_out_25_V_we0       | out |    1|  ap_memory | conv_out_25_V |     array    |
|conv_out_25_V_d0        | out |   14|  ap_memory | conv_out_25_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

