// Seed: 3932062966
module module_0;
  wire id_1;
endmodule
macromodule module_1 (
    output logic id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    input supply0 id_5
);
  wire id_7;
  assign id_0 = -1;
  module_0 modCall_1 ();
  always id_0 <= id_2;
  wire id_8, id_9, id_10, id_11, id_12;
endmodule
module module_2 (
    output wor  id_0,
    output wand id_1,
    output tri  id_2,
    output wire id_3
);
  wire [-1 : -1] id_5;
  module_0 modCall_1 ();
endmodule
