<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title> PYNQ on Memo Tut</title>
    <link>https://memotut.com/tags/pynq/</link>
    <description>Recent content in  PYNQ on Memo Tut</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <lastBuildDate>Fri, 20 Mar 2020 00:00:00 +0000</lastBuildDate>
    
	<atom:link href="https://memotut.com/tags/pynq/index.xml" rel="self" type="application/rss+xml" />
    
    
    <item>
      <title>AI Edge Contest (Implementation Contest) Tutorial [10: Controlling HW with Python... But...]</title>
      <link>https://memotut.com/ai-edge-contest-implementation-contest-tutorial-10-controlling-hw-with-python...-but...-b1f1a/</link>
      <pubDate>Fri, 20 Mar 2020 00:00:00 +0000</pubDate>
      
      <guid>https://memotut.com/ai-edge-contest-implementation-contest-tutorial-10-controlling-hw-with-python...-but...-b1f1a/</guid>
      <description>Finally, after a long road, the preparation is over. Let&#39;s move the convolution circuit designed with the Ultra96V2 board!  Transfer necessary files to Ultra96V2 Created the following files last time (AI Edge Contest (Implementation Contest) Tutorial [9: Until HW synthesis and bitstream generation]) must.
 pynq_ultra96_conv_l0_r1.bit pynq_ultra96_conv_l0_r1.tcl pynq_ultra96_conv_l0_r1.hdf pynq_ultra96_conv_l0_r1.hwh  These files by referring to the 3rd (AI Edge Contest (Implementation Contest) Tutorial [3: Inference with the CPU of Ultra96 board]) On your Ultra96V2 board in /home/xilinx/pynq/overlays/base.</description>
    </item>
    
  </channel>
</rss>