Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul  8 12:06:37 2022
| Host         : 507-54 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_ctrl/ALU_OP_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_ctrl/ALU_OP_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_ctrl/ALU_OP_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_ctrl/ALU_OP_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_ctrl/LOAD_OP_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_ctrl/LOAD_OP_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_ctrl/LOAD_OP_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_ctrl/SEXT_OP_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_ctrl/SEXT_OP_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_ctrl/STORE_OP_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_ctrl/STORE_OP_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_pc/addr_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_pc/addr_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_pc/addr_reg[12]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_pc/addr_reg[13]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_pc/addr_reg[14]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_pc/addr_reg[15]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_pc/addr_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_pc/addr_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_pc/addr_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_pc/addr_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_pc/addr_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_pc/addr_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_pc/addr_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: single_cpu/cpu_pc/addr_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 149 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.484        0.000                      0                 2111        0.183        0.000                      0                 2111        3.000        0.000                       0                  9334  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_i                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       17.484        0.000                      0                 2111        0.183        0.000                      0                 2111       18.750        0.000                       0                  9330  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.484ns  (required time - arrival time)
  Source:                 single_cpu/cpu_pc/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            single_cpu/cpu_pc/addr_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.343ns  (logic 3.445ns (15.419%)  route 18.898ns (84.581%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 40.937 - 40.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.817     0.900    single_cpu/cpu_pc/CLK
    SLICE_X25Y47         FDCE                                         r  single_cpu/cpu_pc/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDCE (Prop_fdce_C_Q)         0.456     1.356 f  single_cpu/cpu_pc/addr_reg[14]/Q
                         net (fo=2338, routed)        8.216     9.572    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.696 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80/O
                         net (fo=2, routed)           1.310    11.006    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.130 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    11.130    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29_n_0
    SLICE_X40Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    11.375 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.806    12.180    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.298    12.478 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.435    12.913    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.037 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=257, routed)         5.332    18.370    single_cpu/cpu_regfile/spo[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    18.494 r  single_cpu/cpu_regfile/addr[23]_i_51/O
                         net (fo=1, routed)           0.000    18.494    single_cpu/cpu_regfile/addr[23]_i_51_n_4
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    18.739 r  single_cpu/cpu_regfile/addr_reg[23]_i_25/O
                         net (fo=2, routed)           0.946    19.684    single_cpu/cpu_regfile/addr_reg[23]_i_25_n_4
    SLICE_X13Y59         LUT6 (Prop_lut6_I1_O)        0.298    19.982 r  single_cpu/cpu_regfile/addr[23]_i_6/O
                         net (fo=2, routed)           1.272    21.255    single_cpu/cpu_regfile/rf_rd1[21]
    SLICE_X25Y47         LUT2 (Prop_lut2_I0_O)        0.124    21.379 r  single_cpu/cpu_regfile/addr[23]_i_10/O
                         net (fo=1, routed)           0.000    21.379    single_cpu/cpu_regfile/addr[23]_i_10_n_4
    SLICE_X25Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.929 r  single_cpu/cpu_regfile/addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.929    single_cpu/cpu_regfile/addr_reg[23]_i_2_n_4
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.043 r  single_cpu/cpu_regfile/addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.043    single_cpu/cpu_regfile/addr_reg[27]_i_2_n_4
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.356 r  single_cpu/cpu_regfile/addr_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.581    22.937    single_cpu/cpu_pc/result0[31]
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.306    23.243 r  single_cpu/cpu_pc/addr[31]_i_2/O
                         net (fo=1, routed)           0.000    23.243    single_cpu/cpu_pc/npc_npc[31]
    SLICE_X27Y49         FDCE                                         r  single_cpu/cpu_pc/addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    36.516 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    38.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    39.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.251 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.686    40.937    single_cpu/cpu_pc/CLK
    SLICE_X27Y49         FDCE                                         r  single_cpu/cpu_pc/addr_reg[31]/C
                         clock pessimism             -0.062    40.875    
                         clock uncertainty           -0.180    40.695    
    SLICE_X27Y49         FDCE (Setup_fdce_C_D)        0.032    40.727    single_cpu/cpu_pc/addr_reg[31]
  -------------------------------------------------------------------
                         required time                         40.727    
                         arrival time                         -23.243    
  -------------------------------------------------------------------
                         slack                                 17.484    

Slack (MET) :             17.589ns  (required time - arrival time)
  Source:                 single_cpu/cpu_pc/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            single_cpu/cpu_pc/addr_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.216ns  (logic 3.349ns (15.074%)  route 18.867ns (84.926%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 40.936 - 40.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.817     0.900    single_cpu/cpu_pc/CLK
    SLICE_X25Y47         FDCE                                         r  single_cpu/cpu_pc/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDCE (Prop_fdce_C_Q)         0.456     1.356 f  single_cpu/cpu_pc/addr_reg[14]/Q
                         net (fo=2338, routed)        8.216     9.572    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.696 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80/O
                         net (fo=2, routed)           1.310    11.006    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.130 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    11.130    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29_n_0
    SLICE_X40Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    11.375 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.806    12.180    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.298    12.478 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.435    12.913    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.037 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=257, routed)         5.332    18.370    single_cpu/cpu_regfile/spo[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    18.494 r  single_cpu/cpu_regfile/addr[23]_i_51/O
                         net (fo=1, routed)           0.000    18.494    single_cpu/cpu_regfile/addr[23]_i_51_n_4
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    18.739 r  single_cpu/cpu_regfile/addr_reg[23]_i_25/O
                         net (fo=2, routed)           0.946    19.684    single_cpu/cpu_regfile/addr_reg[23]_i_25_n_4
    SLICE_X13Y59         LUT6 (Prop_lut6_I1_O)        0.298    19.982 r  single_cpu/cpu_regfile/addr[23]_i_6/O
                         net (fo=2, routed)           1.272    21.255    single_cpu/cpu_regfile/rf_rd1[21]
    SLICE_X25Y47         LUT2 (Prop_lut2_I0_O)        0.124    21.379 r  single_cpu/cpu_regfile/addr[23]_i_10/O
                         net (fo=1, routed)           0.000    21.379    single_cpu/cpu_regfile/addr[23]_i_10_n_4
    SLICE_X25Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.929 r  single_cpu/cpu_regfile/addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.929    single_cpu/cpu_regfile/addr_reg[23]_i_2_n_4
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.263 r  single_cpu/cpu_regfile/addr_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.550    22.813    single_cpu/cpu_pc/result0[25]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.303    23.116 r  single_cpu/cpu_pc/addr[25]_i_1/O
                         net (fo=1, routed)           0.000    23.116    single_cpu/cpu_pc/npc_npc[25]
    SLICE_X29Y49         FDCE                                         r  single_cpu/cpu_pc/addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    36.516 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    38.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    39.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.251 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.685    40.936    single_cpu/cpu_pc/CLK
    SLICE_X29Y49         FDCE                                         r  single_cpu/cpu_pc/addr_reg[25]/C
                         clock pessimism             -0.080    40.856    
                         clock uncertainty           -0.180    40.676    
    SLICE_X29Y49         FDCE (Setup_fdce_C_D)        0.029    40.705    single_cpu/cpu_pc/addr_reg[25]
  -------------------------------------------------------------------
                         required time                         40.705    
                         arrival time                         -23.116    
  -------------------------------------------------------------------
                         slack                                 17.589    

Slack (MET) :             17.590ns  (required time - arrival time)
  Source:                 single_cpu/cpu_pc/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            single_cpu/cpu_pc/addr_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.217ns  (logic 3.331ns (14.993%)  route 18.886ns (85.007%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 40.936 - 40.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.817     0.900    single_cpu/cpu_pc/CLK
    SLICE_X25Y47         FDCE                                         r  single_cpu/cpu_pc/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDCE (Prop_fdce_C_Q)         0.456     1.356 f  single_cpu/cpu_pc/addr_reg[14]/Q
                         net (fo=2338, routed)        8.216     9.572    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.696 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80/O
                         net (fo=2, routed)           1.310    11.006    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.130 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    11.130    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29_n_0
    SLICE_X40Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    11.375 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.806    12.180    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.298    12.478 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.435    12.913    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.037 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=257, routed)         5.332    18.370    single_cpu/cpu_regfile/spo[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    18.494 r  single_cpu/cpu_regfile/addr[23]_i_51/O
                         net (fo=1, routed)           0.000    18.494    single_cpu/cpu_regfile/addr[23]_i_51_n_4
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    18.739 r  single_cpu/cpu_regfile/addr_reg[23]_i_25/O
                         net (fo=2, routed)           0.946    19.684    single_cpu/cpu_regfile/addr_reg[23]_i_25_n_4
    SLICE_X13Y59         LUT6 (Prop_lut6_I1_O)        0.298    19.982 r  single_cpu/cpu_regfile/addr[23]_i_6/O
                         net (fo=2, routed)           1.272    21.255    single_cpu/cpu_regfile/rf_rd1[21]
    SLICE_X25Y47         LUT2 (Prop_lut2_I0_O)        0.124    21.379 r  single_cpu/cpu_regfile/addr[23]_i_10/O
                         net (fo=1, routed)           0.000    21.379    single_cpu/cpu_regfile/addr[23]_i_10_n_4
    SLICE_X25Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.929 r  single_cpu/cpu_regfile/addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.929    single_cpu/cpu_regfile/addr_reg[23]_i_2_n_4
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.242 r  single_cpu/cpu_regfile/addr_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.569    22.811    single_cpu/cpu_pc/result0[27]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.306    23.117 r  single_cpu/cpu_pc/addr[27]_i_1/O
                         net (fo=1, routed)           0.000    23.117    single_cpu/cpu_pc/npc_npc[27]
    SLICE_X29Y49         FDCE                                         r  single_cpu/cpu_pc/addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    36.516 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    38.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    39.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.251 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.685    40.936    single_cpu/cpu_pc/CLK
    SLICE_X29Y49         FDCE                                         r  single_cpu/cpu_pc/addr_reg[27]/C
                         clock pessimism             -0.080    40.856    
                         clock uncertainty           -0.180    40.676    
    SLICE_X29Y49         FDCE (Setup_fdce_C_D)        0.031    40.707    single_cpu/cpu_pc/addr_reg[27]
  -------------------------------------------------------------------
                         required time                         40.707    
                         arrival time                         -23.117    
  -------------------------------------------------------------------
                         slack                                 17.590    

Slack (MET) :             17.730ns  (required time - arrival time)
  Source:                 single_cpu/cpu_pc/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            single_cpu/cpu_pc/addr_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.095ns  (logic 3.347ns (15.148%)  route 18.748ns (84.852%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 40.937 - 40.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.817     0.900    single_cpu/cpu_pc/CLK
    SLICE_X25Y47         FDCE                                         r  single_cpu/cpu_pc/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDCE (Prop_fdce_C_Q)         0.456     1.356 f  single_cpu/cpu_pc/addr_reg[14]/Q
                         net (fo=2338, routed)        8.216     9.572    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.696 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80/O
                         net (fo=2, routed)           1.310    11.006    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.130 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    11.130    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29_n_0
    SLICE_X40Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    11.375 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.806    12.180    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.298    12.478 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.435    12.913    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.037 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=257, routed)         5.332    18.370    single_cpu/cpu_regfile/spo[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    18.494 r  single_cpu/cpu_regfile/addr[23]_i_51/O
                         net (fo=1, routed)           0.000    18.494    single_cpu/cpu_regfile/addr[23]_i_51_n_4
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    18.739 r  single_cpu/cpu_regfile/addr_reg[23]_i_25/O
                         net (fo=2, routed)           0.946    19.684    single_cpu/cpu_regfile/addr_reg[23]_i_25_n_4
    SLICE_X13Y59         LUT6 (Prop_lut6_I1_O)        0.298    19.982 r  single_cpu/cpu_regfile/addr[23]_i_6/O
                         net (fo=2, routed)           1.272    21.255    single_cpu/cpu_regfile/rf_rd1[21]
    SLICE_X25Y47         LUT2 (Prop_lut2_I0_O)        0.124    21.379 r  single_cpu/cpu_regfile/addr[23]_i_10/O
                         net (fo=1, routed)           0.000    21.379    single_cpu/cpu_regfile/addr[23]_i_10_n_4
    SLICE_X25Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.929 r  single_cpu/cpu_regfile/addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.929    single_cpu/cpu_regfile/addr_reg[23]_i_2_n_4
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.043 r  single_cpu/cpu_regfile/addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.043    single_cpu/cpu_regfile/addr_reg[27]_i_2_n_4
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.265 r  single_cpu/cpu_regfile/addr_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.431    22.695    single_cpu/cpu_pc/result0[28]
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.299    22.994 r  single_cpu/cpu_pc/addr[28]_i_1/O
                         net (fo=1, routed)           0.000    22.994    single_cpu/cpu_pc/npc_npc[28]
    SLICE_X27Y49         FDCE                                         r  single_cpu/cpu_pc/addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    36.516 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    38.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    39.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.251 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.686    40.937    single_cpu/cpu_pc/CLK
    SLICE_X27Y49         FDCE                                         r  single_cpu/cpu_pc/addr_reg[28]/C
                         clock pessimism             -0.062    40.875    
                         clock uncertainty           -0.180    40.695    
    SLICE_X27Y49         FDCE (Setup_fdce_C_D)        0.029    40.724    single_cpu/cpu_pc/addr_reg[28]
  -------------------------------------------------------------------
                         required time                         40.724    
                         arrival time                         -22.994    
  -------------------------------------------------------------------
                         slack                                 17.730    

Slack (MET) :             17.758ns  (required time - arrival time)
  Source:                 single_cpu/cpu_pc/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            single_cpu/cpu_pc/addr_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.068ns  (logic 3.463ns (15.692%)  route 18.605ns (84.308%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 40.937 - 40.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.817     0.900    single_cpu/cpu_pc/CLK
    SLICE_X25Y47         FDCE                                         r  single_cpu/cpu_pc/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDCE (Prop_fdce_C_Q)         0.456     1.356 f  single_cpu/cpu_pc/addr_reg[14]/Q
                         net (fo=2338, routed)        8.216     9.572    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.696 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80/O
                         net (fo=2, routed)           1.310    11.006    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.130 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    11.130    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29_n_0
    SLICE_X40Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    11.375 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.806    12.180    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.298    12.478 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.435    12.913    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.037 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=257, routed)         5.332    18.370    single_cpu/cpu_regfile/spo[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    18.494 r  single_cpu/cpu_regfile/addr[23]_i_51/O
                         net (fo=1, routed)           0.000    18.494    single_cpu/cpu_regfile/addr[23]_i_51_n_4
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    18.739 r  single_cpu/cpu_regfile/addr_reg[23]_i_25/O
                         net (fo=2, routed)           0.946    19.684    single_cpu/cpu_regfile/addr_reg[23]_i_25_n_4
    SLICE_X13Y59         LUT6 (Prop_lut6_I1_O)        0.298    19.982 r  single_cpu/cpu_regfile/addr[23]_i_6/O
                         net (fo=2, routed)           1.272    21.255    single_cpu/cpu_regfile/rf_rd1[21]
    SLICE_X25Y47         LUT2 (Prop_lut2_I0_O)        0.124    21.379 r  single_cpu/cpu_regfile/addr[23]_i_10/O
                         net (fo=1, routed)           0.000    21.379    single_cpu/cpu_regfile/addr[23]_i_10_n_4
    SLICE_X25Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.929 r  single_cpu/cpu_regfile/addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.929    single_cpu/cpu_regfile/addr_reg[23]_i_2_n_4
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.043 r  single_cpu/cpu_regfile/addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.043    single_cpu/cpu_regfile/addr_reg[27]_i_2_n_4
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.377 r  single_cpu/cpu_regfile/addr_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.288    22.665    single_cpu/cpu_pc/result0[29]
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.303    22.968 r  single_cpu/cpu_pc/addr[29]_i_1/O
                         net (fo=1, routed)           0.000    22.968    single_cpu/cpu_pc/npc_npc[29]
    SLICE_X27Y49         FDCE                                         r  single_cpu/cpu_pc/addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    36.516 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    38.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    39.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.251 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.686    40.937    single_cpu/cpu_pc/CLK
    SLICE_X27Y49         FDCE                                         r  single_cpu/cpu_pc/addr_reg[29]/C
                         clock pessimism             -0.062    40.875    
                         clock uncertainty           -0.180    40.695    
    SLICE_X27Y49         FDCE (Setup_fdce_C_D)        0.031    40.726    single_cpu/cpu_pc/addr_reg[29]
  -------------------------------------------------------------------
                         required time                         40.726    
                         arrival time                         -22.968    
  -------------------------------------------------------------------
                         slack                                 17.758    

Slack (MET) :             17.817ns  (required time - arrival time)
  Source:                 single_cpu/cpu_pc/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            single_cpu/cpu_pc/addr_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.008ns  (logic 3.108ns (14.122%)  route 18.900ns (85.878%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.936ns = ( 40.936 - 40.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.817     0.900    single_cpu/cpu_pc/CLK
    SLICE_X25Y47         FDCE                                         r  single_cpu/cpu_pc/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDCE (Prop_fdce_C_Q)         0.456     1.356 f  single_cpu/cpu_pc/addr_reg[14]/Q
                         net (fo=2338, routed)        8.216     9.572    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.696 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80/O
                         net (fo=2, routed)           1.310    11.006    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.130 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    11.130    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29_n_0
    SLICE_X40Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    11.375 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.806    12.180    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.298    12.478 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.435    12.913    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.037 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=257, routed)         5.332    18.370    single_cpu/cpu_regfile/spo[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    18.494 r  single_cpu/cpu_regfile/addr[23]_i_51/O
                         net (fo=1, routed)           0.000    18.494    single_cpu/cpu_regfile/addr[23]_i_51_n_4
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    18.739 r  single_cpu/cpu_regfile/addr_reg[23]_i_25/O
                         net (fo=2, routed)           0.946    19.684    single_cpu/cpu_regfile/addr_reg[23]_i_25_n_4
    SLICE_X13Y59         LUT6 (Prop_lut6_I1_O)        0.298    19.982 r  single_cpu/cpu_regfile/addr[23]_i_6/O
                         net (fo=2, routed)           1.272    21.255    single_cpu/cpu_regfile/rf_rd1[21]
    SLICE_X25Y47         LUT2 (Prop_lut2_I0_O)        0.124    21.379 r  single_cpu/cpu_regfile/addr[23]_i_10/O
                         net (fo=1, routed)           0.000    21.379    single_cpu/cpu_regfile/addr[23]_i_10_n_4
    SLICE_X25Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.019 r  single_cpu/cpu_regfile/addr_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.583    22.602    single_cpu/cpu_pc/result0[23]
    SLICE_X27Y46         LUT6 (Prop_lut6_I0_O)        0.306    22.908 r  single_cpu/cpu_pc/addr[23]_i_1/O
                         net (fo=1, routed)           0.000    22.908    single_cpu/cpu_pc/npc_npc[23]
    SLICE_X27Y46         FDCE                                         r  single_cpu/cpu_pc/addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    36.516 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    38.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    39.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.251 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.685    40.936    single_cpu/cpu_pc/CLK
    SLICE_X27Y46         FDCE                                         r  single_cpu/cpu_pc/addr_reg[23]/C
                         clock pessimism             -0.062    40.874    
                         clock uncertainty           -0.180    40.694    
    SLICE_X27Y46         FDCE (Setup_fdce_C_D)        0.031    40.725    single_cpu/cpu_pc/addr_reg[23]
  -------------------------------------------------------------------
                         required time                         40.725    
                         arrival time                         -22.908    
  -------------------------------------------------------------------
                         slack                                 17.817    

Slack (MET) :             17.856ns  (required time - arrival time)
  Source:                 single_cpu/cpu_pc/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            single_cpu/cpu_pc/addr_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.971ns  (logic 3.367ns (15.325%)  route 18.604ns (84.675%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 40.937 - 40.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.817     0.900    single_cpu/cpu_pc/CLK
    SLICE_X25Y47         FDCE                                         r  single_cpu/cpu_pc/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDCE (Prop_fdce_C_Q)         0.456     1.356 f  single_cpu/cpu_pc/addr_reg[14]/Q
                         net (fo=2338, routed)        8.216     9.572    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.696 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80/O
                         net (fo=2, routed)           1.310    11.006    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.130 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    11.130    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29_n_0
    SLICE_X40Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    11.375 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.806    12.180    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.298    12.478 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.435    12.913    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.037 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=257, routed)         5.332    18.370    single_cpu/cpu_regfile/spo[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    18.494 r  single_cpu/cpu_regfile/addr[23]_i_51/O
                         net (fo=1, routed)           0.000    18.494    single_cpu/cpu_regfile/addr[23]_i_51_n_4
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    18.739 r  single_cpu/cpu_regfile/addr_reg[23]_i_25/O
                         net (fo=2, routed)           0.946    19.684    single_cpu/cpu_regfile/addr_reg[23]_i_25_n_4
    SLICE_X13Y59         LUT6 (Prop_lut6_I1_O)        0.298    19.982 r  single_cpu/cpu_regfile/addr[23]_i_6/O
                         net (fo=2, routed)           1.272    21.255    single_cpu/cpu_regfile/rf_rd1[21]
    SLICE_X25Y47         LUT2 (Prop_lut2_I0_O)        0.124    21.379 r  single_cpu/cpu_regfile/addr[23]_i_10/O
                         net (fo=1, routed)           0.000    21.379    single_cpu/cpu_regfile/addr[23]_i_10_n_4
    SLICE_X25Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.929 r  single_cpu/cpu_regfile/addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.929    single_cpu/cpu_regfile/addr_reg[23]_i_2_n_4
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.043 r  single_cpu/cpu_regfile/addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.043    single_cpu/cpu_regfile/addr_reg[27]_i_2_n_4
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.282 r  single_cpu/cpu_regfile/addr_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.287    22.568    single_cpu/cpu_pc/result0[30]
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.302    22.870 r  single_cpu/cpu_pc/addr[30]_i_1/O
                         net (fo=1, routed)           0.000    22.870    single_cpu/cpu_pc/npc_npc[30]
    SLICE_X27Y49         FDCE                                         r  single_cpu/cpu_pc/addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    36.516 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    38.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    39.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.251 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.686    40.937    single_cpu/cpu_pc/CLK
    SLICE_X27Y49         FDCE                                         r  single_cpu/cpu_pc/addr_reg[30]/C
                         clock pessimism             -0.062    40.875    
                         clock uncertainty           -0.180    40.695    
    SLICE_X27Y49         FDCE (Setup_fdce_C_D)        0.031    40.726    single_cpu/cpu_pc/addr_reg[30]
  -------------------------------------------------------------------
                         required time                         40.726    
                         arrival time                         -22.870    
  -------------------------------------------------------------------
                         slack                                 17.856    

Slack (MET) :             17.966ns  (required time - arrival time)
  Source:                 single_cpu/cpu_pc/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            single_cpu/cpu_pc/addr_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.862ns  (logic 3.253ns (14.880%)  route 18.609ns (85.120%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 40.937 - 40.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.817     0.900    single_cpu/cpu_pc/CLK
    SLICE_X25Y47         FDCE                                         r  single_cpu/cpu_pc/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDCE (Prop_fdce_C_Q)         0.456     1.356 f  single_cpu/cpu_pc/addr_reg[14]/Q
                         net (fo=2338, routed)        8.216     9.572    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.696 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80/O
                         net (fo=2, routed)           1.310    11.006    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.130 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    11.130    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29_n_0
    SLICE_X40Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    11.375 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.806    12.180    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.298    12.478 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.435    12.913    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.037 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=257, routed)         5.332    18.370    single_cpu/cpu_regfile/spo[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    18.494 r  single_cpu/cpu_regfile/addr[23]_i_51/O
                         net (fo=1, routed)           0.000    18.494    single_cpu/cpu_regfile/addr[23]_i_51_n_4
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    18.739 r  single_cpu/cpu_regfile/addr_reg[23]_i_25/O
                         net (fo=2, routed)           0.946    19.684    single_cpu/cpu_regfile/addr_reg[23]_i_25_n_4
    SLICE_X13Y59         LUT6 (Prop_lut6_I1_O)        0.298    19.982 r  single_cpu/cpu_regfile/addr[23]_i_6/O
                         net (fo=2, routed)           1.272    21.255    single_cpu/cpu_regfile/rf_rd1[21]
    SLICE_X25Y47         LUT2 (Prop_lut2_I0_O)        0.124    21.379 r  single_cpu/cpu_regfile/addr[23]_i_10/O
                         net (fo=1, routed)           0.000    21.379    single_cpu/cpu_regfile/addr[23]_i_10_n_4
    SLICE_X25Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.929 r  single_cpu/cpu_regfile/addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.929    single_cpu/cpu_regfile/addr_reg[23]_i_2_n_4
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.168 r  single_cpu/cpu_regfile/addr_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.292    22.459    single_cpu/cpu_pc/result0[26]
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.302    22.761 r  single_cpu/cpu_pc/addr[26]_i_1/O
                         net (fo=1, routed)           0.000    22.761    single_cpu/cpu_pc/npc_npc[26]
    SLICE_X27Y48         FDCE                                         r  single_cpu/cpu_pc/addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    36.516 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    38.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    39.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.251 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.686    40.937    single_cpu/cpu_pc/CLK
    SLICE_X27Y48         FDCE                                         r  single_cpu/cpu_pc/addr_reg[26]/C
                         clock pessimism             -0.062    40.875    
                         clock uncertainty           -0.180    40.695    
    SLICE_X27Y48         FDCE (Setup_fdce_C_D)        0.032    40.727    single_cpu/cpu_pc/addr_reg[26]
  -------------------------------------------------------------------
                         required time                         40.727    
                         arrival time                         -22.761    
  -------------------------------------------------------------------
                         slack                                 17.966    

Slack (MET) :             17.989ns  (required time - arrival time)
  Source:                 single_cpu/cpu_pc/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            single_cpu/cpu_pc/addr_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.837ns  (logic 3.233ns (14.805%)  route 18.604ns (85.195%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 40.937 - 40.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.817     0.900    single_cpu/cpu_pc/CLK
    SLICE_X25Y47         FDCE                                         r  single_cpu/cpu_pc/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDCE (Prop_fdce_C_Q)         0.456     1.356 f  single_cpu/cpu_pc/addr_reg[14]/Q
                         net (fo=2338, routed)        8.216     9.572    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.696 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80/O
                         net (fo=2, routed)           1.310    11.006    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.130 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    11.130    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29_n_0
    SLICE_X40Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    11.375 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.806    12.180    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.298    12.478 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.435    12.913    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.037 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=257, routed)         5.332    18.370    single_cpu/cpu_regfile/spo[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    18.494 r  single_cpu/cpu_regfile/addr[23]_i_51/O
                         net (fo=1, routed)           0.000    18.494    single_cpu/cpu_regfile/addr[23]_i_51_n_4
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    18.739 r  single_cpu/cpu_regfile/addr_reg[23]_i_25/O
                         net (fo=2, routed)           0.946    19.684    single_cpu/cpu_regfile/addr_reg[23]_i_25_n_4
    SLICE_X13Y59         LUT6 (Prop_lut6_I1_O)        0.298    19.982 r  single_cpu/cpu_regfile/addr[23]_i_6/O
                         net (fo=2, routed)           1.272    21.255    single_cpu/cpu_regfile/rf_rd1[21]
    SLICE_X25Y47         LUT2 (Prop_lut2_I0_O)        0.124    21.379 r  single_cpu/cpu_regfile/addr[23]_i_10/O
                         net (fo=1, routed)           0.000    21.379    single_cpu/cpu_regfile/addr[23]_i_10_n_4
    SLICE_X25Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.929 r  single_cpu/cpu_regfile/addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.929    single_cpu/cpu_regfile/addr_reg[23]_i_2_n_4
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.151 r  single_cpu/cpu_regfile/addr_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.287    22.437    single_cpu/cpu_pc/result0[24]
    SLICE_X27Y48         LUT6 (Prop_lut6_I0_O)        0.299    22.736 r  single_cpu/cpu_pc/addr[24]_i_1/O
                         net (fo=1, routed)           0.000    22.736    single_cpu/cpu_pc/npc_npc[24]
    SLICE_X27Y48         FDCE                                         r  single_cpu/cpu_pc/addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    36.516 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    38.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    39.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.251 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.686    40.937    single_cpu/cpu_pc/CLK
    SLICE_X27Y48         FDCE                                         r  single_cpu/cpu_pc/addr_reg[24]/C
                         clock pessimism             -0.062    40.875    
                         clock uncertainty           -0.180    40.695    
    SLICE_X27Y48         FDCE (Setup_fdce_C_D)        0.031    40.726    single_cpu/cpu_pc/addr_reg[24]
  -------------------------------------------------------------------
                         required time                         40.726    
                         arrival time                         -22.736    
  -------------------------------------------------------------------
                         slack                                 17.989    

Slack (MET) :             18.175ns  (required time - arrival time)
  Source:                 single_cpu/cpu_pc/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            single_cpu/cpu_pc/addr_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.653ns  (logic 3.044ns (14.058%)  route 18.609ns (85.942%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.937ns = ( 40.937 - 40.000 ) 
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.287    -1.704    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.580 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    -1.014    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.918 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.817     0.900    single_cpu/cpu_pc/CLK
    SLICE_X25Y47         FDCE                                         r  single_cpu/cpu_pc/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDCE (Prop_fdce_C_Q)         0.456     1.356 f  single_cpu/cpu_pc/addr_reg[14]/Q
                         net (fo=2338, routed)        8.216     9.572    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X25Y12         LUT5 (Prop_lut5_I3_O)        0.124     9.696 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80/O
                         net (fo=2, routed)           1.310    11.006    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_80_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.130 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    11.130    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_29_n_0
    SLICE_X40Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    11.375 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.806    12.180    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_10_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.298    12.478 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.435    12.913    irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_3_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.037 r  irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=257, routed)         5.332    18.370    single_cpu/cpu_regfile/spo[0]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124    18.494 r  single_cpu/cpu_regfile/addr[23]_i_51/O
                         net (fo=1, routed)           0.000    18.494    single_cpu/cpu_regfile/addr[23]_i_51_n_4
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    18.739 r  single_cpu/cpu_regfile/addr_reg[23]_i_25/O
                         net (fo=2, routed)           0.946    19.684    single_cpu/cpu_regfile/addr_reg[23]_i_25_n_4
    SLICE_X13Y59         LUT6 (Prop_lut6_I1_O)        0.298    19.982 r  single_cpu/cpu_regfile/addr[23]_i_6/O
                         net (fo=2, routed)           1.272    21.255    single_cpu/cpu_regfile/rf_rd1[21]
    SLICE_X25Y47         LUT2 (Prop_lut2_I0_O)        0.124    21.379 r  single_cpu/cpu_regfile/addr[23]_i_10/O
                         net (fo=1, routed)           0.000    21.379    single_cpu/cpu_regfile/addr[23]_i_10_n_4
    SLICE_X25Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.959 r  single_cpu/cpu_regfile/addr_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.292    22.250    single_cpu/cpu_pc/result0[22]
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.302    22.552 r  single_cpu/cpu_pc/addr[22]_i_1/O
                         net (fo=1, routed)           0.000    22.552    single_cpu/cpu_pc/npc_npc[22]
    SLICE_X27Y47         FDCE                                         r  single_cpu/cpu_pc/addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    36.516 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           2.033    38.549    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.649 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    39.160    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.251 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        1.686    40.937    single_cpu/cpu_pc/CLK
    SLICE_X27Y47         FDCE                                         r  single_cpu/cpu_pc/addr_reg[22]/C
                         clock pessimism             -0.062    40.875    
                         clock uncertainty           -0.180    40.695    
    SLICE_X27Y47         FDCE (Setup_fdce_C_D)        0.032    40.727    single_cpu/cpu_pc/addr_reg[22]
  -------------------------------------------------------------------
                         required time                         40.727    
                         arrival time                         -22.552    
  -------------------------------------------------------------------
                         slack                                 18.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dightdriver/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dightdriver/num_led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.248ns (82.405%)  route 0.053ns (17.595%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.563     0.581    dightdriver/cpu_clk_BUFG
    SLICE_X36Y66         FDCE                                         r  dightdriver/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDCE (Prop_fdce_C_Q)         0.141     0.722 r  dightdriver/data_reg[1]/Q
                         net (fo=1, routed)           0.053     0.775    dightdriver/data_reg_n_4_[1]
    SLICE_X37Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.820 r  dightdriver/num_led[1]_i_2/O
                         net (fo=1, routed)           0.000     0.820    dightdriver/num_led[1]_i_2_n_4
    SLICE_X37Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     0.882 r  dightdriver/num_led_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.882    dightdriver/num_led_0[1]
    SLICE_X37Y66         FDRE                                         r  dightdriver/num_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.832     1.169    dightdriver/cpu_clk_BUFG
    SLICE_X37Y66         FDRE                                         r  dightdriver/num_led_reg[1]/C
                         clock pessimism             -0.574     0.594    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.105     0.699    dightdriver/num_led_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dightdriver/data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dightdriver/num_led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.251ns (81.103%)  route 0.058ns (18.897%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.564     0.582    dightdriver/cpu_clk_BUFG
    SLICE_X33Y66         FDCE                                         r  dightdriver/data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  dightdriver/data_reg[22]/Q
                         net (fo=1, routed)           0.058     0.782    dightdriver/data5[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.827 r  dightdriver/num_led[2]_i_3/O
                         net (fo=1, routed)           0.000     0.827    dightdriver/num_led[2]_i_3_n_4
    SLICE_X32Y66         MUXF7 (Prop_muxf7_I1_O)      0.065     0.892 r  dightdriver/num_led_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.892    dightdriver/num_led_0[2]
    SLICE_X32Y66         FDRE                                         r  dightdriver/num_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.833     1.170    dightdriver/cpu_clk_BUFG
    SLICE_X32Y66         FDRE                                         r  dightdriver/num_led_reg[2]/C
                         clock pessimism             -0.574     0.595    
    SLICE_X32Y66         FDRE (Hold_fdre_C_D)         0.105     0.700    dightdriver/num_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dightdriver/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dightdriver/num_led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.248ns (71.704%)  route 0.098ns (28.296%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.561     0.579    dightdriver/cpu_clk_BUFG
    SLICE_X41Y66         FDCE                                         r  dightdriver/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.141     0.720 r  dightdriver/data_reg[0]/Q
                         net (fo=1, routed)           0.098     0.818    dightdriver/data_reg_n_4_[0]
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.863 r  dightdriver/num_led[0]_i_2/O
                         net (fo=1, routed)           0.000     0.863    dightdriver/num_led[0]_i_2_n_4
    SLICE_X40Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     0.925 r  dightdriver/num_led_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.925    dightdriver/num_led_0[0]
    SLICE_X40Y66         FDRE                                         r  dightdriver/num_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.831     1.168    dightdriver/cpu_clk_BUFG
    SLICE_X40Y66         FDRE                                         r  dightdriver/num_led_reg[0]/C
                         clock pessimism             -0.575     0.592    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.105     0.697    dightdriver/num_led_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dightdriver/num_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dightdriver/led_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.213%)  route 0.180ns (48.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.563     0.581    dightdriver/cpu_clk_BUFG
    SLICE_X37Y66         FDRE                                         r  dightdriver/num_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  dightdriver/num_led_reg[1]/Q
                         net (fo=7, routed)           0.180     0.902    dightdriver/num_led[1]
    SLICE_X36Y67         LUT4 (Prop_lut4_I3_O)        0.048     0.950 r  dightdriver/led_num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.950    dightdriver/led_num[3]
    SLICE_X36Y67         FDRE                                         r  dightdriver/led_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.831     1.168    dightdriver/cpu_clk_BUFG
    SLICE_X36Y67         FDRE                                         r  dightdriver/led_num_reg[3]/C
                         clock pessimism             -0.573     0.594    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.107     0.701    dightdriver/led_num_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dightdriver/num_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dightdriver/led_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.206%)  route 0.181ns (48.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.563     0.581    dightdriver/cpu_clk_BUFG
    SLICE_X37Y66         FDRE                                         r  dightdriver/num_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  dightdriver/num_led_reg[1]/Q
                         net (fo=7, routed)           0.181     0.903    dightdriver/num_led[1]
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.049     0.952 r  dightdriver/led_num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.952    dightdriver/led_num[2]
    SLICE_X36Y67         FDRE                                         r  dightdriver/led_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.831     1.168    dightdriver/cpu_clk_BUFG
    SLICE_X36Y67         FDRE                                         r  dightdriver/led_num_reg[2]/C
                         clock pessimism             -0.573     0.594    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.107     0.701    dightdriver/led_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dightdriver/num_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dightdriver/led_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.675%)  route 0.181ns (49.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.563     0.581    dightdriver/cpu_clk_BUFG
    SLICE_X37Y66         FDRE                                         r  dightdriver/num_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  dightdriver/num_led_reg[1]/Q
                         net (fo=7, routed)           0.181     0.903    dightdriver/num_led[1]
    SLICE_X36Y67         LUT4 (Prop_lut4_I3_O)        0.045     0.948 r  dightdriver/led_num[1]_i_1/O
                         net (fo=1, routed)           0.000     0.948    dightdriver/led_num[1]
    SLICE_X36Y67         FDRE                                         r  dightdriver/led_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.831     1.168    dightdriver/cpu_clk_BUFG
    SLICE_X36Y67         FDRE                                         r  dightdriver/led_num_reg[1]/C
                         clock pessimism             -0.573     0.594    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.092     0.686    dightdriver/led_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dightdriver/num_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dightdriver/led_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.813%)  route 0.180ns (49.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.563     0.581    dightdriver/cpu_clk_BUFG
    SLICE_X37Y66         FDRE                                         r  dightdriver/num_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  dightdriver/num_led_reg[1]/Q
                         net (fo=7, routed)           0.180     0.902    dightdriver/num_led[1]
    SLICE_X36Y67         LUT4 (Prop_lut4_I3_O)        0.045     0.947 r  dightdriver/led_num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.947    dightdriver/led_num[0]
    SLICE_X36Y67         FDRE                                         r  dightdriver/led_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.831     1.168    dightdriver/cpu_clk_BUFG
    SLICE_X36Y67         FDRE                                         r  dightdriver/led_num_reg[0]/C
                         clock pessimism             -0.573     0.594    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.091     0.685    dightdriver/led_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 single_cpu/cpu_pc/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            single_cpu/cpu_pc/flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.637     0.656    single_cpu/cpu_pc/CLK
    SLICE_X23Y41         FDCE                                         r  single_cpu/cpu_pc/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDCE (Prop_fdce_C_Q)         0.141     0.797 r  single_cpu/cpu_pc/flag_reg/Q
                         net (fo=2, routed)           0.167     0.964    single_cpu/cpu_pc/flag
    SLICE_X23Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.009 r  single_cpu/cpu_pc/flag_i_1/O
                         net (fo=1, routed)           0.000     1.009    single_cpu/cpu_pc/flag_i_1_n_4
    SLICE_X23Y41         FDCE                                         r  single_cpu/cpu_pc/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.913     1.250    single_cpu/cpu_pc/CLK
    SLICE_X23Y41         FDCE                                         r  single_cpu/cpu_pc/flag_reg/C
                         clock pessimism             -0.594     0.656    
    SLICE_X23Y41         FDCE (Hold_fdce_C_D)         0.091     0.747    single_cpu/cpu_pc/flag_reg
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dightdriver/num_led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dightdriver/led_num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.101%)  route 0.217ns (53.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.563     0.581    dightdriver/cpu_clk_BUFG
    SLICE_X37Y66         FDRE                                         r  dightdriver/num_led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     0.722 f  dightdriver/num_led_reg[3]/Q
                         net (fo=7, routed)           0.217     0.940    dightdriver/num_led[3]
    SLICE_X36Y67         LUT4 (Prop_lut4_I3_O)        0.045     0.985 r  dightdriver/led_num[6]_i_1/O
                         net (fo=1, routed)           0.000     0.985    dightdriver/led_num[6]_i_1_n_4
    SLICE_X36Y67         FDRE                                         r  dightdriver/led_num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.831     1.168    dightdriver/cpu_clk_BUFG
    SLICE_X36Y67         FDRE                                         r  dightdriver/led_num_reg[6]/C
                         clock pessimism             -0.573     0.594    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.107     0.701    dightdriver/led_num_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 single_cpu/cpu_pc/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            single_cpu/cpu_pc/addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.784    -0.266    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213    -0.007    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.019 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.636     0.655    single_cpu/cpu_pc/CLK
    SLICE_X26Y41         FDCE                                         r  single_cpu/cpu_pc/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDCE (Prop_fdce_C_Q)         0.141     0.796 r  single_cpu/cpu_pc/addr_reg[0]/Q
                         net (fo=6, routed)           0.197     0.993    single_cpu/cpu_pc/Q[0]
    SLICE_X26Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.038 r  single_cpu/cpu_pc/addr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.038    single_cpu/cpu_pc/npc_npc[0]
    SLICE_X26Y41         FDCE                                         r  single_cpu/cpu_pc/addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    cpuclk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    cpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.105     0.015    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.071 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     0.308    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.337 r  cpu_clk_BUFG_inst/O
                         net (fo=9327, routed)        0.912     1.249    single_cpu/cpu_pc/CLK
    SLICE_X26Y41         FDCE                                         r  single_cpu/cpu_pc/addr_reg[0]/C
                         clock pessimism             -0.594     0.655    
    SLICE_X26Y41         FDCE (Hold_fdce_C_D)         0.091     0.746    single_cpu/cpu_pc/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y6   cpuclk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X29Y49    single_cpu/cpu_pc/addr_reg[25]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X27Y48    single_cpu/cpu_pc/addr_reg[26]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X29Y49    single_cpu/cpu_pc/addr_reg[27]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X27Y49    single_cpu/cpu_pc/addr_reg[28]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X27Y49    single_cpu/cpu_pc/addr_reg[29]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X28Y42    single_cpu/cpu_pc/addr_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X27Y49    single_cpu/cpu_pc/addr_reg[30]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y91    dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_24_24/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y108   dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_25_25/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y108   dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_25_25/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y108   dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_25_25/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y108   dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_25_25/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X88Y110   dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X88Y110   dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X88Y110   dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X88Y110   dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_20_20/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X84Y102   dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_19_19/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X42Y91    dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_24_24/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y82    dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_22_22/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y82    dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_22_22/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y82    dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_22_22/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y82    dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_22_22/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X74Y102   dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_19_19/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y57    dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y57    dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_1_1/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y57    dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_1_1/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X56Y57    dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_1_1/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5   cpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  cpuclk/inst/plle2_adv_inst/CLKFBOUT



