
test2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081e4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  080082f8  080082f8  000182f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087e4  080087e4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  080087e4  080087e4  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080087e4  080087e4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080087e4  080087e4  000187e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080087e8  080087e8  000187e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080087ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  200001e0  080089cc  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  080089cc  00020370  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a6a7  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a3d  00000000  00000000  0002a8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c28  00000000  00000000  0002c2f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b80  00000000  00000000  0002cf18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000183e5  00000000  00000000  0002da98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000be3f  00000000  00000000  00045e7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b722  00000000  00000000  00051cbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dd3de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004880  00000000  00000000  000dd430  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	080082dc 	.word	0x080082dc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	080082dc 	.word	0x080082dc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	460c      	mov	r4, r1
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2300      	movs	r3, #0
 8000b72:	4628      	mov	r0, r5
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8000bd8:	b5b0      	push	{r4, r5, r7, lr}
 8000bda:	b086      	sub	sp, #24
 8000bdc:	af04      	add	r7, sp, #16
 8000bde:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM2)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000be8:	d104      	bne.n	8000bf4 <HAL_TIM_PeriodElapsedCallback+0x1c>
    {
    	gu32_TIM2_OVC++;
 8000bea:	4b2d      	ldr	r3, [pc, #180]	; (8000ca0 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	4a2b      	ldr	r2, [pc, #172]	; (8000ca0 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000bf2:	6013      	str	r3, [r2, #0]
    }

    if(htim == &htim1)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4a2b      	ldr	r2, [pc, #172]	; (8000ca4 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d149      	bne.n	8000c90 <HAL_TIM_PeriodElapsedCallback+0xb8>
    {
    	//gu32_TIM2_OVC = 0;

    	T_avg = (long double)T_i/(long double)N;
 8000bfc:	4b2a      	ldr	r3, [pc, #168]	; (8000ca8 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff fbef 	bl	80003e4 <__aeabi_ui2d>
 8000c06:	4604      	mov	r4, r0
 8000c08:	460d      	mov	r5, r1
 8000c0a:	4b28      	ldr	r3, [pc, #160]	; (8000cac <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff fbf8 	bl	8000404 <__aeabi_i2d>
 8000c14:	4602      	mov	r2, r0
 8000c16:	460b      	mov	r3, r1
 8000c18:	4620      	mov	r0, r4
 8000c1a:	4629      	mov	r1, r5
 8000c1c:	f7ff fd86 	bl	800072c <__aeabi_ddiv>
 8000c20:	4602      	mov	r2, r0
 8000c22:	460b      	mov	r3, r1
 8000c24:	4922      	ldr	r1, [pc, #136]	; (8000cb0 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000c26:	e9c1 2300 	strd	r2, r3, [r1]

    	//snprintf(trans_str, 96, "T_avg %ld mks\n", T_avg);
    	//HAL_UART_Transmit(&huart1, (uint8_t*)trans_str, strlen(trans_str), 1000);

    	F_avg = 72000000.0/(long double)T_avg;
 8000c2a:	4b21      	ldr	r3, [pc, #132]	; (8000cb0 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c30:	a119      	add	r1, pc, #100	; (adr r1, 8000c98 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000c32:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000c36:	f7ff fd79 	bl	800072c <__aeabi_ddiv>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	460b      	mov	r3, r1
 8000c3e:	491d      	ldr	r1, [pc, #116]	; (8000cb4 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000c40:	e9c1 2300 	strd	r2, r3, [r1]

    	snprintf(trans_str, 96, "F_avg %Lf Hz | T_avg %Lf mks\n", (long double)F_avg, (long double)T_avg);
 8000c44:	4b1b      	ldr	r3, [pc, #108]	; (8000cb4 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c4a:	4919      	ldr	r1, [pc, #100]	; (8000cb0 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000c4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000c50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8000c54:	e9cd 2300 	strd	r2, r3, [sp]
 8000c58:	4a17      	ldr	r2, [pc, #92]	; (8000cb8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000c5a:	2160      	movs	r1, #96	; 0x60
 8000c5c:	4817      	ldr	r0, [pc, #92]	; (8000cbc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000c5e:	f003 fd4b 	bl	80046f8 <sniprintf>
    	HAL_UART_Transmit(&huart1, (uint8_t*)trans_str, strlen(trans_str), 1000);
 8000c62:	4816      	ldr	r0, [pc, #88]	; (8000cbc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000c64:	f7ff fa74 	bl	8000150 <strlen>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	b29a      	uxth	r2, r3
 8000c6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c70:	4912      	ldr	r1, [pc, #72]	; (8000cbc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000c72:	4813      	ldr	r0, [pc, #76]	; (8000cc0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000c74:	f002 fd31 	bl	80036da <HAL_UART_Transmit>

        T_i = 0;
 8000c78:	4b0b      	ldr	r3, [pc, #44]	; (8000ca8 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
        N = 0;
 8000c7e:	4b0b      	ldr	r3, [pc, #44]	; (8000cac <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]

    	HAL_TIM_Base_Stop_IT(&htim1);
 8000c84:	4807      	ldr	r0, [pc, #28]	; (8000ca4 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000c86:	f001 fc0b 	bl	80024a0 <HAL_TIM_Base_Stop_IT>
        //__HAL_TIM_SET_COUNTER(&htim2, 0x0000);
        HAL_TIM_Base_Start_IT(&htim1);
 8000c8a:	4806      	ldr	r0, [pc, #24]	; (8000ca4 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000c8c:	f001 fbb6 	bl	80023fc <HAL_TIM_Base_Start_IT>
    }
}
 8000c90:	bf00      	nop
 8000c92:	3708      	adds	r7, #8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bdb0      	pop	{r4, r5, r7, pc}
 8000c98:	00000000 	.word	0x00000000
 8000c9c:	41912a88 	.word	0x41912a88
 8000ca0:	200001fc 	.word	0x200001fc
 8000ca4:	20000224 	.word	0x20000224
 8000ca8:	20000200 	.word	0x20000200
 8000cac:	20000210 	.word	0x20000210
 8000cb0:	20000208 	.word	0x20000208
 8000cb4:	20000218 	.word	0x20000218
 8000cb8:	080082f8 	.word	0x080082f8
 8000cbc:	200002f8 	.word	0x200002f8
 8000cc0:	200002b4 	.word	0x200002b4

08000cc4 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) // колбек по захвату
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
    			//}
    	}
    }*/


	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // If the interrupt is triggered by channel 1
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	7f1b      	ldrb	r3, [r3, #28]
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d11f      	bne.n	8000d14 <HAL_TIM_IC_CaptureCallback+0x50>
	{

		// Read the IC value
		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	f002 f92a 	bl	8002f30 <HAL_TIM_ReadCapturedValue>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	4a0f      	ldr	r2, [pc, #60]	; (8000d1c <HAL_TIM_IC_CaptureCallback+0x58>)
 8000ce0:	6013      	str	r3, [r2, #0]

		if (ICValue != 0)
 8000ce2:	4b0e      	ldr	r3, [pc, #56]	; (8000d1c <HAL_TIM_IC_CaptureCallback+0x58>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d014      	beq.n	8000d14 <HAL_TIM_IC_CaptureCallback+0x50>

			//Frequency = (long double)F_CLK/(long double)(ICValue + 2);
			//snprintf(trans_str, 96, "T %ld mks\n",  ICValue + 2);
			//HAL_UART_Transmit(&huart1, (uint8_t*)trans_str, strlen(trans_str), 1000); //+ (65536 * gu32_TIM2_OVC)

			T_i = T_i + (ICValue + ((gu32_TIM2_OVC - 1) * 65536) + 2);
 8000cea:	4b0d      	ldr	r3, [pc, #52]	; (8000d20 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	3b01      	subs	r3, #1
 8000cf0:	041a      	lsls	r2, r3, #16
 8000cf2:	4b0a      	ldr	r3, [pc, #40]	; (8000d1c <HAL_TIM_IC_CaptureCallback+0x58>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	441a      	add	r2, r3
 8000cf8:	4b0a      	ldr	r3, [pc, #40]	; (8000d24 <HAL_TIM_IC_CaptureCallback+0x60>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	3302      	adds	r3, #2
 8000d00:	4a08      	ldr	r2, [pc, #32]	; (8000d24 <HAL_TIM_IC_CaptureCallback+0x60>)
 8000d02:	6013      	str	r3, [r2, #0]
			//T_i = T_i + (ICValue + 2);
	        gu32_TIM2_OVC = 0;
 8000d04:	4b06      	ldr	r3, [pc, #24]	; (8000d20 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
			N++;
 8000d0a:	4b07      	ldr	r3, [pc, #28]	; (8000d28 <HAL_TIM_IC_CaptureCallback+0x64>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	4a05      	ldr	r2, [pc, #20]	; (8000d28 <HAL_TIM_IC_CaptureCallback+0x64>)
 8000d12:	6013      	str	r3, [r2, #0]
		}
	}
}
 8000d14:	bf00      	nop
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20000220 	.word	0x20000220
 8000d20:	200001fc 	.word	0x200001fc
 8000d24:	20000200 	.word	0x20000200
 8000d28:	20000210 	.word	0x20000210

08000d2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d30:	f000 fbce 	bl	80014d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d34:	f000 f81c 	bl	8000d70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d38:	f000 f986 	bl	8001048 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000d3c:	f000 f95a 	bl	8000ff4 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000d40:	f000 f8bc 	bl	8000ebc <MX_TIM2_Init>
  MX_TIM1_Init();
 8000d44:	f000 f860 	bl	8000e08 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8000d48:	4807      	ldr	r0, [pc, #28]	; (8000d68 <main+0x3c>)
 8000d4a:	f001 fb57 	bl	80023fc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000d4e:	4807      	ldr	r0, [pc, #28]	; (8000d6c <main+0x40>)
 8000d50:	f001 fb54 	bl	80023fc <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);   // main channel
 8000d54:	2100      	movs	r1, #0
 8000d56:	4805      	ldr	r0, [pc, #20]	; (8000d6c <main+0x40>)
 8000d58:	f001 fce8 	bl	800272c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);   // indirect channel
 8000d5c:	2104      	movs	r1, #4
 8000d5e:	4803      	ldr	r0, [pc, #12]	; (8000d6c <main+0x40>)
 8000d60:	f001 fc24 	bl	80025ac <HAL_TIM_IC_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d64:	e7fe      	b.n	8000d64 <main+0x38>
 8000d66:	bf00      	nop
 8000d68:	20000224 	.word	0x20000224
 8000d6c:	2000026c 	.word	0x2000026c

08000d70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b090      	sub	sp, #64	; 0x40
 8000d74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d76:	f107 0318 	add.w	r3, r7, #24
 8000d7a:	2228      	movs	r2, #40	; 0x28
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f002 fe40 	bl	8003a04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d84:	1d3b      	adds	r3, r7, #4
 8000d86:	2200      	movs	r2, #0
 8000d88:	601a      	str	r2, [r3, #0]
 8000d8a:	605a      	str	r2, [r3, #4]
 8000d8c:	609a      	str	r2, [r3, #8]
 8000d8e:	60da      	str	r2, [r3, #12]
 8000d90:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d92:	2301      	movs	r3, #1
 8000d94:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d9a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000da0:	2301      	movs	r3, #1
 8000da2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000da4:	2302      	movs	r3, #2
 8000da6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000da8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000dac:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000dae:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000db2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000db4:	f107 0318 	add.w	r3, r7, #24
 8000db8:	4618      	mov	r0, r3
 8000dba:	f000 fe7d 	bl	8001ab8 <HAL_RCC_OscConfig>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000dc4:	f000 f978 	bl	80010b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dc8:	230f      	movs	r3, #15
 8000dca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dcc:	2302      	movs	r3, #2
 8000dce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dd8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000dde:	1d3b      	adds	r3, r7, #4
 8000de0:	2102      	movs	r1, #2
 8000de2:	4618      	mov	r0, r3
 8000de4:	f001 f8ea 	bl	8001fbc <HAL_RCC_ClockConfig>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000dee:	f000 f963 	bl	80010b8 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 8000df2:	2200      	movs	r2, #0
 8000df4:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 8000df8:	2000      	movs	r0, #0
 8000dfa:	f001 f9c9 	bl	8002190 <HAL_RCC_MCOConfig>
}
 8000dfe:	bf00      	nop
 8000e00:	3740      	adds	r7, #64	; 0x40
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
	...

08000e08 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b086      	sub	sp, #24
 8000e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e0e:	f107 0308 	add.w	r3, r7, #8
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	609a      	str	r2, [r3, #8]
 8000e1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e1c:	463b      	mov	r3, r7
 8000e1e:	2200      	movs	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e24:	4b23      	ldr	r3, [pc, #140]	; (8000eb4 <MX_TIM1_Init+0xac>)
 8000e26:	4a24      	ldr	r2, [pc, #144]	; (8000eb8 <MX_TIM1_Init+0xb0>)
 8000e28:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 8000e2a:	4b22      	ldr	r3, [pc, #136]	; (8000eb4 <MX_TIM1_Init+0xac>)
 8000e2c:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8000e30:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8000e32:	4b20      	ldr	r3, [pc, #128]	; (8000eb4 <MX_TIM1_Init+0xac>)
 8000e34:	2210      	movs	r2, #16
 8000e36:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8000e38:	4b1e      	ldr	r3, [pc, #120]	; (8000eb4 <MX_TIM1_Init+0xac>)
 8000e3a:	f242 720f 	movw	r2, #9999	; 0x270f
 8000e3e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e40:	4b1c      	ldr	r3, [pc, #112]	; (8000eb4 <MX_TIM1_Init+0xac>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e46:	4b1b      	ldr	r3, [pc, #108]	; (8000eb4 <MX_TIM1_Init+0xac>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e4c:	4b19      	ldr	r3, [pc, #100]	; (8000eb4 <MX_TIM1_Init+0xac>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e52:	4818      	ldr	r0, [pc, #96]	; (8000eb4 <MX_TIM1_Init+0xac>)
 8000e54:	f001 fa82 	bl	800235c <HAL_TIM_Base_Init>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000e5e:	f000 f92b 	bl	80010b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e66:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e68:	f107 0308 	add.w	r3, r7, #8
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4811      	ldr	r0, [pc, #68]	; (8000eb4 <MX_TIM1_Init+0xac>)
 8000e70:	f001 ff57 	bl	8002d22 <HAL_TIM_ConfigClockSource>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000e7a:	f000 f91d 	bl	80010b8 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 8000e7e:	2108      	movs	r1, #8
 8000e80:	480c      	ldr	r0, [pc, #48]	; (8000eb4 <MX_TIM1_Init+0xac>)
 8000e82:	f001 fd59 	bl	8002938 <HAL_TIM_OnePulse_Init>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8000e8c:	f000 f914 	bl	80010b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8000e90:	2310      	movs	r3, #16
 8000e92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000e94:	2380      	movs	r3, #128	; 0x80
 8000e96:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e98:	463b      	mov	r3, r7
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4805      	ldr	r0, [pc, #20]	; (8000eb4 <MX_TIM1_Init+0xac>)
 8000e9e:	f002 fb5f 	bl	8003560 <HAL_TIMEx_MasterConfigSynchronization>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000ea8:	f000 f906 	bl	80010b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000eac:	bf00      	nop
 8000eae:	3718      	adds	r7, #24
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	20000224 	.word	0x20000224
 8000eb8:	40012c00 	.word	0x40012c00

08000ebc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b090      	sub	sp, #64	; 0x40
 8000ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ec2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	605a      	str	r2, [r3, #4]
 8000ecc:	609a      	str	r2, [r3, #8]
 8000ece:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000ed0:	f107 031c 	add.w	r3, r7, #28
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]
 8000ede:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000ee0:	f107 030c 	add.w	r3, r7, #12
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	605a      	str	r2, [r3, #4]
 8000eea:	609a      	str	r2, [r3, #8]
 8000eec:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eee:	1d3b      	adds	r3, r7, #4
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ef6:	4b3e      	ldr	r3, [pc, #248]	; (8000ff0 <MX_TIM2_Init+0x134>)
 8000ef8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000efc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000efe:	4b3c      	ldr	r3, [pc, #240]	; (8000ff0 <MX_TIM2_Init+0x134>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f04:	4b3a      	ldr	r3, [pc, #232]	; (8000ff0 <MX_TIM2_Init+0x134>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000f0a:	4b39      	ldr	r3, [pc, #228]	; (8000ff0 <MX_TIM2_Init+0x134>)
 8000f0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f10:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f12:	4b37      	ldr	r3, [pc, #220]	; (8000ff0 <MX_TIM2_Init+0x134>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f18:	4b35      	ldr	r3, [pc, #212]	; (8000ff0 <MX_TIM2_Init+0x134>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f1e:	4834      	ldr	r0, [pc, #208]	; (8000ff0 <MX_TIM2_Init+0x134>)
 8000f20:	f001 fa1c 	bl	800235c <HAL_TIM_Base_Init>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000f2a:	f000 f8c5 	bl	80010b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f32:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f34:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000f38:	4619      	mov	r1, r3
 8000f3a:	482d      	ldr	r0, [pc, #180]	; (8000ff0 <MX_TIM2_Init+0x134>)
 8000f3c:	f001 fef1 	bl	8002d22 <HAL_TIM_ConfigClockSource>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000f46:	f000 f8b7 	bl	80010b8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000f4a:	4829      	ldr	r0, [pc, #164]	; (8000ff0 <MX_TIM2_Init+0x134>)
 8000f4c:	f001 fad6 	bl	80024fc <HAL_TIM_IC_Init>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000f56:	f000 f8af 	bl	80010b8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000f5a:	2304      	movs	r3, #4
 8000f5c:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000f5e:	2350      	movs	r3, #80	; 0x50
 8000f60:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000f62:	2300      	movs	r3, #0
 8000f64:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8000f66:	2300      	movs	r3, #0
 8000f68:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000f6e:	f107 031c 	add.w	r3, r7, #28
 8000f72:	4619      	mov	r1, r3
 8000f74:	481e      	ldr	r0, [pc, #120]	; (8000ff0 <MX_TIM2_Init+0x134>)
 8000f76:	f001 ff98 	bl	8002eaa <HAL_TIM_SlaveConfigSynchro>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_TIM2_Init+0xc8>
  {
    Error_Handler();
 8000f80:	f000 f89a 	bl	80010b8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000f84:	2300      	movs	r3, #0
 8000f86:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000f94:	f107 030c 	add.w	r3, r7, #12
 8000f98:	2200      	movs	r2, #0
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4814      	ldr	r0, [pc, #80]	; (8000ff0 <MX_TIM2_Init+0x134>)
 8000f9e:	f001 fe2c 	bl	8002bfa <HAL_TIM_IC_ConfigChannel>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8000fa8:	f000 f886 	bl	80010b8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000fac:	2302      	movs	r3, #2
 8000fae:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000fb4:	f107 030c 	add.w	r3, r7, #12
 8000fb8:	2204      	movs	r2, #4
 8000fba:	4619      	mov	r1, r3
 8000fbc:	480c      	ldr	r0, [pc, #48]	; (8000ff0 <MX_TIM2_Init+0x134>)
 8000fbe:	f001 fe1c 	bl	8002bfa <HAL_TIM_IC_ConfigChannel>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 8000fc8:	f000 f876 	bl	80010b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fd4:	1d3b      	adds	r3, r7, #4
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4805      	ldr	r0, [pc, #20]	; (8000ff0 <MX_TIM2_Init+0x134>)
 8000fda:	f002 fac1 	bl	8003560 <HAL_TIMEx_MasterConfigSynchronization>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_TIM2_Init+0x12c>
  {
    Error_Handler();
 8000fe4:	f000 f868 	bl	80010b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000fe8:	bf00      	nop
 8000fea:	3740      	adds	r7, #64	; 0x40
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	2000026c 	.word	0x2000026c

08000ff4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ff8:	4b11      	ldr	r3, [pc, #68]	; (8001040 <MX_USART1_UART_Init+0x4c>)
 8000ffa:	4a12      	ldr	r2, [pc, #72]	; (8001044 <MX_USART1_UART_Init+0x50>)
 8000ffc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ffe:	4b10      	ldr	r3, [pc, #64]	; (8001040 <MX_USART1_UART_Init+0x4c>)
 8001000:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001004:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001006:	4b0e      	ldr	r3, [pc, #56]	; (8001040 <MX_USART1_UART_Init+0x4c>)
 8001008:	2200      	movs	r2, #0
 800100a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800100c:	4b0c      	ldr	r3, [pc, #48]	; (8001040 <MX_USART1_UART_Init+0x4c>)
 800100e:	2200      	movs	r2, #0
 8001010:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001012:	4b0b      	ldr	r3, [pc, #44]	; (8001040 <MX_USART1_UART_Init+0x4c>)
 8001014:	2200      	movs	r2, #0
 8001016:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001018:	4b09      	ldr	r3, [pc, #36]	; (8001040 <MX_USART1_UART_Init+0x4c>)
 800101a:	220c      	movs	r2, #12
 800101c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800101e:	4b08      	ldr	r3, [pc, #32]	; (8001040 <MX_USART1_UART_Init+0x4c>)
 8001020:	2200      	movs	r2, #0
 8001022:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001024:	4b06      	ldr	r3, [pc, #24]	; (8001040 <MX_USART1_UART_Init+0x4c>)
 8001026:	2200      	movs	r2, #0
 8001028:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800102a:	4805      	ldr	r0, [pc, #20]	; (8001040 <MX_USART1_UART_Init+0x4c>)
 800102c:	f002 fb08 	bl	8003640 <HAL_UART_Init>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001036:	f000 f83f 	bl	80010b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	200002b4 	.word	0x200002b4
 8001044:	40013800 	.word	0x40013800

08001048 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104e:	f107 0308 	add.w	r3, r7, #8
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
 800105a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800105c:	4b14      	ldr	r3, [pc, #80]	; (80010b0 <MX_GPIO_Init+0x68>)
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	4a13      	ldr	r2, [pc, #76]	; (80010b0 <MX_GPIO_Init+0x68>)
 8001062:	f043 0320 	orr.w	r3, r3, #32
 8001066:	6193      	str	r3, [r2, #24]
 8001068:	4b11      	ldr	r3, [pc, #68]	; (80010b0 <MX_GPIO_Init+0x68>)
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	f003 0320 	and.w	r3, r3, #32
 8001070:	607b      	str	r3, [r7, #4]
 8001072:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001074:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <MX_GPIO_Init+0x68>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	4a0d      	ldr	r2, [pc, #52]	; (80010b0 <MX_GPIO_Init+0x68>)
 800107a:	f043 0304 	orr.w	r3, r3, #4
 800107e:	6193      	str	r3, [r2, #24]
 8001080:	4b0b      	ldr	r3, [pc, #44]	; (80010b0 <MX_GPIO_Init+0x68>)
 8001082:	699b      	ldr	r3, [r3, #24]
 8001084:	f003 0304 	and.w	r3, r3, #4
 8001088:	603b      	str	r3, [r7, #0]
 800108a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800108c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001090:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001092:	2302      	movs	r3, #2
 8001094:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001096:	2303      	movs	r3, #3
 8001098:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	4619      	mov	r1, r3
 80010a0:	4804      	ldr	r0, [pc, #16]	; (80010b4 <MX_GPIO_Init+0x6c>)
 80010a2:	f000 fb85 	bl	80017b0 <HAL_GPIO_Init>

}
 80010a6:	bf00      	nop
 80010a8:	3718      	adds	r7, #24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	40021000 	.word	0x40021000
 80010b4:	40010800 	.word	0x40010800

080010b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010bc:	b672      	cpsid	i
}
 80010be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c0:	e7fe      	b.n	80010c0 <Error_Handler+0x8>
	...

080010c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010ca:	4b15      	ldr	r3, [pc, #84]	; (8001120 <HAL_MspInit+0x5c>)
 80010cc:	699b      	ldr	r3, [r3, #24]
 80010ce:	4a14      	ldr	r2, [pc, #80]	; (8001120 <HAL_MspInit+0x5c>)
 80010d0:	f043 0301 	orr.w	r3, r3, #1
 80010d4:	6193      	str	r3, [r2, #24]
 80010d6:	4b12      	ldr	r3, [pc, #72]	; (8001120 <HAL_MspInit+0x5c>)
 80010d8:	699b      	ldr	r3, [r3, #24]
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	60bb      	str	r3, [r7, #8]
 80010e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010e2:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <HAL_MspInit+0x5c>)
 80010e4:	69db      	ldr	r3, [r3, #28]
 80010e6:	4a0e      	ldr	r2, [pc, #56]	; (8001120 <HAL_MspInit+0x5c>)
 80010e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ec:	61d3      	str	r3, [r2, #28]
 80010ee:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <HAL_MspInit+0x5c>)
 80010f0:	69db      	ldr	r3, [r3, #28]
 80010f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010fa:	4b0a      	ldr	r3, [pc, #40]	; (8001124 <HAL_MspInit+0x60>)
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	4a04      	ldr	r2, [pc, #16]	; (8001124 <HAL_MspInit+0x60>)
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001116:	bf00      	nop
 8001118:	3714      	adds	r7, #20
 800111a:	46bd      	mov	sp, r7
 800111c:	bc80      	pop	{r7}
 800111e:	4770      	bx	lr
 8001120:	40021000 	.word	0x40021000
 8001124:	40010000 	.word	0x40010000

08001128 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08a      	sub	sp, #40	; 0x28
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001130:	f107 0318 	add.w	r3, r7, #24
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4a26      	ldr	r2, [pc, #152]	; (80011dc <HAL_TIM_Base_MspInit+0xb4>)
 8001144:	4293      	cmp	r3, r2
 8001146:	d114      	bne.n	8001172 <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001148:	4b25      	ldr	r3, [pc, #148]	; (80011e0 <HAL_TIM_Base_MspInit+0xb8>)
 800114a:	699b      	ldr	r3, [r3, #24]
 800114c:	4a24      	ldr	r2, [pc, #144]	; (80011e0 <HAL_TIM_Base_MspInit+0xb8>)
 800114e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001152:	6193      	str	r3, [r2, #24]
 8001154:	4b22      	ldr	r3, [pc, #136]	; (80011e0 <HAL_TIM_Base_MspInit+0xb8>)
 8001156:	699b      	ldr	r3, [r3, #24]
 8001158:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800115c:	617b      	str	r3, [r7, #20]
 800115e:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001160:	2200      	movs	r2, #0
 8001162:	2100      	movs	r1, #0
 8001164:	2019      	movs	r0, #25
 8001166:	f000 faec 	bl	8001742 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800116a:	2019      	movs	r0, #25
 800116c:	f000 fb05 	bl	800177a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001170:	e030      	b.n	80011d4 <HAL_TIM_Base_MspInit+0xac>
  else if(htim_base->Instance==TIM2)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800117a:	d12b      	bne.n	80011d4 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800117c:	4b18      	ldr	r3, [pc, #96]	; (80011e0 <HAL_TIM_Base_MspInit+0xb8>)
 800117e:	69db      	ldr	r3, [r3, #28]
 8001180:	4a17      	ldr	r2, [pc, #92]	; (80011e0 <HAL_TIM_Base_MspInit+0xb8>)
 8001182:	f043 0301 	orr.w	r3, r3, #1
 8001186:	61d3      	str	r3, [r2, #28]
 8001188:	4b15      	ldr	r3, [pc, #84]	; (80011e0 <HAL_TIM_Base_MspInit+0xb8>)
 800118a:	69db      	ldr	r3, [r3, #28]
 800118c:	f003 0301 	and.w	r3, r3, #1
 8001190:	613b      	str	r3, [r7, #16]
 8001192:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001194:	4b12      	ldr	r3, [pc, #72]	; (80011e0 <HAL_TIM_Base_MspInit+0xb8>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	4a11      	ldr	r2, [pc, #68]	; (80011e0 <HAL_TIM_Base_MspInit+0xb8>)
 800119a:	f043 0304 	orr.w	r3, r3, #4
 800119e:	6193      	str	r3, [r2, #24]
 80011a0:	4b0f      	ldr	r3, [pc, #60]	; (80011e0 <HAL_TIM_Base_MspInit+0xb8>)
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	f003 0304 	and.w	r3, r3, #4
 80011a8:	60fb      	str	r3, [r7, #12]
 80011aa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011ac:	2301      	movs	r3, #1
 80011ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b0:	2300      	movs	r3, #0
 80011b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b8:	f107 0318 	add.w	r3, r7, #24
 80011bc:	4619      	mov	r1, r3
 80011be:	4809      	ldr	r0, [pc, #36]	; (80011e4 <HAL_TIM_Base_MspInit+0xbc>)
 80011c0:	f000 faf6 	bl	80017b0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011c4:	2200      	movs	r2, #0
 80011c6:	2100      	movs	r1, #0
 80011c8:	201c      	movs	r0, #28
 80011ca:	f000 faba 	bl	8001742 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011ce:	201c      	movs	r0, #28
 80011d0:	f000 fad3 	bl	800177a <HAL_NVIC_EnableIRQ>
}
 80011d4:	bf00      	nop
 80011d6:	3728      	adds	r7, #40	; 0x28
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	40012c00 	.word	0x40012c00
 80011e0:	40021000 	.word	0x40021000
 80011e4:	40010800 	.word	0x40010800

080011e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f0:	f107 0310 	add.w	r3, r7, #16
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a1c      	ldr	r2, [pc, #112]	; (8001274 <HAL_UART_MspInit+0x8c>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d131      	bne.n	800126c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001208:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <HAL_UART_MspInit+0x90>)
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	4a1a      	ldr	r2, [pc, #104]	; (8001278 <HAL_UART_MspInit+0x90>)
 800120e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001212:	6193      	str	r3, [r2, #24]
 8001214:	4b18      	ldr	r3, [pc, #96]	; (8001278 <HAL_UART_MspInit+0x90>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800121c:	60fb      	str	r3, [r7, #12]
 800121e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001220:	4b15      	ldr	r3, [pc, #84]	; (8001278 <HAL_UART_MspInit+0x90>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	4a14      	ldr	r2, [pc, #80]	; (8001278 <HAL_UART_MspInit+0x90>)
 8001226:	f043 0304 	orr.w	r3, r3, #4
 800122a:	6193      	str	r3, [r2, #24]
 800122c:	4b12      	ldr	r3, [pc, #72]	; (8001278 <HAL_UART_MspInit+0x90>)
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	f003 0304 	and.w	r3, r3, #4
 8001234:	60bb      	str	r3, [r7, #8]
 8001236:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001238:	f44f 7300 	mov.w	r3, #512	; 0x200
 800123c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123e:	2302      	movs	r3, #2
 8001240:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001242:	2303      	movs	r3, #3
 8001244:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001246:	f107 0310 	add.w	r3, r7, #16
 800124a:	4619      	mov	r1, r3
 800124c:	480b      	ldr	r0, [pc, #44]	; (800127c <HAL_UART_MspInit+0x94>)
 800124e:	f000 faaf 	bl	80017b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001252:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001256:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001258:	2300      	movs	r3, #0
 800125a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001260:	f107 0310 	add.w	r3, r7, #16
 8001264:	4619      	mov	r1, r3
 8001266:	4805      	ldr	r0, [pc, #20]	; (800127c <HAL_UART_MspInit+0x94>)
 8001268:	f000 faa2 	bl	80017b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800126c:	bf00      	nop
 800126e:	3720      	adds	r7, #32
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40013800 	.word	0x40013800
 8001278:	40021000 	.word	0x40021000
 800127c:	40010800 	.word	0x40010800

08001280 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001284:	e7fe      	b.n	8001284 <NMI_Handler+0x4>

08001286 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001286:	b480      	push	{r7}
 8001288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800128a:	e7fe      	b.n	800128a <HardFault_Handler+0x4>

0800128c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001290:	e7fe      	b.n	8001290 <MemManage_Handler+0x4>

08001292 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001292:	b480      	push	{r7}
 8001294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001296:	e7fe      	b.n	8001296 <BusFault_Handler+0x4>

08001298 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800129c:	e7fe      	b.n	800129c <UsageFault_Handler+0x4>

0800129e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800129e:	b480      	push	{r7}
 80012a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012a2:	bf00      	nop
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bc80      	pop	{r7}
 80012a8:	4770      	bx	lr

080012aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012aa:	b480      	push	{r7}
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012ae:	bf00      	nop
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bc80      	pop	{r7}
 80012b4:	4770      	bx	lr

080012b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012b6:	b480      	push	{r7}
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ba:	bf00      	nop
 80012bc:	46bd      	mov	sp, r7
 80012be:	bc80      	pop	{r7}
 80012c0:	4770      	bx	lr

080012c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012c6:	f000 f949 	bl	800155c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
	...

080012d0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012d4:	4802      	ldr	r0, [pc, #8]	; (80012e0 <TIM1_UP_IRQHandler+0x10>)
 80012d6:	f001 fb88 	bl	80029ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000224 	.word	0x20000224

080012e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80012e8:	4802      	ldr	r0, [pc, #8]	; (80012f4 <TIM2_IRQHandler+0x10>)
 80012ea:	f001 fb7e 	bl	80029ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	2000026c 	.word	0x2000026c

080012f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
	return 1;
 80012fc:	2301      	movs	r3, #1
}
 80012fe:	4618      	mov	r0, r3
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr

08001306 <_kill>:

int _kill(int pid, int sig)
{
 8001306:	b580      	push	{r7, lr}
 8001308:	b082      	sub	sp, #8
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
 800130e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001310:	f002 fb4e 	bl	80039b0 <__errno>
 8001314:	4603      	mov	r3, r0
 8001316:	2216      	movs	r2, #22
 8001318:	601a      	str	r2, [r3, #0]
	return -1;
 800131a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <_exit>:

void _exit (int status)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800132e:	f04f 31ff 	mov.w	r1, #4294967295
 8001332:	6878      	ldr	r0, [r7, #4]
 8001334:	f7ff ffe7 	bl	8001306 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001338:	e7fe      	b.n	8001338 <_exit+0x12>

0800133a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b086      	sub	sp, #24
 800133e:	af00      	add	r7, sp, #0
 8001340:	60f8      	str	r0, [r7, #12]
 8001342:	60b9      	str	r1, [r7, #8]
 8001344:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001346:	2300      	movs	r3, #0
 8001348:	617b      	str	r3, [r7, #20]
 800134a:	e00a      	b.n	8001362 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800134c:	f3af 8000 	nop.w
 8001350:	4601      	mov	r1, r0
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	1c5a      	adds	r2, r3, #1
 8001356:	60ba      	str	r2, [r7, #8]
 8001358:	b2ca      	uxtb	r2, r1
 800135a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	3301      	adds	r3, #1
 8001360:	617b      	str	r3, [r7, #20]
 8001362:	697a      	ldr	r2, [r7, #20]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	429a      	cmp	r2, r3
 8001368:	dbf0      	blt.n	800134c <_read+0x12>
	}

return len;
 800136a:	687b      	ldr	r3, [r7, #4]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3718      	adds	r7, #24
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
 800137a:	60f8      	str	r0, [r7, #12]
 800137c:	60b9      	str	r1, [r7, #8]
 800137e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001380:	2300      	movs	r3, #0
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	e009      	b.n	800139a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	1c5a      	adds	r2, r3, #1
 800138a:	60ba      	str	r2, [r7, #8]
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	4618      	mov	r0, r3
 8001390:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	3301      	adds	r3, #1
 8001398:	617b      	str	r3, [r7, #20]
 800139a:	697a      	ldr	r2, [r7, #20]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	429a      	cmp	r2, r3
 80013a0:	dbf1      	blt.n	8001386 <_write+0x12>
	}
	return len;
 80013a2:	687b      	ldr	r3, [r7, #4]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3718      	adds	r7, #24
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}

080013ac <_close>:

int _close(int file)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	return -1;
 80013b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	bc80      	pop	{r7}
 80013c0:	4770      	bx	lr

080013c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013c2:	b480      	push	{r7}
 80013c4:	b083      	sub	sp, #12
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
 80013ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013d2:	605a      	str	r2, [r3, #4]
	return 0;
 80013d4:	2300      	movs	r3, #0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr

080013e0 <_isatty>:

int _isatty(int file)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
	return 1;
 80013e8:	2301      	movs	r3, #1
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bc80      	pop	{r7}
 80013f2:	4770      	bx	lr

080013f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	607a      	str	r2, [r7, #4]
	return 0;
 8001400:	2300      	movs	r3, #0
}
 8001402:	4618      	mov	r0, r3
 8001404:	3714      	adds	r7, #20
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr

0800140c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001414:	4a14      	ldr	r2, [pc, #80]	; (8001468 <_sbrk+0x5c>)
 8001416:	4b15      	ldr	r3, [pc, #84]	; (800146c <_sbrk+0x60>)
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001420:	4b13      	ldr	r3, [pc, #76]	; (8001470 <_sbrk+0x64>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d102      	bne.n	800142e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001428:	4b11      	ldr	r3, [pc, #68]	; (8001470 <_sbrk+0x64>)
 800142a:	4a12      	ldr	r2, [pc, #72]	; (8001474 <_sbrk+0x68>)
 800142c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800142e:	4b10      	ldr	r3, [pc, #64]	; (8001470 <_sbrk+0x64>)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4413      	add	r3, r2
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	429a      	cmp	r2, r3
 800143a:	d207      	bcs.n	800144c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800143c:	f002 fab8 	bl	80039b0 <__errno>
 8001440:	4603      	mov	r3, r0
 8001442:	220c      	movs	r2, #12
 8001444:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001446:	f04f 33ff 	mov.w	r3, #4294967295
 800144a:	e009      	b.n	8001460 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800144c:	4b08      	ldr	r3, [pc, #32]	; (8001470 <_sbrk+0x64>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001452:	4b07      	ldr	r3, [pc, #28]	; (8001470 <_sbrk+0x64>)
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4413      	add	r3, r2
 800145a:	4a05      	ldr	r2, [pc, #20]	; (8001470 <_sbrk+0x64>)
 800145c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800145e:	68fb      	ldr	r3, [r7, #12]
}
 8001460:	4618      	mov	r0, r3
 8001462:	3718      	adds	r7, #24
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20005000 	.word	0x20005000
 800146c:	00000400 	.word	0x00000400
 8001470:	20000358 	.word	0x20000358
 8001474:	20000370 	.word	0x20000370

08001478 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	bc80      	pop	{r7}
 8001482:	4770      	bx	lr

08001484 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001484:	480c      	ldr	r0, [pc, #48]	; (80014b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001486:	490d      	ldr	r1, [pc, #52]	; (80014bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001488:	4a0d      	ldr	r2, [pc, #52]	; (80014c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800148a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800148c:	e002      	b.n	8001494 <LoopCopyDataInit>

0800148e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800148e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001492:	3304      	adds	r3, #4

08001494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001498:	d3f9      	bcc.n	800148e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800149a:	4a0a      	ldr	r2, [pc, #40]	; (80014c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800149c:	4c0a      	ldr	r4, [pc, #40]	; (80014c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800149e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014a0:	e001      	b.n	80014a6 <LoopFillZerobss>

080014a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014a4:	3204      	adds	r2, #4

080014a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014a8:	d3fb      	bcc.n	80014a2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80014aa:	f7ff ffe5 	bl	8001478 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ae:	f002 fa85 	bl	80039bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014b2:	f7ff fc3b 	bl	8000d2c <main>
  bx lr
 80014b6:	4770      	bx	lr
  ldr r0, =_sdata
 80014b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014bc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80014c0:	080087ec 	.word	0x080087ec
  ldr r2, =_sbss
 80014c4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80014c8:	20000370 	.word	0x20000370

080014cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014cc:	e7fe      	b.n	80014cc <ADC1_2_IRQHandler>
	...

080014d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014d4:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <HAL_Init+0x28>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a07      	ldr	r2, [pc, #28]	; (80014f8 <HAL_Init+0x28>)
 80014da:	f043 0310 	orr.w	r3, r3, #16
 80014de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014e0:	2003      	movs	r0, #3
 80014e2:	f000 f923 	bl	800172c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014e6:	200f      	movs	r0, #15
 80014e8:	f000 f808 	bl	80014fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014ec:	f7ff fdea 	bl	80010c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40022000 	.word	0x40022000

080014fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001504:	4b12      	ldr	r3, [pc, #72]	; (8001550 <HAL_InitTick+0x54>)
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	4b12      	ldr	r3, [pc, #72]	; (8001554 <HAL_InitTick+0x58>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	4619      	mov	r1, r3
 800150e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001512:	fbb3 f3f1 	udiv	r3, r3, r1
 8001516:	fbb2 f3f3 	udiv	r3, r2, r3
 800151a:	4618      	mov	r0, r3
 800151c:	f000 f93b 	bl	8001796 <HAL_SYSTICK_Config>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e00e      	b.n	8001548 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2b0f      	cmp	r3, #15
 800152e:	d80a      	bhi.n	8001546 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001530:	2200      	movs	r2, #0
 8001532:	6879      	ldr	r1, [r7, #4]
 8001534:	f04f 30ff 	mov.w	r0, #4294967295
 8001538:	f000 f903 	bl	8001742 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800153c:	4a06      	ldr	r2, [pc, #24]	; (8001558 <HAL_InitTick+0x5c>)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001542:	2300      	movs	r3, #0
 8001544:	e000      	b.n	8001548 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
}
 8001548:	4618      	mov	r0, r3
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000000 	.word	0x20000000
 8001554:	20000008 	.word	0x20000008
 8001558:	20000004 	.word	0x20000004

0800155c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001560:	4b05      	ldr	r3, [pc, #20]	; (8001578 <HAL_IncTick+0x1c>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	461a      	mov	r2, r3
 8001566:	4b05      	ldr	r3, [pc, #20]	; (800157c <HAL_IncTick+0x20>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4413      	add	r3, r2
 800156c:	4a03      	ldr	r2, [pc, #12]	; (800157c <HAL_IncTick+0x20>)
 800156e:	6013      	str	r3, [r2, #0]
}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	bc80      	pop	{r7}
 8001576:	4770      	bx	lr
 8001578:	20000008 	.word	0x20000008
 800157c:	2000035c 	.word	0x2000035c

08001580 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  return uwTick;
 8001584:	4b02      	ldr	r3, [pc, #8]	; (8001590 <HAL_GetTick+0x10>)
 8001586:	681b      	ldr	r3, [r3, #0]
}
 8001588:	4618      	mov	r0, r3
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr
 8001590:	2000035c 	.word	0x2000035c

08001594 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001594:	b480      	push	{r7}
 8001596:	b085      	sub	sp, #20
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f003 0307 	and.w	r3, r3, #7
 80015a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015a4:	4b0c      	ldr	r3, [pc, #48]	; (80015d8 <__NVIC_SetPriorityGrouping+0x44>)
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015aa:	68ba      	ldr	r2, [r7, #8]
 80015ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015b0:	4013      	ands	r3, r2
 80015b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015c6:	4a04      	ldr	r2, [pc, #16]	; (80015d8 <__NVIC_SetPriorityGrouping+0x44>)
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	60d3      	str	r3, [r2, #12]
}
 80015cc:	bf00      	nop
 80015ce:	3714      	adds	r7, #20
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bc80      	pop	{r7}
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	e000ed00 	.word	0xe000ed00

080015dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015e0:	4b04      	ldr	r3, [pc, #16]	; (80015f4 <__NVIC_GetPriorityGrouping+0x18>)
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	0a1b      	lsrs	r3, r3, #8
 80015e6:	f003 0307 	and.w	r3, r3, #7
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bc80      	pop	{r7}
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	e000ed00 	.word	0xe000ed00

080015f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001606:	2b00      	cmp	r3, #0
 8001608:	db0b      	blt.n	8001622 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800160a:	79fb      	ldrb	r3, [r7, #7]
 800160c:	f003 021f 	and.w	r2, r3, #31
 8001610:	4906      	ldr	r1, [pc, #24]	; (800162c <__NVIC_EnableIRQ+0x34>)
 8001612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001616:	095b      	lsrs	r3, r3, #5
 8001618:	2001      	movs	r0, #1
 800161a:	fa00 f202 	lsl.w	r2, r0, r2
 800161e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr
 800162c:	e000e100 	.word	0xe000e100

08001630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	6039      	str	r1, [r7, #0]
 800163a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800163c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001640:	2b00      	cmp	r3, #0
 8001642:	db0a      	blt.n	800165a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	b2da      	uxtb	r2, r3
 8001648:	490c      	ldr	r1, [pc, #48]	; (800167c <__NVIC_SetPriority+0x4c>)
 800164a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164e:	0112      	lsls	r2, r2, #4
 8001650:	b2d2      	uxtb	r2, r2
 8001652:	440b      	add	r3, r1
 8001654:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001658:	e00a      	b.n	8001670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	b2da      	uxtb	r2, r3
 800165e:	4908      	ldr	r1, [pc, #32]	; (8001680 <__NVIC_SetPriority+0x50>)
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	f003 030f 	and.w	r3, r3, #15
 8001666:	3b04      	subs	r3, #4
 8001668:	0112      	lsls	r2, r2, #4
 800166a:	b2d2      	uxtb	r2, r2
 800166c:	440b      	add	r3, r1
 800166e:	761a      	strb	r2, [r3, #24]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	e000e100 	.word	0xe000e100
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001684:	b480      	push	{r7}
 8001686:	b089      	sub	sp, #36	; 0x24
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	f1c3 0307 	rsb	r3, r3, #7
 800169e:	2b04      	cmp	r3, #4
 80016a0:	bf28      	it	cs
 80016a2:	2304      	movcs	r3, #4
 80016a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	3304      	adds	r3, #4
 80016aa:	2b06      	cmp	r3, #6
 80016ac:	d902      	bls.n	80016b4 <NVIC_EncodePriority+0x30>
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	3b03      	subs	r3, #3
 80016b2:	e000      	b.n	80016b6 <NVIC_EncodePriority+0x32>
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b8:	f04f 32ff 	mov.w	r2, #4294967295
 80016bc:	69bb      	ldr	r3, [r7, #24]
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	43da      	mvns	r2, r3
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	401a      	ands	r2, r3
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016cc:	f04f 31ff 	mov.w	r1, #4294967295
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	fa01 f303 	lsl.w	r3, r1, r3
 80016d6:	43d9      	mvns	r1, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016dc:	4313      	orrs	r3, r2
         );
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3724      	adds	r7, #36	; 0x24
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr

080016e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3b01      	subs	r3, #1
 80016f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016f8:	d301      	bcc.n	80016fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016fa:	2301      	movs	r3, #1
 80016fc:	e00f      	b.n	800171e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016fe:	4a0a      	ldr	r2, [pc, #40]	; (8001728 <SysTick_Config+0x40>)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	3b01      	subs	r3, #1
 8001704:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001706:	210f      	movs	r1, #15
 8001708:	f04f 30ff 	mov.w	r0, #4294967295
 800170c:	f7ff ff90 	bl	8001630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001710:	4b05      	ldr	r3, [pc, #20]	; (8001728 <SysTick_Config+0x40>)
 8001712:	2200      	movs	r2, #0
 8001714:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001716:	4b04      	ldr	r3, [pc, #16]	; (8001728 <SysTick_Config+0x40>)
 8001718:	2207      	movs	r2, #7
 800171a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	e000e010 	.word	0xe000e010

0800172c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff ff2d 	bl	8001594 <__NVIC_SetPriorityGrouping>
}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001742:	b580      	push	{r7, lr}
 8001744:	b086      	sub	sp, #24
 8001746:	af00      	add	r7, sp, #0
 8001748:	4603      	mov	r3, r0
 800174a:	60b9      	str	r1, [r7, #8]
 800174c:	607a      	str	r2, [r7, #4]
 800174e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001750:	2300      	movs	r3, #0
 8001752:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001754:	f7ff ff42 	bl	80015dc <__NVIC_GetPriorityGrouping>
 8001758:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	68b9      	ldr	r1, [r7, #8]
 800175e:	6978      	ldr	r0, [r7, #20]
 8001760:	f7ff ff90 	bl	8001684 <NVIC_EncodePriority>
 8001764:	4602      	mov	r2, r0
 8001766:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800176a:	4611      	mov	r1, r2
 800176c:	4618      	mov	r0, r3
 800176e:	f7ff ff5f 	bl	8001630 <__NVIC_SetPriority>
}
 8001772:	bf00      	nop
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b082      	sub	sp, #8
 800177e:	af00      	add	r7, sp, #0
 8001780:	4603      	mov	r3, r0
 8001782:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff ff35 	bl	80015f8 <__NVIC_EnableIRQ>
}
 800178e:	bf00      	nop
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff ffa2 	bl	80016e8 <SysTick_Config>
 80017a4:	4603      	mov	r3, r0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
	...

080017b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b08b      	sub	sp, #44	; 0x2c
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017ba:	2300      	movs	r3, #0
 80017bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017be:	2300      	movs	r3, #0
 80017c0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017c2:	e169      	b.n	8001a98 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017c4:	2201      	movs	r2, #1
 80017c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	69fa      	ldr	r2, [r7, #28]
 80017d4:	4013      	ands	r3, r2
 80017d6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017d8:	69ba      	ldr	r2, [r7, #24]
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	429a      	cmp	r2, r3
 80017de:	f040 8158 	bne.w	8001a92 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	4a9a      	ldr	r2, [pc, #616]	; (8001a50 <HAL_GPIO_Init+0x2a0>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d05e      	beq.n	80018aa <HAL_GPIO_Init+0xfa>
 80017ec:	4a98      	ldr	r2, [pc, #608]	; (8001a50 <HAL_GPIO_Init+0x2a0>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d875      	bhi.n	80018de <HAL_GPIO_Init+0x12e>
 80017f2:	4a98      	ldr	r2, [pc, #608]	; (8001a54 <HAL_GPIO_Init+0x2a4>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d058      	beq.n	80018aa <HAL_GPIO_Init+0xfa>
 80017f8:	4a96      	ldr	r2, [pc, #600]	; (8001a54 <HAL_GPIO_Init+0x2a4>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d86f      	bhi.n	80018de <HAL_GPIO_Init+0x12e>
 80017fe:	4a96      	ldr	r2, [pc, #600]	; (8001a58 <HAL_GPIO_Init+0x2a8>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d052      	beq.n	80018aa <HAL_GPIO_Init+0xfa>
 8001804:	4a94      	ldr	r2, [pc, #592]	; (8001a58 <HAL_GPIO_Init+0x2a8>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d869      	bhi.n	80018de <HAL_GPIO_Init+0x12e>
 800180a:	4a94      	ldr	r2, [pc, #592]	; (8001a5c <HAL_GPIO_Init+0x2ac>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d04c      	beq.n	80018aa <HAL_GPIO_Init+0xfa>
 8001810:	4a92      	ldr	r2, [pc, #584]	; (8001a5c <HAL_GPIO_Init+0x2ac>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d863      	bhi.n	80018de <HAL_GPIO_Init+0x12e>
 8001816:	4a92      	ldr	r2, [pc, #584]	; (8001a60 <HAL_GPIO_Init+0x2b0>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d046      	beq.n	80018aa <HAL_GPIO_Init+0xfa>
 800181c:	4a90      	ldr	r2, [pc, #576]	; (8001a60 <HAL_GPIO_Init+0x2b0>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d85d      	bhi.n	80018de <HAL_GPIO_Init+0x12e>
 8001822:	2b12      	cmp	r3, #18
 8001824:	d82a      	bhi.n	800187c <HAL_GPIO_Init+0xcc>
 8001826:	2b12      	cmp	r3, #18
 8001828:	d859      	bhi.n	80018de <HAL_GPIO_Init+0x12e>
 800182a:	a201      	add	r2, pc, #4	; (adr r2, 8001830 <HAL_GPIO_Init+0x80>)
 800182c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001830:	080018ab 	.word	0x080018ab
 8001834:	08001885 	.word	0x08001885
 8001838:	08001897 	.word	0x08001897
 800183c:	080018d9 	.word	0x080018d9
 8001840:	080018df 	.word	0x080018df
 8001844:	080018df 	.word	0x080018df
 8001848:	080018df 	.word	0x080018df
 800184c:	080018df 	.word	0x080018df
 8001850:	080018df 	.word	0x080018df
 8001854:	080018df 	.word	0x080018df
 8001858:	080018df 	.word	0x080018df
 800185c:	080018df 	.word	0x080018df
 8001860:	080018df 	.word	0x080018df
 8001864:	080018df 	.word	0x080018df
 8001868:	080018df 	.word	0x080018df
 800186c:	080018df 	.word	0x080018df
 8001870:	080018df 	.word	0x080018df
 8001874:	0800188d 	.word	0x0800188d
 8001878:	080018a1 	.word	0x080018a1
 800187c:	4a79      	ldr	r2, [pc, #484]	; (8001a64 <HAL_GPIO_Init+0x2b4>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d013      	beq.n	80018aa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001882:	e02c      	b.n	80018de <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	623b      	str	r3, [r7, #32]
          break;
 800188a:	e029      	b.n	80018e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	3304      	adds	r3, #4
 8001892:	623b      	str	r3, [r7, #32]
          break;
 8001894:	e024      	b.n	80018e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	3308      	adds	r3, #8
 800189c:	623b      	str	r3, [r7, #32]
          break;
 800189e:	e01f      	b.n	80018e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	330c      	adds	r3, #12
 80018a6:	623b      	str	r3, [r7, #32]
          break;
 80018a8:	e01a      	b.n	80018e0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d102      	bne.n	80018b8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018b2:	2304      	movs	r3, #4
 80018b4:	623b      	str	r3, [r7, #32]
          break;
 80018b6:	e013      	b.n	80018e0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d105      	bne.n	80018cc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018c0:	2308      	movs	r3, #8
 80018c2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	69fa      	ldr	r2, [r7, #28]
 80018c8:	611a      	str	r2, [r3, #16]
          break;
 80018ca:	e009      	b.n	80018e0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018cc:	2308      	movs	r3, #8
 80018ce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	69fa      	ldr	r2, [r7, #28]
 80018d4:	615a      	str	r2, [r3, #20]
          break;
 80018d6:	e003      	b.n	80018e0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018d8:	2300      	movs	r3, #0
 80018da:	623b      	str	r3, [r7, #32]
          break;
 80018dc:	e000      	b.n	80018e0 <HAL_GPIO_Init+0x130>
          break;
 80018de:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	2bff      	cmp	r3, #255	; 0xff
 80018e4:	d801      	bhi.n	80018ea <HAL_GPIO_Init+0x13a>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	e001      	b.n	80018ee <HAL_GPIO_Init+0x13e>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	3304      	adds	r3, #4
 80018ee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	2bff      	cmp	r3, #255	; 0xff
 80018f4:	d802      	bhi.n	80018fc <HAL_GPIO_Init+0x14c>
 80018f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	e002      	b.n	8001902 <HAL_GPIO_Init+0x152>
 80018fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fe:	3b08      	subs	r3, #8
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	210f      	movs	r1, #15
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	fa01 f303 	lsl.w	r3, r1, r3
 8001910:	43db      	mvns	r3, r3
 8001912:	401a      	ands	r2, r3
 8001914:	6a39      	ldr	r1, [r7, #32]
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	fa01 f303 	lsl.w	r3, r1, r3
 800191c:	431a      	orrs	r2, r3
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800192a:	2b00      	cmp	r3, #0
 800192c:	f000 80b1 	beq.w	8001a92 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001930:	4b4d      	ldr	r3, [pc, #308]	; (8001a68 <HAL_GPIO_Init+0x2b8>)
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	4a4c      	ldr	r2, [pc, #304]	; (8001a68 <HAL_GPIO_Init+0x2b8>)
 8001936:	f043 0301 	orr.w	r3, r3, #1
 800193a:	6193      	str	r3, [r2, #24]
 800193c:	4b4a      	ldr	r3, [pc, #296]	; (8001a68 <HAL_GPIO_Init+0x2b8>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001948:	4a48      	ldr	r2, [pc, #288]	; (8001a6c <HAL_GPIO_Init+0x2bc>)
 800194a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194c:	089b      	lsrs	r3, r3, #2
 800194e:	3302      	adds	r3, #2
 8001950:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001954:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001958:	f003 0303 	and.w	r3, r3, #3
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	220f      	movs	r2, #15
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	43db      	mvns	r3, r3
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	4013      	ands	r3, r2
 800196a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4a40      	ldr	r2, [pc, #256]	; (8001a70 <HAL_GPIO_Init+0x2c0>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d013      	beq.n	800199c <HAL_GPIO_Init+0x1ec>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4a3f      	ldr	r2, [pc, #252]	; (8001a74 <HAL_GPIO_Init+0x2c4>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d00d      	beq.n	8001998 <HAL_GPIO_Init+0x1e8>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4a3e      	ldr	r2, [pc, #248]	; (8001a78 <HAL_GPIO_Init+0x2c8>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d007      	beq.n	8001994 <HAL_GPIO_Init+0x1e4>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4a3d      	ldr	r2, [pc, #244]	; (8001a7c <HAL_GPIO_Init+0x2cc>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d101      	bne.n	8001990 <HAL_GPIO_Init+0x1e0>
 800198c:	2303      	movs	r3, #3
 800198e:	e006      	b.n	800199e <HAL_GPIO_Init+0x1ee>
 8001990:	2304      	movs	r3, #4
 8001992:	e004      	b.n	800199e <HAL_GPIO_Init+0x1ee>
 8001994:	2302      	movs	r3, #2
 8001996:	e002      	b.n	800199e <HAL_GPIO_Init+0x1ee>
 8001998:	2301      	movs	r3, #1
 800199a:	e000      	b.n	800199e <HAL_GPIO_Init+0x1ee>
 800199c:	2300      	movs	r3, #0
 800199e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019a0:	f002 0203 	and.w	r2, r2, #3
 80019a4:	0092      	lsls	r2, r2, #2
 80019a6:	4093      	lsls	r3, r2
 80019a8:	68fa      	ldr	r2, [r7, #12]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019ae:	492f      	ldr	r1, [pc, #188]	; (8001a6c <HAL_GPIO_Init+0x2bc>)
 80019b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b2:	089b      	lsrs	r3, r3, #2
 80019b4:	3302      	adds	r3, #2
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d006      	beq.n	80019d6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019c8:	4b2d      	ldr	r3, [pc, #180]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	492c      	ldr	r1, [pc, #176]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	600b      	str	r3, [r1, #0]
 80019d4:	e006      	b.n	80019e4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019d6:	4b2a      	ldr	r3, [pc, #168]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	43db      	mvns	r3, r3
 80019de:	4928      	ldr	r1, [pc, #160]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 80019e0:	4013      	ands	r3, r2
 80019e2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d006      	beq.n	80019fe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019f0:	4b23      	ldr	r3, [pc, #140]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 80019f2:	685a      	ldr	r2, [r3, #4]
 80019f4:	4922      	ldr	r1, [pc, #136]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	604b      	str	r3, [r1, #4]
 80019fc:	e006      	b.n	8001a0c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019fe:	4b20      	ldr	r3, [pc, #128]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	43db      	mvns	r3, r3
 8001a06:	491e      	ldr	r1, [pc, #120]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a08:	4013      	ands	r3, r2
 8001a0a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d006      	beq.n	8001a26 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a18:	4b19      	ldr	r3, [pc, #100]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a1a:	689a      	ldr	r2, [r3, #8]
 8001a1c:	4918      	ldr	r1, [pc, #96]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	608b      	str	r3, [r1, #8]
 8001a24:	e006      	b.n	8001a34 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a26:	4b16      	ldr	r3, [pc, #88]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a28:	689a      	ldr	r2, [r3, #8]
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	4914      	ldr	r1, [pc, #80]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a30:	4013      	ands	r3, r2
 8001a32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d021      	beq.n	8001a84 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a40:	4b0f      	ldr	r3, [pc, #60]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a42:	68da      	ldr	r2, [r3, #12]
 8001a44:	490e      	ldr	r1, [pc, #56]	; (8001a80 <HAL_GPIO_Init+0x2d0>)
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	60cb      	str	r3, [r1, #12]
 8001a4c:	e021      	b.n	8001a92 <HAL_GPIO_Init+0x2e2>
 8001a4e:	bf00      	nop
 8001a50:	10320000 	.word	0x10320000
 8001a54:	10310000 	.word	0x10310000
 8001a58:	10220000 	.word	0x10220000
 8001a5c:	10210000 	.word	0x10210000
 8001a60:	10120000 	.word	0x10120000
 8001a64:	10110000 	.word	0x10110000
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	40010000 	.word	0x40010000
 8001a70:	40010800 	.word	0x40010800
 8001a74:	40010c00 	.word	0x40010c00
 8001a78:	40011000 	.word	0x40011000
 8001a7c:	40011400 	.word	0x40011400
 8001a80:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a84:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <HAL_GPIO_Init+0x304>)
 8001a86:	68da      	ldr	r2, [r3, #12]
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	43db      	mvns	r3, r3
 8001a8c:	4909      	ldr	r1, [pc, #36]	; (8001ab4 <HAL_GPIO_Init+0x304>)
 8001a8e:	4013      	ands	r3, r2
 8001a90:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a94:	3301      	adds	r3, #1
 8001a96:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9e:	fa22 f303 	lsr.w	r3, r2, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	f47f ae8e 	bne.w	80017c4 <HAL_GPIO_Init+0x14>
  }
}
 8001aa8:	bf00      	nop
 8001aaa:	bf00      	nop
 8001aac:	372c      	adds	r7, #44	; 0x2c
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr
 8001ab4:	40010400 	.word	0x40010400

08001ab8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d101      	bne.n	8001aca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e272      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	f000 8087 	beq.w	8001be6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ad8:	4b92      	ldr	r3, [pc, #584]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f003 030c 	and.w	r3, r3, #12
 8001ae0:	2b04      	cmp	r3, #4
 8001ae2:	d00c      	beq.n	8001afe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ae4:	4b8f      	ldr	r3, [pc, #572]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f003 030c 	and.w	r3, r3, #12
 8001aec:	2b08      	cmp	r3, #8
 8001aee:	d112      	bne.n	8001b16 <HAL_RCC_OscConfig+0x5e>
 8001af0:	4b8c      	ldr	r3, [pc, #560]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001af8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001afc:	d10b      	bne.n	8001b16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001afe:	4b89      	ldr	r3, [pc, #548]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d06c      	beq.n	8001be4 <HAL_RCC_OscConfig+0x12c>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d168      	bne.n	8001be4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e24c      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b1e:	d106      	bne.n	8001b2e <HAL_RCC_OscConfig+0x76>
 8001b20:	4b80      	ldr	r3, [pc, #512]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a7f      	ldr	r2, [pc, #508]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b2a:	6013      	str	r3, [r2, #0]
 8001b2c:	e02e      	b.n	8001b8c <HAL_RCC_OscConfig+0xd4>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d10c      	bne.n	8001b50 <HAL_RCC_OscConfig+0x98>
 8001b36:	4b7b      	ldr	r3, [pc, #492]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a7a      	ldr	r2, [pc, #488]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b40:	6013      	str	r3, [r2, #0]
 8001b42:	4b78      	ldr	r3, [pc, #480]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a77      	ldr	r2, [pc, #476]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b4c:	6013      	str	r3, [r2, #0]
 8001b4e:	e01d      	b.n	8001b8c <HAL_RCC_OscConfig+0xd4>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b58:	d10c      	bne.n	8001b74 <HAL_RCC_OscConfig+0xbc>
 8001b5a:	4b72      	ldr	r3, [pc, #456]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a71      	ldr	r2, [pc, #452]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b64:	6013      	str	r3, [r2, #0]
 8001b66:	4b6f      	ldr	r3, [pc, #444]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a6e      	ldr	r2, [pc, #440]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b70:	6013      	str	r3, [r2, #0]
 8001b72:	e00b      	b.n	8001b8c <HAL_RCC_OscConfig+0xd4>
 8001b74:	4b6b      	ldr	r3, [pc, #428]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a6a      	ldr	r2, [pc, #424]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b7e:	6013      	str	r3, [r2, #0]
 8001b80:	4b68      	ldr	r3, [pc, #416]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a67      	ldr	r2, [pc, #412]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001b86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d013      	beq.n	8001bbc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b94:	f7ff fcf4 	bl	8001580 <HAL_GetTick>
 8001b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b9a:	e008      	b.n	8001bae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b9c:	f7ff fcf0 	bl	8001580 <HAL_GetTick>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	2b64      	cmp	r3, #100	; 0x64
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e200      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bae:	4b5d      	ldr	r3, [pc, #372]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d0f0      	beq.n	8001b9c <HAL_RCC_OscConfig+0xe4>
 8001bba:	e014      	b.n	8001be6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bbc:	f7ff fce0 	bl	8001580 <HAL_GetTick>
 8001bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bc2:	e008      	b.n	8001bd6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bc4:	f7ff fcdc 	bl	8001580 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	2b64      	cmp	r3, #100	; 0x64
 8001bd0:	d901      	bls.n	8001bd6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e1ec      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bd6:	4b53      	ldr	r3, [pc, #332]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d1f0      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x10c>
 8001be2:	e000      	b.n	8001be6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001be4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d063      	beq.n	8001cba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bf2:	4b4c      	ldr	r3, [pc, #304]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f003 030c 	and.w	r3, r3, #12
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d00b      	beq.n	8001c16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001bfe:	4b49      	ldr	r3, [pc, #292]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f003 030c 	and.w	r3, r3, #12
 8001c06:	2b08      	cmp	r3, #8
 8001c08:	d11c      	bne.n	8001c44 <HAL_RCC_OscConfig+0x18c>
 8001c0a:	4b46      	ldr	r3, [pc, #280]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d116      	bne.n	8001c44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c16:	4b43      	ldr	r3, [pc, #268]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d005      	beq.n	8001c2e <HAL_RCC_OscConfig+0x176>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	691b      	ldr	r3, [r3, #16]
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d001      	beq.n	8001c2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e1c0      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c2e:	4b3d      	ldr	r3, [pc, #244]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	695b      	ldr	r3, [r3, #20]
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	4939      	ldr	r1, [pc, #228]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c42:	e03a      	b.n	8001cba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	691b      	ldr	r3, [r3, #16]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d020      	beq.n	8001c8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c4c:	4b36      	ldr	r3, [pc, #216]	; (8001d28 <HAL_RCC_OscConfig+0x270>)
 8001c4e:	2201      	movs	r2, #1
 8001c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c52:	f7ff fc95 	bl	8001580 <HAL_GetTick>
 8001c56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c58:	e008      	b.n	8001c6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c5a:	f7ff fc91 	bl	8001580 <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d901      	bls.n	8001c6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e1a1      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c6c:	4b2d      	ldr	r3, [pc, #180]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0302 	and.w	r3, r3, #2
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d0f0      	beq.n	8001c5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c78:	4b2a      	ldr	r3, [pc, #168]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	695b      	ldr	r3, [r3, #20]
 8001c84:	00db      	lsls	r3, r3, #3
 8001c86:	4927      	ldr	r1, [pc, #156]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	600b      	str	r3, [r1, #0]
 8001c8c:	e015      	b.n	8001cba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c8e:	4b26      	ldr	r3, [pc, #152]	; (8001d28 <HAL_RCC_OscConfig+0x270>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c94:	f7ff fc74 	bl	8001580 <HAL_GetTick>
 8001c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c9a:	e008      	b.n	8001cae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c9c:	f7ff fc70 	bl	8001580 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e180      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cae:	4b1d      	ldr	r3, [pc, #116]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d1f0      	bne.n	8001c9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0308 	and.w	r3, r3, #8
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d03a      	beq.n	8001d3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d019      	beq.n	8001d02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cce:	4b17      	ldr	r3, [pc, #92]	; (8001d2c <HAL_RCC_OscConfig+0x274>)
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cd4:	f7ff fc54 	bl	8001580 <HAL_GetTick>
 8001cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cda:	e008      	b.n	8001cee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cdc:	f7ff fc50 	bl	8001580 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e160      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cee:	4b0d      	ldr	r3, [pc, #52]	; (8001d24 <HAL_RCC_OscConfig+0x26c>)
 8001cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d0f0      	beq.n	8001cdc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001cfa:	2001      	movs	r0, #1
 8001cfc:	f000 fb10 	bl	8002320 <RCC_Delay>
 8001d00:	e01c      	b.n	8001d3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d02:	4b0a      	ldr	r3, [pc, #40]	; (8001d2c <HAL_RCC_OscConfig+0x274>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d08:	f7ff fc3a 	bl	8001580 <HAL_GetTick>
 8001d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d0e:	e00f      	b.n	8001d30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d10:	f7ff fc36 	bl	8001580 <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	2b02      	cmp	r3, #2
 8001d1c:	d908      	bls.n	8001d30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	e146      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
 8001d22:	bf00      	nop
 8001d24:	40021000 	.word	0x40021000
 8001d28:	42420000 	.word	0x42420000
 8001d2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d30:	4b92      	ldr	r3, [pc, #584]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d34:	f003 0302 	and.w	r3, r3, #2
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d1e9      	bne.n	8001d10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0304 	and.w	r3, r3, #4
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	f000 80a6 	beq.w	8001e96 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d4e:	4b8b      	ldr	r3, [pc, #556]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001d50:	69db      	ldr	r3, [r3, #28]
 8001d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d10d      	bne.n	8001d76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d5a:	4b88      	ldr	r3, [pc, #544]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001d5c:	69db      	ldr	r3, [r3, #28]
 8001d5e:	4a87      	ldr	r2, [pc, #540]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001d60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d64:	61d3      	str	r3, [r2, #28]
 8001d66:	4b85      	ldr	r3, [pc, #532]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001d68:	69db      	ldr	r3, [r3, #28]
 8001d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d6e:	60bb      	str	r3, [r7, #8]
 8001d70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d72:	2301      	movs	r3, #1
 8001d74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d76:	4b82      	ldr	r3, [pc, #520]	; (8001f80 <HAL_RCC_OscConfig+0x4c8>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d118      	bne.n	8001db4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d82:	4b7f      	ldr	r3, [pc, #508]	; (8001f80 <HAL_RCC_OscConfig+0x4c8>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a7e      	ldr	r2, [pc, #504]	; (8001f80 <HAL_RCC_OscConfig+0x4c8>)
 8001d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d8e:	f7ff fbf7 	bl	8001580 <HAL_GetTick>
 8001d92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d94:	e008      	b.n	8001da8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d96:	f7ff fbf3 	bl	8001580 <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	2b64      	cmp	r3, #100	; 0x64
 8001da2:	d901      	bls.n	8001da8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e103      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da8:	4b75      	ldr	r3, [pc, #468]	; (8001f80 <HAL_RCC_OscConfig+0x4c8>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d0f0      	beq.n	8001d96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	d106      	bne.n	8001dca <HAL_RCC_OscConfig+0x312>
 8001dbc:	4b6f      	ldr	r3, [pc, #444]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001dbe:	6a1b      	ldr	r3, [r3, #32]
 8001dc0:	4a6e      	ldr	r2, [pc, #440]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001dc2:	f043 0301 	orr.w	r3, r3, #1
 8001dc6:	6213      	str	r3, [r2, #32]
 8001dc8:	e02d      	b.n	8001e26 <HAL_RCC_OscConfig+0x36e>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d10c      	bne.n	8001dec <HAL_RCC_OscConfig+0x334>
 8001dd2:	4b6a      	ldr	r3, [pc, #424]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001dd4:	6a1b      	ldr	r3, [r3, #32]
 8001dd6:	4a69      	ldr	r2, [pc, #420]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001dd8:	f023 0301 	bic.w	r3, r3, #1
 8001ddc:	6213      	str	r3, [r2, #32]
 8001dde:	4b67      	ldr	r3, [pc, #412]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001de0:	6a1b      	ldr	r3, [r3, #32]
 8001de2:	4a66      	ldr	r2, [pc, #408]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001de4:	f023 0304 	bic.w	r3, r3, #4
 8001de8:	6213      	str	r3, [r2, #32]
 8001dea:	e01c      	b.n	8001e26 <HAL_RCC_OscConfig+0x36e>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	2b05      	cmp	r3, #5
 8001df2:	d10c      	bne.n	8001e0e <HAL_RCC_OscConfig+0x356>
 8001df4:	4b61      	ldr	r3, [pc, #388]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001df6:	6a1b      	ldr	r3, [r3, #32]
 8001df8:	4a60      	ldr	r2, [pc, #384]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001dfa:	f043 0304 	orr.w	r3, r3, #4
 8001dfe:	6213      	str	r3, [r2, #32]
 8001e00:	4b5e      	ldr	r3, [pc, #376]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001e02:	6a1b      	ldr	r3, [r3, #32]
 8001e04:	4a5d      	ldr	r2, [pc, #372]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001e06:	f043 0301 	orr.w	r3, r3, #1
 8001e0a:	6213      	str	r3, [r2, #32]
 8001e0c:	e00b      	b.n	8001e26 <HAL_RCC_OscConfig+0x36e>
 8001e0e:	4b5b      	ldr	r3, [pc, #364]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001e10:	6a1b      	ldr	r3, [r3, #32]
 8001e12:	4a5a      	ldr	r2, [pc, #360]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001e14:	f023 0301 	bic.w	r3, r3, #1
 8001e18:	6213      	str	r3, [r2, #32]
 8001e1a:	4b58      	ldr	r3, [pc, #352]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001e1c:	6a1b      	ldr	r3, [r3, #32]
 8001e1e:	4a57      	ldr	r2, [pc, #348]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001e20:	f023 0304 	bic.w	r3, r3, #4
 8001e24:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d015      	beq.n	8001e5a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e2e:	f7ff fba7 	bl	8001580 <HAL_GetTick>
 8001e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e34:	e00a      	b.n	8001e4c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e36:	f7ff fba3 	bl	8001580 <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d901      	bls.n	8001e4c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e0b1      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e4c:	4b4b      	ldr	r3, [pc, #300]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001e4e:	6a1b      	ldr	r3, [r3, #32]
 8001e50:	f003 0302 	and.w	r3, r3, #2
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d0ee      	beq.n	8001e36 <HAL_RCC_OscConfig+0x37e>
 8001e58:	e014      	b.n	8001e84 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e5a:	f7ff fb91 	bl	8001580 <HAL_GetTick>
 8001e5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e60:	e00a      	b.n	8001e78 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e62:	f7ff fb8d 	bl	8001580 <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e09b      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e78:	4b40      	ldr	r3, [pc, #256]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001e7a:	6a1b      	ldr	r3, [r3, #32]
 8001e7c:	f003 0302 	and.w	r3, r3, #2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d1ee      	bne.n	8001e62 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e84:	7dfb      	ldrb	r3, [r7, #23]
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d105      	bne.n	8001e96 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e8a:	4b3c      	ldr	r3, [pc, #240]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001e8c:	69db      	ldr	r3, [r3, #28]
 8001e8e:	4a3b      	ldr	r2, [pc, #236]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001e90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e94:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	69db      	ldr	r3, [r3, #28]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	f000 8087 	beq.w	8001fae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ea0:	4b36      	ldr	r3, [pc, #216]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f003 030c 	and.w	r3, r3, #12
 8001ea8:	2b08      	cmp	r3, #8
 8001eaa:	d061      	beq.n	8001f70 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	69db      	ldr	r3, [r3, #28]
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d146      	bne.n	8001f42 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eb4:	4b33      	ldr	r3, [pc, #204]	; (8001f84 <HAL_RCC_OscConfig+0x4cc>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eba:	f7ff fb61 	bl	8001580 <HAL_GetTick>
 8001ebe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ec0:	e008      	b.n	8001ed4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ec2:	f7ff fb5d 	bl	8001580 <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e06d      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ed4:	4b29      	ldr	r3, [pc, #164]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d1f0      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6a1b      	ldr	r3, [r3, #32]
 8001ee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ee8:	d108      	bne.n	8001efc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001eea:	4b24      	ldr	r3, [pc, #144]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	4921      	ldr	r1, [pc, #132]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001efc:	4b1f      	ldr	r3, [pc, #124]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a19      	ldr	r1, [r3, #32]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f0c:	430b      	orrs	r3, r1
 8001f0e:	491b      	ldr	r1, [pc, #108]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001f10:	4313      	orrs	r3, r2
 8001f12:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f14:	4b1b      	ldr	r3, [pc, #108]	; (8001f84 <HAL_RCC_OscConfig+0x4cc>)
 8001f16:	2201      	movs	r2, #1
 8001f18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1a:	f7ff fb31 	bl	8001580 <HAL_GetTick>
 8001f1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f20:	e008      	b.n	8001f34 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f22:	f7ff fb2d 	bl	8001580 <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d901      	bls.n	8001f34 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f30:	2303      	movs	r3, #3
 8001f32:	e03d      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f34:	4b11      	ldr	r3, [pc, #68]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d0f0      	beq.n	8001f22 <HAL_RCC_OscConfig+0x46a>
 8001f40:	e035      	b.n	8001fae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f42:	4b10      	ldr	r3, [pc, #64]	; (8001f84 <HAL_RCC_OscConfig+0x4cc>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f48:	f7ff fb1a 	bl	8001580 <HAL_GetTick>
 8001f4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f50:	f7ff fb16 	bl	8001580 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e026      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f62:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <HAL_RCC_OscConfig+0x4c4>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1f0      	bne.n	8001f50 <HAL_RCC_OscConfig+0x498>
 8001f6e:	e01e      	b.n	8001fae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	69db      	ldr	r3, [r3, #28]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d107      	bne.n	8001f88 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e019      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	40007000 	.word	0x40007000
 8001f84:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f88:	4b0b      	ldr	r3, [pc, #44]	; (8001fb8 <HAL_RCC_OscConfig+0x500>)
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a1b      	ldr	r3, [r3, #32]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d106      	bne.n	8001faa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d001      	beq.n	8001fae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e000      	b.n	8001fb0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001fae:	2300      	movs	r3, #0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3718      	adds	r7, #24
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40021000 	.word	0x40021000

08001fbc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d101      	bne.n	8001fd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e0d0      	b.n	8002172 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fd0:	4b6a      	ldr	r3, [pc, #424]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0307 	and.w	r3, r3, #7
 8001fd8:	683a      	ldr	r2, [r7, #0]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d910      	bls.n	8002000 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fde:	4b67      	ldr	r3, [pc, #412]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f023 0207 	bic.w	r2, r3, #7
 8001fe6:	4965      	ldr	r1, [pc, #404]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fee:	4b63      	ldr	r3, [pc, #396]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d001      	beq.n	8002000 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e0b8      	b.n	8002172 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0302 	and.w	r3, r3, #2
 8002008:	2b00      	cmp	r3, #0
 800200a:	d020      	beq.n	800204e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0304 	and.w	r3, r3, #4
 8002014:	2b00      	cmp	r3, #0
 8002016:	d005      	beq.n	8002024 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002018:	4b59      	ldr	r3, [pc, #356]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	4a58      	ldr	r2, [pc, #352]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800201e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002022:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0308 	and.w	r3, r3, #8
 800202c:	2b00      	cmp	r3, #0
 800202e:	d005      	beq.n	800203c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002030:	4b53      	ldr	r3, [pc, #332]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	4a52      	ldr	r2, [pc, #328]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 8002036:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800203a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800203c:	4b50      	ldr	r3, [pc, #320]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	494d      	ldr	r1, [pc, #308]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800204a:	4313      	orrs	r3, r2
 800204c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	d040      	beq.n	80020dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d107      	bne.n	8002072 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002062:	4b47      	ldr	r3, [pc, #284]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d115      	bne.n	800209a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e07f      	b.n	8002172 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	2b02      	cmp	r3, #2
 8002078:	d107      	bne.n	800208a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800207a:	4b41      	ldr	r3, [pc, #260]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d109      	bne.n	800209a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e073      	b.n	8002172 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800208a:	4b3d      	ldr	r3, [pc, #244]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d101      	bne.n	800209a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e06b      	b.n	8002172 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800209a:	4b39      	ldr	r3, [pc, #228]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f023 0203 	bic.w	r2, r3, #3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	4936      	ldr	r1, [pc, #216]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 80020a8:	4313      	orrs	r3, r2
 80020aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020ac:	f7ff fa68 	bl	8001580 <HAL_GetTick>
 80020b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020b2:	e00a      	b.n	80020ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020b4:	f7ff fa64 	bl	8001580 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	f241 3288 	movw	r2, #5000	; 0x1388
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e053      	b.n	8002172 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ca:	4b2d      	ldr	r3, [pc, #180]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f003 020c 	and.w	r2, r3, #12
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	429a      	cmp	r2, r3
 80020da:	d1eb      	bne.n	80020b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020dc:	4b27      	ldr	r3, [pc, #156]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0307 	and.w	r3, r3, #7
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d210      	bcs.n	800210c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020ea:	4b24      	ldr	r3, [pc, #144]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f023 0207 	bic.w	r2, r3, #7
 80020f2:	4922      	ldr	r1, [pc, #136]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020fa:	4b20      	ldr	r3, [pc, #128]	; (800217c <HAL_RCC_ClockConfig+0x1c0>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0307 	and.w	r3, r3, #7
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	429a      	cmp	r2, r3
 8002106:	d001      	beq.n	800210c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e032      	b.n	8002172 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	2b00      	cmp	r3, #0
 8002116:	d008      	beq.n	800212a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002118:	4b19      	ldr	r3, [pc, #100]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	4916      	ldr	r1, [pc, #88]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 8002126:	4313      	orrs	r3, r2
 8002128:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0308 	and.w	r3, r3, #8
 8002132:	2b00      	cmp	r3, #0
 8002134:	d009      	beq.n	800214a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002136:	4b12      	ldr	r3, [pc, #72]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	490e      	ldr	r1, [pc, #56]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 8002146:	4313      	orrs	r3, r2
 8002148:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800214a:	f000 f859 	bl	8002200 <HAL_RCC_GetSysClockFreq>
 800214e:	4602      	mov	r2, r0
 8002150:	4b0b      	ldr	r3, [pc, #44]	; (8002180 <HAL_RCC_ClockConfig+0x1c4>)
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	091b      	lsrs	r3, r3, #4
 8002156:	f003 030f 	and.w	r3, r3, #15
 800215a:	490a      	ldr	r1, [pc, #40]	; (8002184 <HAL_RCC_ClockConfig+0x1c8>)
 800215c:	5ccb      	ldrb	r3, [r1, r3]
 800215e:	fa22 f303 	lsr.w	r3, r2, r3
 8002162:	4a09      	ldr	r2, [pc, #36]	; (8002188 <HAL_RCC_ClockConfig+0x1cc>)
 8002164:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002166:	4b09      	ldr	r3, [pc, #36]	; (800218c <HAL_RCC_ClockConfig+0x1d0>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4618      	mov	r0, r3
 800216c:	f7ff f9c6 	bl	80014fc <HAL_InitTick>

  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40022000 	.word	0x40022000
 8002180:	40021000 	.word	0x40021000
 8002184:	08008328 	.word	0x08008328
 8002188:	20000000 	.word	0x20000000
 800218c:	20000004 	.word	0x20000004

08002190 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b08a      	sub	sp, #40	; 0x28
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 800219c:	f107 0318 	add.w	r3, r7, #24
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 80021aa:	2302      	movs	r3, #2
 80021ac:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 80021ae:	2303      	movs	r3, #3
 80021b0:	627b      	str	r3, [r7, #36]	; 0x24
  gpio.Pull      = GPIO_NOPULL;
 80021b2:	2300      	movs	r3, #0
 80021b4:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 80021b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021ba:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 80021bc:	4b0e      	ldr	r3, [pc, #56]	; (80021f8 <HAL_RCC_MCOConfig+0x68>)
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	4a0d      	ldr	r2, [pc, #52]	; (80021f8 <HAL_RCC_MCOConfig+0x68>)
 80021c2:	f043 0304 	orr.w	r3, r3, #4
 80021c6:	6193      	str	r3, [r2, #24]
 80021c8:	4b0b      	ldr	r3, [pc, #44]	; (80021f8 <HAL_RCC_MCOConfig+0x68>)
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	f003 0304 	and.w	r3, r3, #4
 80021d0:	617b      	str	r3, [r7, #20]
 80021d2:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 80021d4:	f107 0318 	add.w	r3, r7, #24
 80021d8:	4619      	mov	r1, r3
 80021da:	4808      	ldr	r0, [pc, #32]	; (80021fc <HAL_RCC_MCOConfig+0x6c>)
 80021dc:	f7ff fae8 	bl	80017b0 <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 80021e0:	4b05      	ldr	r3, [pc, #20]	; (80021f8 <HAL_RCC_MCOConfig+0x68>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80021e8:	4903      	ldr	r1, [pc, #12]	; (80021f8 <HAL_RCC_MCOConfig+0x68>)
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	604b      	str	r3, [r1, #4]
}
 80021f0:	bf00      	nop
 80021f2:	3728      	adds	r7, #40	; 0x28
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40021000 	.word	0x40021000
 80021fc:	40010800 	.word	0x40010800

08002200 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002200:	b490      	push	{r4, r7}
 8002202:	b08a      	sub	sp, #40	; 0x28
 8002204:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002206:	4b29      	ldr	r3, [pc, #164]	; (80022ac <HAL_RCC_GetSysClockFreq+0xac>)
 8002208:	1d3c      	adds	r4, r7, #4
 800220a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800220c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002210:	f240 2301 	movw	r3, #513	; 0x201
 8002214:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002216:	2300      	movs	r3, #0
 8002218:	61fb      	str	r3, [r7, #28]
 800221a:	2300      	movs	r3, #0
 800221c:	61bb      	str	r3, [r7, #24]
 800221e:	2300      	movs	r3, #0
 8002220:	627b      	str	r3, [r7, #36]	; 0x24
 8002222:	2300      	movs	r3, #0
 8002224:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002226:	2300      	movs	r3, #0
 8002228:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800222a:	4b21      	ldr	r3, [pc, #132]	; (80022b0 <HAL_RCC_GetSysClockFreq+0xb0>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	f003 030c 	and.w	r3, r3, #12
 8002236:	2b04      	cmp	r3, #4
 8002238:	d002      	beq.n	8002240 <HAL_RCC_GetSysClockFreq+0x40>
 800223a:	2b08      	cmp	r3, #8
 800223c:	d003      	beq.n	8002246 <HAL_RCC_GetSysClockFreq+0x46>
 800223e:	e02b      	b.n	8002298 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002240:	4b1c      	ldr	r3, [pc, #112]	; (80022b4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002242:	623b      	str	r3, [r7, #32]
      break;
 8002244:	e02b      	b.n	800229e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	0c9b      	lsrs	r3, r3, #18
 800224a:	f003 030f 	and.w	r3, r3, #15
 800224e:	3328      	adds	r3, #40	; 0x28
 8002250:	443b      	add	r3, r7
 8002252:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002256:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d012      	beq.n	8002288 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002262:	4b13      	ldr	r3, [pc, #76]	; (80022b0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	0c5b      	lsrs	r3, r3, #17
 8002268:	f003 0301 	and.w	r3, r3, #1
 800226c:	3328      	adds	r3, #40	; 0x28
 800226e:	443b      	add	r3, r7
 8002270:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002274:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	4a0e      	ldr	r2, [pc, #56]	; (80022b4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800227a:	fb03 f202 	mul.w	r2, r3, r2
 800227e:	69bb      	ldr	r3, [r7, #24]
 8002280:	fbb2 f3f3 	udiv	r3, r2, r3
 8002284:	627b      	str	r3, [r7, #36]	; 0x24
 8002286:	e004      	b.n	8002292 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	4a0b      	ldr	r2, [pc, #44]	; (80022b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800228c:	fb02 f303 	mul.w	r3, r2, r3
 8002290:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002294:	623b      	str	r3, [r7, #32]
      break;
 8002296:	e002      	b.n	800229e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002298:	4b06      	ldr	r3, [pc, #24]	; (80022b4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800229a:	623b      	str	r3, [r7, #32]
      break;
 800229c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800229e:	6a3b      	ldr	r3, [r7, #32]
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3728      	adds	r7, #40	; 0x28
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bc90      	pop	{r4, r7}
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	08008318 	.word	0x08008318
 80022b0:	40021000 	.word	0x40021000
 80022b4:	007a1200 	.word	0x007a1200
 80022b8:	003d0900 	.word	0x003d0900

080022bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022c0:	4b02      	ldr	r3, [pc, #8]	; (80022cc <HAL_RCC_GetHCLKFreq+0x10>)
 80022c2:	681b      	ldr	r3, [r3, #0]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bc80      	pop	{r7}
 80022ca:	4770      	bx	lr
 80022cc:	20000000 	.word	0x20000000

080022d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022d4:	f7ff fff2 	bl	80022bc <HAL_RCC_GetHCLKFreq>
 80022d8:	4602      	mov	r2, r0
 80022da:	4b05      	ldr	r3, [pc, #20]	; (80022f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	0a1b      	lsrs	r3, r3, #8
 80022e0:	f003 0307 	and.w	r3, r3, #7
 80022e4:	4903      	ldr	r1, [pc, #12]	; (80022f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022e6:	5ccb      	ldrb	r3, [r1, r3]
 80022e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40021000 	.word	0x40021000
 80022f4:	08008338 	.word	0x08008338

080022f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022fc:	f7ff ffde 	bl	80022bc <HAL_RCC_GetHCLKFreq>
 8002300:	4602      	mov	r2, r0
 8002302:	4b05      	ldr	r3, [pc, #20]	; (8002318 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	0adb      	lsrs	r3, r3, #11
 8002308:	f003 0307 	and.w	r3, r3, #7
 800230c:	4903      	ldr	r1, [pc, #12]	; (800231c <HAL_RCC_GetPCLK2Freq+0x24>)
 800230e:	5ccb      	ldrb	r3, [r1, r3]
 8002310:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002314:	4618      	mov	r0, r3
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40021000 	.word	0x40021000
 800231c:	08008338 	.word	0x08008338

08002320 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002328:	4b0a      	ldr	r3, [pc, #40]	; (8002354 <RCC_Delay+0x34>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a0a      	ldr	r2, [pc, #40]	; (8002358 <RCC_Delay+0x38>)
 800232e:	fba2 2303 	umull	r2, r3, r2, r3
 8002332:	0a5b      	lsrs	r3, r3, #9
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	fb02 f303 	mul.w	r3, r2, r3
 800233a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800233c:	bf00      	nop
  }
  while (Delay --);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	1e5a      	subs	r2, r3, #1
 8002342:	60fa      	str	r2, [r7, #12]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d1f9      	bne.n	800233c <RCC_Delay+0x1c>
}
 8002348:	bf00      	nop
 800234a:	bf00      	nop
 800234c:	3714      	adds	r7, #20
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr
 8002354:	20000000 	.word	0x20000000
 8002358:	10624dd3 	.word	0x10624dd3

0800235c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d101      	bne.n	800236e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e041      	b.n	80023f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b00      	cmp	r3, #0
 8002378:	d106      	bne.n	8002388 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f7fe fed0 	bl	8001128 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2202      	movs	r2, #2
 800238c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	3304      	adds	r3, #4
 8002398:	4619      	mov	r1, r3
 800239a:	4610      	mov	r0, r2
 800239c:	f000 fe28 	bl	8002ff0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2201      	movs	r2, #1
 80023a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2201      	movs	r2, #1
 80023ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2201      	movs	r2, #1
 80023b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2201      	movs	r2, #1
 80023bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2201      	movs	r2, #1
 80023c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2201      	movs	r2, #1
 80023d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2201      	movs	r2, #1
 80023dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2201      	movs	r2, #1
 80023e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023f0:	2300      	movs	r3, #0
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
	...

080023fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b085      	sub	sp, #20
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800240a:	b2db      	uxtb	r3, r3
 800240c:	2b01      	cmp	r3, #1
 800240e:	d001      	beq.n	8002414 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e03a      	b.n	800248a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2202      	movs	r2, #2
 8002418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68da      	ldr	r2, [r3, #12]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f042 0201 	orr.w	r2, r2, #1
 800242a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a18      	ldr	r2, [pc, #96]	; (8002494 <HAL_TIM_Base_Start_IT+0x98>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d00e      	beq.n	8002454 <HAL_TIM_Base_Start_IT+0x58>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800243e:	d009      	beq.n	8002454 <HAL_TIM_Base_Start_IT+0x58>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a14      	ldr	r2, [pc, #80]	; (8002498 <HAL_TIM_Base_Start_IT+0x9c>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d004      	beq.n	8002454 <HAL_TIM_Base_Start_IT+0x58>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a13      	ldr	r2, [pc, #76]	; (800249c <HAL_TIM_Base_Start_IT+0xa0>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d111      	bne.n	8002478 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2b06      	cmp	r3, #6
 8002464:	d010      	beq.n	8002488 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f042 0201 	orr.w	r2, r2, #1
 8002474:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002476:	e007      	b.n	8002488 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f042 0201 	orr.w	r2, r2, #1
 8002486:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002488:	2300      	movs	r3, #0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3714      	adds	r7, #20
 800248e:	46bd      	mov	sp, r7
 8002490:	bc80      	pop	{r7}
 8002492:	4770      	bx	lr
 8002494:	40012c00 	.word	0x40012c00
 8002498:	40000400 	.word	0x40000400
 800249c:	40000800 	.word	0x40000800

080024a0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	68da      	ldr	r2, [r3, #12]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f022 0201 	bic.w	r2, r2, #1
 80024b6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6a1a      	ldr	r2, [r3, #32]
 80024be:	f241 1311 	movw	r3, #4369	; 0x1111
 80024c2:	4013      	ands	r3, r2
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d10f      	bne.n	80024e8 <HAL_TIM_Base_Stop_IT+0x48>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6a1a      	ldr	r2, [r3, #32]
 80024ce:	f240 4344 	movw	r3, #1092	; 0x444
 80024d2:	4013      	ands	r3, r2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d107      	bne.n	80024e8 <HAL_TIM_Base_Stop_IT+0x48>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f022 0201 	bic.w	r2, r2, #1
 80024e6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bc80      	pop	{r7}
 80024fa:	4770      	bx	lr

080024fc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e041      	b.n	8002592 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d106      	bne.n	8002528 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f000 f839 	bl	800259a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2202      	movs	r2, #2
 800252c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3304      	adds	r3, #4
 8002538:	4619      	mov	r1, r3
 800253a:	4610      	mov	r0, r2
 800253c:	f000 fd58 	bl	8002ff0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2201      	movs	r2, #1
 800256c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2201      	movs	r2, #1
 800257c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr

080025ac <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d104      	bne.n	80025c6 <HAL_TIM_IC_Start+0x1a>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	e013      	b.n	80025ee <HAL_TIM_IC_Start+0x42>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	2b04      	cmp	r3, #4
 80025ca:	d104      	bne.n	80025d6 <HAL_TIM_IC_Start+0x2a>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	e00b      	b.n	80025ee <HAL_TIM_IC_Start+0x42>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	2b08      	cmp	r3, #8
 80025da:	d104      	bne.n	80025e6 <HAL_TIM_IC_Start+0x3a>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	e003      	b.n	80025ee <HAL_TIM_IC_Start+0x42>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d104      	bne.n	8002600 <HAL_TIM_IC_Start+0x54>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	e013      	b.n	8002628 <HAL_TIM_IC_Start+0x7c>
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	2b04      	cmp	r3, #4
 8002604:	d104      	bne.n	8002610 <HAL_TIM_IC_Start+0x64>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800260c:	b2db      	uxtb	r3, r3
 800260e:	e00b      	b.n	8002628 <HAL_TIM_IC_Start+0x7c>
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	2b08      	cmp	r3, #8
 8002614:	d104      	bne.n	8002620 <HAL_TIM_IC_Start+0x74>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800261c:	b2db      	uxtb	r3, r3
 800261e:	e003      	b.n	8002628 <HAL_TIM_IC_Start+0x7c>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002626:	b2db      	uxtb	r3, r3
 8002628:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800262a:	7bfb      	ldrb	r3, [r7, #15]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d102      	bne.n	8002636 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002630:	7bbb      	ldrb	r3, [r7, #14]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d001      	beq.n	800263a <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e06d      	b.n	8002716 <HAL_TIM_IC_Start+0x16a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d104      	bne.n	800264a <HAL_TIM_IC_Start+0x9e>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2202      	movs	r2, #2
 8002644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002648:	e013      	b.n	8002672 <HAL_TIM_IC_Start+0xc6>
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	2b04      	cmp	r3, #4
 800264e:	d104      	bne.n	800265a <HAL_TIM_IC_Start+0xae>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2202      	movs	r2, #2
 8002654:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002658:	e00b      	b.n	8002672 <HAL_TIM_IC_Start+0xc6>
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	2b08      	cmp	r3, #8
 800265e:	d104      	bne.n	800266a <HAL_TIM_IC_Start+0xbe>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2202      	movs	r2, #2
 8002664:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002668:	e003      	b.n	8002672 <HAL_TIM_IC_Start+0xc6>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2202      	movs	r2, #2
 800266e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d104      	bne.n	8002682 <HAL_TIM_IC_Start+0xd6>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2202      	movs	r2, #2
 800267c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002680:	e013      	b.n	80026aa <HAL_TIM_IC_Start+0xfe>
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	2b04      	cmp	r3, #4
 8002686:	d104      	bne.n	8002692 <HAL_TIM_IC_Start+0xe6>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2202      	movs	r2, #2
 800268c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002690:	e00b      	b.n	80026aa <HAL_TIM_IC_Start+0xfe>
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	2b08      	cmp	r3, #8
 8002696:	d104      	bne.n	80026a2 <HAL_TIM_IC_Start+0xf6>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2202      	movs	r2, #2
 800269c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026a0:	e003      	b.n	80026aa <HAL_TIM_IC_Start+0xfe>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2202      	movs	r2, #2
 80026a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2201      	movs	r2, #1
 80026b0:	6839      	ldr	r1, [r7, #0]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f000 ff2f 	bl	8003516 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a18      	ldr	r2, [pc, #96]	; (8002720 <HAL_TIM_IC_Start+0x174>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d00e      	beq.n	80026e0 <HAL_TIM_IC_Start+0x134>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026ca:	d009      	beq.n	80026e0 <HAL_TIM_IC_Start+0x134>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a14      	ldr	r2, [pc, #80]	; (8002724 <HAL_TIM_IC_Start+0x178>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d004      	beq.n	80026e0 <HAL_TIM_IC_Start+0x134>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a13      	ldr	r2, [pc, #76]	; (8002728 <HAL_TIM_IC_Start+0x17c>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d111      	bne.n	8002704 <HAL_TIM_IC_Start+0x158>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f003 0307 	and.w	r3, r3, #7
 80026ea:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	2b06      	cmp	r3, #6
 80026f0:	d010      	beq.n	8002714 <HAL_TIM_IC_Start+0x168>
    {
      __HAL_TIM_ENABLE(htim);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f042 0201 	orr.w	r2, r2, #1
 8002700:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002702:	e007      	b.n	8002714 <HAL_TIM_IC_Start+0x168>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f042 0201 	orr.w	r2, r2, #1
 8002712:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	40012c00 	.word	0x40012c00
 8002724:	40000400 	.word	0x40000400
 8002728:	40000800 	.word	0x40000800

0800272c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d104      	bne.n	8002746 <HAL_TIM_IC_Start_IT+0x1a>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002742:	b2db      	uxtb	r3, r3
 8002744:	e013      	b.n	800276e <HAL_TIM_IC_Start_IT+0x42>
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	2b04      	cmp	r3, #4
 800274a:	d104      	bne.n	8002756 <HAL_TIM_IC_Start_IT+0x2a>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002752:	b2db      	uxtb	r3, r3
 8002754:	e00b      	b.n	800276e <HAL_TIM_IC_Start_IT+0x42>
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	2b08      	cmp	r3, #8
 800275a:	d104      	bne.n	8002766 <HAL_TIM_IC_Start_IT+0x3a>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002762:	b2db      	uxtb	r3, r3
 8002764:	e003      	b.n	800276e <HAL_TIM_IC_Start_IT+0x42>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800276c:	b2db      	uxtb	r3, r3
 800276e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d104      	bne.n	8002780 <HAL_TIM_IC_Start_IT+0x54>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800277c:	b2db      	uxtb	r3, r3
 800277e:	e013      	b.n	80027a8 <HAL_TIM_IC_Start_IT+0x7c>
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	2b04      	cmp	r3, #4
 8002784:	d104      	bne.n	8002790 <HAL_TIM_IC_Start_IT+0x64>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800278c:	b2db      	uxtb	r3, r3
 800278e:	e00b      	b.n	80027a8 <HAL_TIM_IC_Start_IT+0x7c>
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	2b08      	cmp	r3, #8
 8002794:	d104      	bne.n	80027a0 <HAL_TIM_IC_Start_IT+0x74>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800279c:	b2db      	uxtb	r3, r3
 800279e:	e003      	b.n	80027a8 <HAL_TIM_IC_Start_IT+0x7c>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d102      	bne.n	80027b6 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80027b0:	7bbb      	ldrb	r3, [r7, #14]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d001      	beq.n	80027ba <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e0b3      	b.n	8002922 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d104      	bne.n	80027ca <HAL_TIM_IC_Start_IT+0x9e>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2202      	movs	r2, #2
 80027c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027c8:	e013      	b.n	80027f2 <HAL_TIM_IC_Start_IT+0xc6>
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	2b04      	cmp	r3, #4
 80027ce:	d104      	bne.n	80027da <HAL_TIM_IC_Start_IT+0xae>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2202      	movs	r2, #2
 80027d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027d8:	e00b      	b.n	80027f2 <HAL_TIM_IC_Start_IT+0xc6>
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	2b08      	cmp	r3, #8
 80027de:	d104      	bne.n	80027ea <HAL_TIM_IC_Start_IT+0xbe>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2202      	movs	r2, #2
 80027e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027e8:	e003      	b.n	80027f2 <HAL_TIM_IC_Start_IT+0xc6>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2202      	movs	r2, #2
 80027ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d104      	bne.n	8002802 <HAL_TIM_IC_Start_IT+0xd6>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2202      	movs	r2, #2
 80027fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002800:	e013      	b.n	800282a <HAL_TIM_IC_Start_IT+0xfe>
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	2b04      	cmp	r3, #4
 8002806:	d104      	bne.n	8002812 <HAL_TIM_IC_Start_IT+0xe6>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2202      	movs	r2, #2
 800280c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002810:	e00b      	b.n	800282a <HAL_TIM_IC_Start_IT+0xfe>
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	2b08      	cmp	r3, #8
 8002816:	d104      	bne.n	8002822 <HAL_TIM_IC_Start_IT+0xf6>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2202      	movs	r2, #2
 800281c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002820:	e003      	b.n	800282a <HAL_TIM_IC_Start_IT+0xfe>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2202      	movs	r2, #2
 8002826:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	2b0c      	cmp	r3, #12
 800282e:	d841      	bhi.n	80028b4 <HAL_TIM_IC_Start_IT+0x188>
 8002830:	a201      	add	r2, pc, #4	; (adr r2, 8002838 <HAL_TIM_IC_Start_IT+0x10c>)
 8002832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002836:	bf00      	nop
 8002838:	0800286d 	.word	0x0800286d
 800283c:	080028b5 	.word	0x080028b5
 8002840:	080028b5 	.word	0x080028b5
 8002844:	080028b5 	.word	0x080028b5
 8002848:	0800287f 	.word	0x0800287f
 800284c:	080028b5 	.word	0x080028b5
 8002850:	080028b5 	.word	0x080028b5
 8002854:	080028b5 	.word	0x080028b5
 8002858:	08002891 	.word	0x08002891
 800285c:	080028b5 	.word	0x080028b5
 8002860:	080028b5 	.word	0x080028b5
 8002864:	080028b5 	.word	0x080028b5
 8002868:	080028a3 	.word	0x080028a3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	68da      	ldr	r2, [r3, #12]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f042 0202 	orr.w	r2, r2, #2
 800287a:	60da      	str	r2, [r3, #12]
      break;
 800287c:	e01b      	b.n	80028b6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68da      	ldr	r2, [r3, #12]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f042 0204 	orr.w	r2, r2, #4
 800288c:	60da      	str	r2, [r3, #12]
      break;
 800288e:	e012      	b.n	80028b6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	68da      	ldr	r2, [r3, #12]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f042 0208 	orr.w	r2, r2, #8
 800289e:	60da      	str	r2, [r3, #12]
      break;
 80028a0:	e009      	b.n	80028b6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	68da      	ldr	r2, [r3, #12]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f042 0210 	orr.w	r2, r2, #16
 80028b0:	60da      	str	r2, [r3, #12]
      break;
 80028b2:	e000      	b.n	80028b6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80028b4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2201      	movs	r2, #1
 80028bc:	6839      	ldr	r1, [r7, #0]
 80028be:	4618      	mov	r0, r3
 80028c0:	f000 fe29 	bl	8003516 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a18      	ldr	r2, [pc, #96]	; (800292c <HAL_TIM_IC_Start_IT+0x200>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d00e      	beq.n	80028ec <HAL_TIM_IC_Start_IT+0x1c0>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028d6:	d009      	beq.n	80028ec <HAL_TIM_IC_Start_IT+0x1c0>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a14      	ldr	r2, [pc, #80]	; (8002930 <HAL_TIM_IC_Start_IT+0x204>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d004      	beq.n	80028ec <HAL_TIM_IC_Start_IT+0x1c0>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a13      	ldr	r2, [pc, #76]	; (8002934 <HAL_TIM_IC_Start_IT+0x208>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d111      	bne.n	8002910 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	2b06      	cmp	r3, #6
 80028fc:	d010      	beq.n	8002920 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f042 0201 	orr.w	r2, r2, #1
 800290c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800290e:	e007      	b.n	8002920 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f042 0201 	orr.w	r2, r2, #1
 800291e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3710      	adds	r7, #16
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	40012c00 	.word	0x40012c00
 8002930:	40000400 	.word	0x40000400
 8002934:	40000800 	.word	0x40000800

08002938 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d101      	bne.n	800294c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e041      	b.n	80029d0 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002952:	b2db      	uxtb	r3, r3
 8002954:	2b00      	cmp	r3, #0
 8002956:	d106      	bne.n	8002966 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2200      	movs	r2, #0
 800295c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f000 f839 	bl	80029d8 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2202      	movs	r2, #2
 800296a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	3304      	adds	r3, #4
 8002976:	4619      	mov	r1, r3
 8002978:	4610      	mov	r0, r2
 800297a:	f000 fb39 	bl	8002ff0 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0208 	bic.w	r2, r2, #8
 800298c:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6819      	ldr	r1, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	683a      	ldr	r2, [r7, #0]
 800299a:	430a      	orrs	r2, r1
 800299c:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2201      	movs	r2, #1
 80029a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2201      	movs	r2, #1
 80029aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2201      	movs	r2, #1
 80029ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2201      	movs	r2, #1
 80029c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80029e0:	bf00      	nop
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bc80      	pop	{r7}
 80029e8:	4770      	bx	lr

080029ea <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b082      	sub	sp, #8
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	691b      	ldr	r3, [r3, #16]
 80029f8:	f003 0302 	and.w	r3, r3, #2
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d122      	bne.n	8002a46 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d11b      	bne.n	8002a46 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f06f 0202 	mvn.w	r2, #2
 8002a16:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	699b      	ldr	r3, [r3, #24]
 8002a24:	f003 0303 	and.w	r3, r3, #3
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d003      	beq.n	8002a34 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f7fe f949 	bl	8000cc4 <HAL_TIM_IC_CaptureCallback>
 8002a32:	e005      	b.n	8002a40 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f000 fabf 	bl	8002fb8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 fac5 	bl	8002fca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	f003 0304 	and.w	r3, r3, #4
 8002a50:	2b04      	cmp	r3, #4
 8002a52:	d122      	bne.n	8002a9a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	f003 0304 	and.w	r3, r3, #4
 8002a5e:	2b04      	cmp	r3, #4
 8002a60:	d11b      	bne.n	8002a9a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f06f 0204 	mvn.w	r2, #4
 8002a6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2202      	movs	r2, #2
 8002a70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d003      	beq.n	8002a88 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f7fe f91f 	bl	8000cc4 <HAL_TIM_IC_CaptureCallback>
 8002a86:	e005      	b.n	8002a94 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f000 fa95 	bl	8002fb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 fa9b 	bl	8002fca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	f003 0308 	and.w	r3, r3, #8
 8002aa4:	2b08      	cmp	r3, #8
 8002aa6:	d122      	bne.n	8002aee <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	f003 0308 	and.w	r3, r3, #8
 8002ab2:	2b08      	cmp	r3, #8
 8002ab4:	d11b      	bne.n	8002aee <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f06f 0208 	mvn.w	r2, #8
 8002abe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2204      	movs	r2, #4
 8002ac4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	69db      	ldr	r3, [r3, #28]
 8002acc:	f003 0303 	and.w	r3, r3, #3
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d003      	beq.n	8002adc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f7fe f8f5 	bl	8000cc4 <HAL_TIM_IC_CaptureCallback>
 8002ada:	e005      	b.n	8002ae8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f000 fa6b 	bl	8002fb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f000 fa71 	bl	8002fca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	f003 0310 	and.w	r3, r3, #16
 8002af8:	2b10      	cmp	r3, #16
 8002afa:	d122      	bne.n	8002b42 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	f003 0310 	and.w	r3, r3, #16
 8002b06:	2b10      	cmp	r3, #16
 8002b08:	d11b      	bne.n	8002b42 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f06f 0210 	mvn.w	r2, #16
 8002b12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2208      	movs	r2, #8
 8002b18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	69db      	ldr	r3, [r3, #28]
 8002b20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d003      	beq.n	8002b30 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f7fe f8cb 	bl	8000cc4 <HAL_TIM_IC_CaptureCallback>
 8002b2e:	e005      	b.n	8002b3c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f000 fa41 	bl	8002fb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 fa47 	bl	8002fca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	691b      	ldr	r3, [r3, #16]
 8002b48:	f003 0301 	and.w	r3, r3, #1
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d10e      	bne.n	8002b6e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d107      	bne.n	8002b6e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f06f 0201 	mvn.w	r2, #1
 8002b66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f7fe f835 	bl	8000bd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b78:	2b80      	cmp	r3, #128	; 0x80
 8002b7a:	d10e      	bne.n	8002b9a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b86:	2b80      	cmp	r3, #128	; 0x80
 8002b88:	d107      	bne.n	8002b9a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 fd4a 	bl	800362e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	691b      	ldr	r3, [r3, #16]
 8002ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ba4:	2b40      	cmp	r3, #64	; 0x40
 8002ba6:	d10e      	bne.n	8002bc6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bb2:	2b40      	cmp	r3, #64	; 0x40
 8002bb4:	d107      	bne.n	8002bc6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002bbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f000 fa0b 	bl	8002fdc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	691b      	ldr	r3, [r3, #16]
 8002bcc:	f003 0320 	and.w	r3, r3, #32
 8002bd0:	2b20      	cmp	r3, #32
 8002bd2:	d10e      	bne.n	8002bf2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	f003 0320 	and.w	r3, r3, #32
 8002bde:	2b20      	cmp	r3, #32
 8002be0:	d107      	bne.n	8002bf2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f06f 0220 	mvn.w	r2, #32
 8002bea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f000 fd15 	bl	800361c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002bf2:	bf00      	nop
 8002bf4:	3708      	adds	r7, #8
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b084      	sub	sp, #16
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	60f8      	str	r0, [r7, #12]
 8002c02:	60b9      	str	r1, [r7, #8]
 8002c04:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d101      	bne.n	8002c14 <HAL_TIM_IC_ConfigChannel+0x1a>
 8002c10:	2302      	movs	r3, #2
 8002c12:	e082      	b.n	8002d1a <HAL_TIM_IC_ConfigChannel+0x120>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2201      	movs	r2, #1
 8002c18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d11b      	bne.n	8002c5a <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6818      	ldr	r0, [r3, #0]
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	6819      	ldr	r1, [r3, #0]
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	685a      	ldr	r2, [r3, #4]
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	f000 facd 	bl	80031d0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	699a      	ldr	r2, [r3, #24]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f022 020c 	bic.w	r2, r2, #12
 8002c44:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	6999      	ldr	r1, [r3, #24]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	689a      	ldr	r2, [r3, #8]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	430a      	orrs	r2, r1
 8002c56:	619a      	str	r2, [r3, #24]
 8002c58:	e05a      	b.n	8002d10 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2b04      	cmp	r3, #4
 8002c5e:	d11c      	bne.n	8002c9a <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6818      	ldr	r0, [r3, #0]
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	6819      	ldr	r1, [r3, #0]
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	685a      	ldr	r2, [r3, #4]
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	f000 fb36 	bl	80032e0 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	699a      	ldr	r2, [r3, #24]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002c82:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6999      	ldr	r1, [r3, #24]
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	021a      	lsls	r2, r3, #8
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	430a      	orrs	r2, r1
 8002c96:	619a      	str	r2, [r3, #24]
 8002c98:	e03a      	b.n	8002d10 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2b08      	cmp	r3, #8
 8002c9e:	d11b      	bne.n	8002cd8 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6818      	ldr	r0, [r3, #0]
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	6819      	ldr	r1, [r3, #0]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	f000 fb81 	bl	80033b6 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	69da      	ldr	r2, [r3, #28]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f022 020c 	bic.w	r2, r2, #12
 8002cc2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	69d9      	ldr	r1, [r3, #28]
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	689a      	ldr	r2, [r3, #8]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	61da      	str	r2, [r3, #28]
 8002cd6:	e01b      	b.n	8002d10 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6818      	ldr	r0, [r3, #0]
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	6819      	ldr	r1, [r3, #0]
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	f000 fba0 	bl	800342c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	69da      	ldr	r2, [r3, #28]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002cfa:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	69d9      	ldr	r1, [r3, #28]
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	021a      	lsls	r2, r3, #8
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3710      	adds	r7, #16
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b084      	sub	sp, #16
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
 8002d2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d101      	bne.n	8002d3a <HAL_TIM_ConfigClockSource+0x18>
 8002d36:	2302      	movs	r3, #2
 8002d38:	e0b3      	b.n	8002ea2 <HAL_TIM_ConfigClockSource+0x180>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2202      	movs	r2, #2
 8002d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002d58:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d60:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	68fa      	ldr	r2, [r7, #12]
 8002d68:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d72:	d03e      	beq.n	8002df2 <HAL_TIM_ConfigClockSource+0xd0>
 8002d74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d78:	f200 8087 	bhi.w	8002e8a <HAL_TIM_ConfigClockSource+0x168>
 8002d7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d80:	f000 8085 	beq.w	8002e8e <HAL_TIM_ConfigClockSource+0x16c>
 8002d84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d88:	d87f      	bhi.n	8002e8a <HAL_TIM_ConfigClockSource+0x168>
 8002d8a:	2b70      	cmp	r3, #112	; 0x70
 8002d8c:	d01a      	beq.n	8002dc4 <HAL_TIM_ConfigClockSource+0xa2>
 8002d8e:	2b70      	cmp	r3, #112	; 0x70
 8002d90:	d87b      	bhi.n	8002e8a <HAL_TIM_ConfigClockSource+0x168>
 8002d92:	2b60      	cmp	r3, #96	; 0x60
 8002d94:	d050      	beq.n	8002e38 <HAL_TIM_ConfigClockSource+0x116>
 8002d96:	2b60      	cmp	r3, #96	; 0x60
 8002d98:	d877      	bhi.n	8002e8a <HAL_TIM_ConfigClockSource+0x168>
 8002d9a:	2b50      	cmp	r3, #80	; 0x50
 8002d9c:	d03c      	beq.n	8002e18 <HAL_TIM_ConfigClockSource+0xf6>
 8002d9e:	2b50      	cmp	r3, #80	; 0x50
 8002da0:	d873      	bhi.n	8002e8a <HAL_TIM_ConfigClockSource+0x168>
 8002da2:	2b40      	cmp	r3, #64	; 0x40
 8002da4:	d058      	beq.n	8002e58 <HAL_TIM_ConfigClockSource+0x136>
 8002da6:	2b40      	cmp	r3, #64	; 0x40
 8002da8:	d86f      	bhi.n	8002e8a <HAL_TIM_ConfigClockSource+0x168>
 8002daa:	2b30      	cmp	r3, #48	; 0x30
 8002dac:	d064      	beq.n	8002e78 <HAL_TIM_ConfigClockSource+0x156>
 8002dae:	2b30      	cmp	r3, #48	; 0x30
 8002db0:	d86b      	bhi.n	8002e8a <HAL_TIM_ConfigClockSource+0x168>
 8002db2:	2b20      	cmp	r3, #32
 8002db4:	d060      	beq.n	8002e78 <HAL_TIM_ConfigClockSource+0x156>
 8002db6:	2b20      	cmp	r3, #32
 8002db8:	d867      	bhi.n	8002e8a <HAL_TIM_ConfigClockSource+0x168>
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d05c      	beq.n	8002e78 <HAL_TIM_ConfigClockSource+0x156>
 8002dbe:	2b10      	cmp	r3, #16
 8002dc0:	d05a      	beq.n	8002e78 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002dc2:	e062      	b.n	8002e8a <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6818      	ldr	r0, [r3, #0]
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	6899      	ldr	r1, [r3, #8]
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685a      	ldr	r2, [r3, #4]
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	f000 fb80 	bl	80034d8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002de6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	68fa      	ldr	r2, [r7, #12]
 8002dee:	609a      	str	r2, [r3, #8]
      break;
 8002df0:	e04e      	b.n	8002e90 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6818      	ldr	r0, [r3, #0]
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	6899      	ldr	r1, [r3, #8]
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	685a      	ldr	r2, [r3, #4]
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	f000 fb69 	bl	80034d8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e14:	609a      	str	r2, [r3, #8]
      break;
 8002e16:	e03b      	b.n	8002e90 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6818      	ldr	r0, [r3, #0]
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	6859      	ldr	r1, [r3, #4]
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	461a      	mov	r2, r3
 8002e26:	f000 fa2d 	bl	8003284 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2150      	movs	r1, #80	; 0x50
 8002e30:	4618      	mov	r0, r3
 8002e32:	f000 fb37 	bl	80034a4 <TIM_ITRx_SetConfig>
      break;
 8002e36:	e02b      	b.n	8002e90 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6818      	ldr	r0, [r3, #0]
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	6859      	ldr	r1, [r3, #4]
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	461a      	mov	r2, r3
 8002e46:	f000 fa87 	bl	8003358 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2160      	movs	r1, #96	; 0x60
 8002e50:	4618      	mov	r0, r3
 8002e52:	f000 fb27 	bl	80034a4 <TIM_ITRx_SetConfig>
      break;
 8002e56:	e01b      	b.n	8002e90 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6818      	ldr	r0, [r3, #0]
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	6859      	ldr	r1, [r3, #4]
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	461a      	mov	r2, r3
 8002e66:	f000 fa0d 	bl	8003284 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2140      	movs	r1, #64	; 0x40
 8002e70:	4618      	mov	r0, r3
 8002e72:	f000 fb17 	bl	80034a4 <TIM_ITRx_SetConfig>
      break;
 8002e76:	e00b      	b.n	8002e90 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4619      	mov	r1, r3
 8002e82:	4610      	mov	r0, r2
 8002e84:	f000 fb0e 	bl	80034a4 <TIM_ITRx_SetConfig>
        break;
 8002e88:	e002      	b.n	8002e90 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002e8a:	bf00      	nop
 8002e8c:	e000      	b.n	8002e90 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002e8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b082      	sub	sp, #8
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
 8002eb2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d101      	bne.n	8002ec2 <HAL_TIM_SlaveConfigSynchro+0x18>
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	e031      	b.n	8002f26 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2202      	movs	r2, #2
 8002ece:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8002ed2:	6839      	ldr	r1, [r7, #0]
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f000 f8ed 	bl	80030b4 <TIM_SlaveTimer_SetConfig>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d009      	beq.n	8002ef4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e018      	b.n	8002f26 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68da      	ldr	r2, [r3, #12]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f02:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	68da      	ldr	r2, [r3, #12]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002f12:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3708      	adds	r7, #8
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
	...

08002f30 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b085      	sub	sp, #20
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	2b0c      	cmp	r3, #12
 8002f42:	d831      	bhi.n	8002fa8 <HAL_TIM_ReadCapturedValue+0x78>
 8002f44:	a201      	add	r2, pc, #4	; (adr r2, 8002f4c <HAL_TIM_ReadCapturedValue+0x1c>)
 8002f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f4a:	bf00      	nop
 8002f4c:	08002f81 	.word	0x08002f81
 8002f50:	08002fa9 	.word	0x08002fa9
 8002f54:	08002fa9 	.word	0x08002fa9
 8002f58:	08002fa9 	.word	0x08002fa9
 8002f5c:	08002f8b 	.word	0x08002f8b
 8002f60:	08002fa9 	.word	0x08002fa9
 8002f64:	08002fa9 	.word	0x08002fa9
 8002f68:	08002fa9 	.word	0x08002fa9
 8002f6c:	08002f95 	.word	0x08002f95
 8002f70:	08002fa9 	.word	0x08002fa9
 8002f74:	08002fa9 	.word	0x08002fa9
 8002f78:	08002fa9 	.word	0x08002fa9
 8002f7c:	08002f9f 	.word	0x08002f9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f86:	60fb      	str	r3, [r7, #12]

      break;
 8002f88:	e00f      	b.n	8002faa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f90:	60fb      	str	r3, [r7, #12]

      break;
 8002f92:	e00a      	b.n	8002faa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f9a:	60fb      	str	r3, [r7, #12]

      break;
 8002f9c:	e005      	b.n	8002faa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa4:	60fb      	str	r3, [r7, #12]

      break;
 8002fa6:	e000      	b.n	8002faa <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8002fa8:	bf00      	nop
  }

  return tmpreg;
 8002faa:	68fb      	ldr	r3, [r7, #12]
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3714      	adds	r7, #20
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bc80      	pop	{r7}
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop

08002fb8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bc80      	pop	{r7}
 8002fc8:	4770      	bx	lr

08002fca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002fca:	b480      	push	{r7}
 8002fcc:	b083      	sub	sp, #12
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002fd2:	bf00      	nop
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bc80      	pop	{r7}
 8002fda:	4770      	bx	lr

08002fdc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002fe4:	bf00      	nop
 8002fe6:	370c      	adds	r7, #12
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bc80      	pop	{r7}
 8002fec:	4770      	bx	lr
	...

08002ff0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b085      	sub	sp, #20
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	4a29      	ldr	r2, [pc, #164]	; (80030a8 <TIM_Base_SetConfig+0xb8>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d00b      	beq.n	8003020 <TIM_Base_SetConfig+0x30>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800300e:	d007      	beq.n	8003020 <TIM_Base_SetConfig+0x30>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	4a26      	ldr	r2, [pc, #152]	; (80030ac <TIM_Base_SetConfig+0xbc>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d003      	beq.n	8003020 <TIM_Base_SetConfig+0x30>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4a25      	ldr	r2, [pc, #148]	; (80030b0 <TIM_Base_SetConfig+0xc0>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d108      	bne.n	8003032 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003026:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	4313      	orrs	r3, r2
 8003030:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a1c      	ldr	r2, [pc, #112]	; (80030a8 <TIM_Base_SetConfig+0xb8>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d00b      	beq.n	8003052 <TIM_Base_SetConfig+0x62>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003040:	d007      	beq.n	8003052 <TIM_Base_SetConfig+0x62>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a19      	ldr	r2, [pc, #100]	; (80030ac <TIM_Base_SetConfig+0xbc>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d003      	beq.n	8003052 <TIM_Base_SetConfig+0x62>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a18      	ldr	r2, [pc, #96]	; (80030b0 <TIM_Base_SetConfig+0xc0>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d108      	bne.n	8003064 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003058:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	68db      	ldr	r3, [r3, #12]
 800305e:	68fa      	ldr	r2, [r7, #12]
 8003060:	4313      	orrs	r3, r2
 8003062:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	4313      	orrs	r3, r2
 8003070:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	68fa      	ldr	r2, [r7, #12]
 8003076:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	689a      	ldr	r2, [r3, #8]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	4a07      	ldr	r2, [pc, #28]	; (80030a8 <TIM_Base_SetConfig+0xb8>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d103      	bne.n	8003098 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	691a      	ldr	r2, [r3, #16]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	615a      	str	r2, [r3, #20]
}
 800309e:	bf00      	nop
 80030a0:	3714      	adds	r7, #20
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bc80      	pop	{r7}
 80030a6:	4770      	bx	lr
 80030a8:	40012c00 	.word	0x40012c00
 80030ac:	40000400 	.word	0x40000400
 80030b0:	40000800 	.word	0x40000800

080030b4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b086      	sub	sp, #24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030cc:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	697a      	ldr	r2, [r7, #20]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	f023 0307 	bic.w	r3, r3, #7
 80030de:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	697a      	ldr	r2, [r7, #20]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	697a      	ldr	r2, [r7, #20]
 80030f0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	2b70      	cmp	r3, #112	; 0x70
 80030f8:	d01a      	beq.n	8003130 <TIM_SlaveTimer_SetConfig+0x7c>
 80030fa:	2b70      	cmp	r3, #112	; 0x70
 80030fc:	d860      	bhi.n	80031c0 <TIM_SlaveTimer_SetConfig+0x10c>
 80030fe:	2b60      	cmp	r3, #96	; 0x60
 8003100:	d054      	beq.n	80031ac <TIM_SlaveTimer_SetConfig+0xf8>
 8003102:	2b60      	cmp	r3, #96	; 0x60
 8003104:	d85c      	bhi.n	80031c0 <TIM_SlaveTimer_SetConfig+0x10c>
 8003106:	2b50      	cmp	r3, #80	; 0x50
 8003108:	d046      	beq.n	8003198 <TIM_SlaveTimer_SetConfig+0xe4>
 800310a:	2b50      	cmp	r3, #80	; 0x50
 800310c:	d858      	bhi.n	80031c0 <TIM_SlaveTimer_SetConfig+0x10c>
 800310e:	2b40      	cmp	r3, #64	; 0x40
 8003110:	d019      	beq.n	8003146 <TIM_SlaveTimer_SetConfig+0x92>
 8003112:	2b40      	cmp	r3, #64	; 0x40
 8003114:	d854      	bhi.n	80031c0 <TIM_SlaveTimer_SetConfig+0x10c>
 8003116:	2b30      	cmp	r3, #48	; 0x30
 8003118:	d054      	beq.n	80031c4 <TIM_SlaveTimer_SetConfig+0x110>
 800311a:	2b30      	cmp	r3, #48	; 0x30
 800311c:	d850      	bhi.n	80031c0 <TIM_SlaveTimer_SetConfig+0x10c>
 800311e:	2b20      	cmp	r3, #32
 8003120:	d050      	beq.n	80031c4 <TIM_SlaveTimer_SetConfig+0x110>
 8003122:	2b20      	cmp	r3, #32
 8003124:	d84c      	bhi.n	80031c0 <TIM_SlaveTimer_SetConfig+0x10c>
 8003126:	2b00      	cmp	r3, #0
 8003128:	d04c      	beq.n	80031c4 <TIM_SlaveTimer_SetConfig+0x110>
 800312a:	2b10      	cmp	r3, #16
 800312c:	d04a      	beq.n	80031c4 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 800312e:	e047      	b.n	80031c0 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6818      	ldr	r0, [r3, #0]
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	68d9      	ldr	r1, [r3, #12]
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	f000 f9ca 	bl	80034d8 <TIM_ETR_SetConfig>
      break;
 8003144:	e03f      	b.n	80031c6 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2b05      	cmp	r3, #5
 800314c:	d101      	bne.n	8003152 <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e03a      	b.n	80031c8 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	6a1b      	ldr	r3, [r3, #32]
 8003158:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	6a1a      	ldr	r2, [r3, #32]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f022 0201 	bic.w	r2, r2, #1
 8003168:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003178:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	011b      	lsls	r3, r3, #4
 8003180:	68fa      	ldr	r2, [r7, #12]
 8003182:	4313      	orrs	r3, r2
 8003184:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	621a      	str	r2, [r3, #32]
      break;
 8003196:	e016      	b.n	80031c6 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6818      	ldr	r0, [r3, #0]
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	6899      	ldr	r1, [r3, #8]
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	691b      	ldr	r3, [r3, #16]
 80031a4:	461a      	mov	r2, r3
 80031a6:	f000 f86d 	bl	8003284 <TIM_TI1_ConfigInputStage>
      break;
 80031aa:	e00c      	b.n	80031c6 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6818      	ldr	r0, [r3, #0]
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	6899      	ldr	r1, [r3, #8]
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	691b      	ldr	r3, [r3, #16]
 80031b8:	461a      	mov	r2, r3
 80031ba:	f000 f8cd 	bl	8003358 <TIM_TI2_ConfigInputStage>
      break;
 80031be:	e002      	b.n	80031c6 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 80031c0:	bf00      	nop
 80031c2:	e000      	b.n	80031c6 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 80031c4:	bf00      	nop
  }
  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3718      	adds	r7, #24
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b087      	sub	sp, #28
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
 80031dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6a1b      	ldr	r3, [r3, #32]
 80031e2:	f023 0201 	bic.w	r2, r3, #1
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6a1b      	ldr	r3, [r3, #32]
 80031f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	4a1f      	ldr	r2, [pc, #124]	; (8003278 <TIM_TI1_SetConfig+0xa8>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d00b      	beq.n	8003216 <TIM_TI1_SetConfig+0x46>
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003204:	d007      	beq.n	8003216 <TIM_TI1_SetConfig+0x46>
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	4a1c      	ldr	r2, [pc, #112]	; (800327c <TIM_TI1_SetConfig+0xac>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d003      	beq.n	8003216 <TIM_TI1_SetConfig+0x46>
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	4a1b      	ldr	r2, [pc, #108]	; (8003280 <TIM_TI1_SetConfig+0xb0>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d101      	bne.n	800321a <TIM_TI1_SetConfig+0x4a>
 8003216:	2301      	movs	r3, #1
 8003218:	e000      	b.n	800321c <TIM_TI1_SetConfig+0x4c>
 800321a:	2300      	movs	r3, #0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d008      	beq.n	8003232 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	f023 0303 	bic.w	r3, r3, #3
 8003226:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4313      	orrs	r3, r2
 800322e:	617b      	str	r3, [r7, #20]
 8003230:	e003      	b.n	800323a <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	f043 0301 	orr.w	r3, r3, #1
 8003238:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003240:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	011b      	lsls	r3, r3, #4
 8003246:	b2db      	uxtb	r3, r3
 8003248:	697a      	ldr	r2, [r7, #20]
 800324a:	4313      	orrs	r3, r2
 800324c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	f023 030a 	bic.w	r3, r3, #10
 8003254:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	f003 030a 	and.w	r3, r3, #10
 800325c:	693a      	ldr	r2, [r7, #16]
 800325e:	4313      	orrs	r3, r2
 8003260:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	697a      	ldr	r2, [r7, #20]
 8003266:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	621a      	str	r2, [r3, #32]
}
 800326e:	bf00      	nop
 8003270:	371c      	adds	r7, #28
 8003272:	46bd      	mov	sp, r7
 8003274:	bc80      	pop	{r7}
 8003276:	4770      	bx	lr
 8003278:	40012c00 	.word	0x40012c00
 800327c:	40000400 	.word	0x40000400
 8003280:	40000800 	.word	0x40000800

08003284 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003284:	b480      	push	{r7}
 8003286:	b087      	sub	sp, #28
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6a1b      	ldr	r3, [r3, #32]
 8003294:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6a1b      	ldr	r3, [r3, #32]
 800329a:	f023 0201 	bic.w	r2, r3, #1
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	699b      	ldr	r3, [r3, #24]
 80032a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	011b      	lsls	r3, r3, #4
 80032b4:	693a      	ldr	r2, [r7, #16]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f023 030a 	bic.w	r3, r3, #10
 80032c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80032c2:	697a      	ldr	r2, [r7, #20]
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	693a      	ldr	r2, [r7, #16]
 80032ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	621a      	str	r2, [r3, #32]
}
 80032d6:	bf00      	nop
 80032d8:	371c      	adds	r7, #28
 80032da:	46bd      	mov	sp, r7
 80032dc:	bc80      	pop	{r7}
 80032de:	4770      	bx	lr

080032e0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b087      	sub	sp, #28
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	607a      	str	r2, [r7, #4]
 80032ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6a1b      	ldr	r3, [r3, #32]
 80032f2:	f023 0210 	bic.w	r2, r3, #16
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800330c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	021b      	lsls	r3, r3, #8
 8003312:	697a      	ldr	r2, [r7, #20]
 8003314:	4313      	orrs	r3, r2
 8003316:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800331e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	031b      	lsls	r3, r3, #12
 8003324:	b29b      	uxth	r3, r3
 8003326:	697a      	ldr	r2, [r7, #20]
 8003328:	4313      	orrs	r3, r2
 800332a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003332:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	011b      	lsls	r3, r3, #4
 8003338:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800333c:	693a      	ldr	r2, [r7, #16]
 800333e:	4313      	orrs	r3, r2
 8003340:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	693a      	ldr	r2, [r7, #16]
 800334c:	621a      	str	r2, [r3, #32]
}
 800334e:	bf00      	nop
 8003350:	371c      	adds	r7, #28
 8003352:	46bd      	mov	sp, r7
 8003354:	bc80      	pop	{r7}
 8003356:	4770      	bx	lr

08003358 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003358:	b480      	push	{r7}
 800335a:	b087      	sub	sp, #28
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	f023 0210 	bic.w	r2, r3, #16
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	699b      	ldr	r3, [r3, #24]
 8003374:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6a1b      	ldr	r3, [r3, #32]
 800337a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003382:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	031b      	lsls	r3, r3, #12
 8003388:	697a      	ldr	r2, [r7, #20]
 800338a:	4313      	orrs	r3, r2
 800338c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003394:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	011b      	lsls	r3, r3, #4
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	4313      	orrs	r3, r2
 800339e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	697a      	ldr	r2, [r7, #20]
 80033a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	693a      	ldr	r2, [r7, #16]
 80033aa:	621a      	str	r2, [r3, #32]
}
 80033ac:	bf00      	nop
 80033ae:	371c      	adds	r7, #28
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bc80      	pop	{r7}
 80033b4:	4770      	bx	lr

080033b6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80033b6:	b480      	push	{r7}
 80033b8:	b087      	sub	sp, #28
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	60f8      	str	r0, [r7, #12]
 80033be:	60b9      	str	r1, [r7, #8]
 80033c0:	607a      	str	r2, [r7, #4]
 80033c2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	69db      	ldr	r3, [r3, #28]
 80033d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6a1b      	ldr	r3, [r3, #32]
 80033da:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	f023 0303 	bic.w	r3, r3, #3
 80033e2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80033e4:	697a      	ldr	r2, [r7, #20]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033f2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	697a      	ldr	r2, [r7, #20]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003406:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	021b      	lsls	r3, r3, #8
 800340c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	4313      	orrs	r3, r2
 8003414:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	697a      	ldr	r2, [r7, #20]
 800341a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	693a      	ldr	r2, [r7, #16]
 8003420:	621a      	str	r2, [r3, #32]
}
 8003422:	bf00      	nop
 8003424:	371c      	adds	r7, #28
 8003426:	46bd      	mov	sp, r7
 8003428:	bc80      	pop	{r7}
 800342a:	4770      	bx	lr

0800342c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800342c:	b480      	push	{r7}
 800342e:	b087      	sub	sp, #28
 8003430:	af00      	add	r7, sp, #0
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	607a      	str	r2, [r7, #4]
 8003438:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6a1b      	ldr	r3, [r3, #32]
 8003450:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003458:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	021b      	lsls	r3, r3, #8
 800345e:	697a      	ldr	r2, [r7, #20]
 8003460:	4313      	orrs	r3, r2
 8003462:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800346a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	031b      	lsls	r3, r3, #12
 8003470:	b29b      	uxth	r3, r3
 8003472:	697a      	ldr	r2, [r7, #20]
 8003474:	4313      	orrs	r3, r2
 8003476:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800347e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	031b      	lsls	r3, r3, #12
 8003484:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003488:	693a      	ldr	r2, [r7, #16]
 800348a:	4313      	orrs	r3, r2
 800348c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	697a      	ldr	r2, [r7, #20]
 8003492:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	693a      	ldr	r2, [r7, #16]
 8003498:	621a      	str	r2, [r3, #32]
}
 800349a:	bf00      	nop
 800349c:	371c      	adds	r7, #28
 800349e:	46bd      	mov	sp, r7
 80034a0:	bc80      	pop	{r7}
 80034a2:	4770      	bx	lr

080034a4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b085      	sub	sp, #20
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034ba:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	f043 0307 	orr.w	r3, r3, #7
 80034c6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68fa      	ldr	r2, [r7, #12]
 80034cc:	609a      	str	r2, [r3, #8]
}
 80034ce:	bf00      	nop
 80034d0:	3714      	adds	r7, #20
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bc80      	pop	{r7}
 80034d6:	4770      	bx	lr

080034d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034d8:	b480      	push	{r7}
 80034da:	b087      	sub	sp, #28
 80034dc:	af00      	add	r7, sp, #0
 80034de:	60f8      	str	r0, [r7, #12]
 80034e0:	60b9      	str	r1, [r7, #8]
 80034e2:	607a      	str	r2, [r7, #4]
 80034e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	021a      	lsls	r2, r3, #8
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	431a      	orrs	r2, r3
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	4313      	orrs	r3, r2
 8003500:	697a      	ldr	r2, [r7, #20]
 8003502:	4313      	orrs	r3, r2
 8003504:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	697a      	ldr	r2, [r7, #20]
 800350a:	609a      	str	r2, [r3, #8]
}
 800350c:	bf00      	nop
 800350e:	371c      	adds	r7, #28
 8003510:	46bd      	mov	sp, r7
 8003512:	bc80      	pop	{r7}
 8003514:	4770      	bx	lr

08003516 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003516:	b480      	push	{r7}
 8003518:	b087      	sub	sp, #28
 800351a:	af00      	add	r7, sp, #0
 800351c:	60f8      	str	r0, [r7, #12]
 800351e:	60b9      	str	r1, [r7, #8]
 8003520:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	f003 031f 	and.w	r3, r3, #31
 8003528:	2201      	movs	r2, #1
 800352a:	fa02 f303 	lsl.w	r3, r2, r3
 800352e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6a1a      	ldr	r2, [r3, #32]
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	43db      	mvns	r3, r3
 8003538:	401a      	ands	r2, r3
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6a1a      	ldr	r2, [r3, #32]
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	f003 031f 	and.w	r3, r3, #31
 8003548:	6879      	ldr	r1, [r7, #4]
 800354a:	fa01 f303 	lsl.w	r3, r1, r3
 800354e:	431a      	orrs	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	621a      	str	r2, [r3, #32]
}
 8003554:	bf00      	nop
 8003556:	371c      	adds	r7, #28
 8003558:	46bd      	mov	sp, r7
 800355a:	bc80      	pop	{r7}
 800355c:	4770      	bx	lr
	...

08003560 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003560:	b480      	push	{r7}
 8003562:	b085      	sub	sp, #20
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003570:	2b01      	cmp	r3, #1
 8003572:	d101      	bne.n	8003578 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003574:	2302      	movs	r3, #2
 8003576:	e046      	b.n	8003606 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2202      	movs	r2, #2
 8003584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800359e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68fa      	ldr	r2, [r7, #12]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	68fa      	ldr	r2, [r7, #12]
 80035b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a16      	ldr	r2, [pc, #88]	; (8003610 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d00e      	beq.n	80035da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035c4:	d009      	beq.n	80035da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a12      	ldr	r2, [pc, #72]	; (8003614 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d004      	beq.n	80035da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a10      	ldr	r2, [pc, #64]	; (8003618 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d10c      	bne.n	80035f4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	68ba      	ldr	r2, [r7, #8]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	68ba      	ldr	r2, [r7, #8]
 80035f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3714      	adds	r7, #20
 800360a:	46bd      	mov	sp, r7
 800360c:	bc80      	pop	{r7}
 800360e:	4770      	bx	lr
 8003610:	40012c00 	.word	0x40012c00
 8003614:	40000400 	.word	0x40000400
 8003618:	40000800 	.word	0x40000800

0800361c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003624:	bf00      	nop
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	bc80      	pop	{r7}
 800362c:	4770      	bx	lr

0800362e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800362e:	b480      	push	{r7}
 8003630:	b083      	sub	sp, #12
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003636:	bf00      	nop
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	bc80      	pop	{r7}
 800363e:	4770      	bx	lr

08003640 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e03f      	b.n	80036d2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b00      	cmp	r3, #0
 800365c:	d106      	bne.n	800366c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f7fd fdbe 	bl	80011e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2224      	movs	r2, #36	; 0x24
 8003670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	68da      	ldr	r2, [r3, #12]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003682:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f000 f905 	bl	8003894 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	691a      	ldr	r2, [r3, #16]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003698:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	695a      	ldr	r2, [r3, #20]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68da      	ldr	r2, [r3, #12]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2220      	movs	r2, #32
 80036c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2220      	movs	r2, #32
 80036cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}

080036da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b08a      	sub	sp, #40	; 0x28
 80036de:	af02      	add	r7, sp, #8
 80036e0:	60f8      	str	r0, [r7, #12]
 80036e2:	60b9      	str	r1, [r7, #8]
 80036e4:	603b      	str	r3, [r7, #0]
 80036e6:	4613      	mov	r3, r2
 80036e8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80036ea:	2300      	movs	r3, #0
 80036ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b20      	cmp	r3, #32
 80036f8:	d17c      	bne.n	80037f4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d002      	beq.n	8003706 <HAL_UART_Transmit+0x2c>
 8003700:	88fb      	ldrh	r3, [r7, #6]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e075      	b.n	80037f6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003710:	2b01      	cmp	r3, #1
 8003712:	d101      	bne.n	8003718 <HAL_UART_Transmit+0x3e>
 8003714:	2302      	movs	r3, #2
 8003716:	e06e      	b.n	80037f6 <HAL_UART_Transmit+0x11c>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2221      	movs	r2, #33	; 0x21
 800372a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800372e:	f7fd ff27 	bl	8001580 <HAL_GetTick>
 8003732:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	88fa      	ldrh	r2, [r7, #6]
 8003738:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	88fa      	ldrh	r2, [r7, #6]
 800373e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003748:	d108      	bne.n	800375c <HAL_UART_Transmit+0x82>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d104      	bne.n	800375c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003752:	2300      	movs	r3, #0
 8003754:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	61bb      	str	r3, [r7, #24]
 800375a:	e003      	b.n	8003764 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003760:	2300      	movs	r3, #0
 8003762:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800376c:	e02a      	b.n	80037c4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	9300      	str	r3, [sp, #0]
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	2200      	movs	r2, #0
 8003776:	2180      	movs	r1, #128	; 0x80
 8003778:	68f8      	ldr	r0, [r7, #12]
 800377a:	f000 f840 	bl	80037fe <UART_WaitOnFlagUntilTimeout>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d001      	beq.n	8003788 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e036      	b.n	80037f6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10b      	bne.n	80037a6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	881b      	ldrh	r3, [r3, #0]
 8003792:	461a      	mov	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800379c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	3302      	adds	r3, #2
 80037a2:	61bb      	str	r3, [r7, #24]
 80037a4:	e007      	b.n	80037b6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	781a      	ldrb	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	3301      	adds	r3, #1
 80037b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	3b01      	subs	r3, #1
 80037be:	b29a      	uxth	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1cf      	bne.n	800376e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	9300      	str	r3, [sp, #0]
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	2200      	movs	r2, #0
 80037d6:	2140      	movs	r1, #64	; 0x40
 80037d8:	68f8      	ldr	r0, [r7, #12]
 80037da:	f000 f810 	bl	80037fe <UART_WaitOnFlagUntilTimeout>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d001      	beq.n	80037e8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	e006      	b.n	80037f6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2220      	movs	r2, #32
 80037ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80037f0:	2300      	movs	r3, #0
 80037f2:	e000      	b.n	80037f6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80037f4:	2302      	movs	r3, #2
  }
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3720      	adds	r7, #32
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b084      	sub	sp, #16
 8003802:	af00      	add	r7, sp, #0
 8003804:	60f8      	str	r0, [r7, #12]
 8003806:	60b9      	str	r1, [r7, #8]
 8003808:	603b      	str	r3, [r7, #0]
 800380a:	4613      	mov	r3, r2
 800380c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800380e:	e02c      	b.n	800386a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003816:	d028      	beq.n	800386a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d007      	beq.n	800382e <UART_WaitOnFlagUntilTimeout+0x30>
 800381e:	f7fd feaf 	bl	8001580 <HAL_GetTick>
 8003822:	4602      	mov	r2, r0
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	1ad3      	subs	r3, r2, r3
 8003828:	69ba      	ldr	r2, [r7, #24]
 800382a:	429a      	cmp	r2, r3
 800382c:	d21d      	bcs.n	800386a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	68da      	ldr	r2, [r3, #12]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800383c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	695a      	ldr	r2, [r3, #20]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f022 0201 	bic.w	r2, r2, #1
 800384c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2220      	movs	r2, #32
 8003852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2220      	movs	r2, #32
 800385a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e00f      	b.n	800388a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	4013      	ands	r3, r2
 8003874:	68ba      	ldr	r2, [r7, #8]
 8003876:	429a      	cmp	r2, r3
 8003878:	bf0c      	ite	eq
 800387a:	2301      	moveq	r3, #1
 800387c:	2300      	movne	r3, #0
 800387e:	b2db      	uxtb	r3, r3
 8003880:	461a      	mov	r2, r3
 8003882:	79fb      	ldrb	r3, [r7, #7]
 8003884:	429a      	cmp	r2, r3
 8003886:	d0c3      	beq.n	8003810 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
	...

08003894 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	68da      	ldr	r2, [r3, #12]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	430a      	orrs	r2, r1
 80038b0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	689a      	ldr	r2, [r3, #8]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	691b      	ldr	r3, [r3, #16]
 80038ba:	431a      	orrs	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	695b      	ldr	r3, [r3, #20]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80038ce:	f023 030c 	bic.w	r3, r3, #12
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	6812      	ldr	r2, [r2, #0]
 80038d6:	68b9      	ldr	r1, [r7, #8]
 80038d8:	430b      	orrs	r3, r1
 80038da:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	699a      	ldr	r2, [r3, #24]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	430a      	orrs	r2, r1
 80038f0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a2c      	ldr	r2, [pc, #176]	; (80039a8 <UART_SetConfig+0x114>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d103      	bne.n	8003904 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80038fc:	f7fe fcfc 	bl	80022f8 <HAL_RCC_GetPCLK2Freq>
 8003900:	60f8      	str	r0, [r7, #12]
 8003902:	e002      	b.n	800390a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003904:	f7fe fce4 	bl	80022d0 <HAL_RCC_GetPCLK1Freq>
 8003908:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800390a:	68fa      	ldr	r2, [r7, #12]
 800390c:	4613      	mov	r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	4413      	add	r3, r2
 8003912:	009a      	lsls	r2, r3, #2
 8003914:	441a      	add	r2, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003920:	4a22      	ldr	r2, [pc, #136]	; (80039ac <UART_SetConfig+0x118>)
 8003922:	fba2 2303 	umull	r2, r3, r2, r3
 8003926:	095b      	lsrs	r3, r3, #5
 8003928:	0119      	lsls	r1, r3, #4
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	4613      	mov	r3, r2
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	4413      	add	r3, r2
 8003932:	009a      	lsls	r2, r3, #2
 8003934:	441a      	add	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003940:	4b1a      	ldr	r3, [pc, #104]	; (80039ac <UART_SetConfig+0x118>)
 8003942:	fba3 0302 	umull	r0, r3, r3, r2
 8003946:	095b      	lsrs	r3, r3, #5
 8003948:	2064      	movs	r0, #100	; 0x64
 800394a:	fb00 f303 	mul.w	r3, r0, r3
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	011b      	lsls	r3, r3, #4
 8003952:	3332      	adds	r3, #50	; 0x32
 8003954:	4a15      	ldr	r2, [pc, #84]	; (80039ac <UART_SetConfig+0x118>)
 8003956:	fba2 2303 	umull	r2, r3, r2, r3
 800395a:	095b      	lsrs	r3, r3, #5
 800395c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003960:	4419      	add	r1, r3
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	4613      	mov	r3, r2
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	4413      	add	r3, r2
 800396a:	009a      	lsls	r2, r3, #2
 800396c:	441a      	add	r2, r3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	fbb2 f2f3 	udiv	r2, r2, r3
 8003978:	4b0c      	ldr	r3, [pc, #48]	; (80039ac <UART_SetConfig+0x118>)
 800397a:	fba3 0302 	umull	r0, r3, r3, r2
 800397e:	095b      	lsrs	r3, r3, #5
 8003980:	2064      	movs	r0, #100	; 0x64
 8003982:	fb00 f303 	mul.w	r3, r0, r3
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	011b      	lsls	r3, r3, #4
 800398a:	3332      	adds	r3, #50	; 0x32
 800398c:	4a07      	ldr	r2, [pc, #28]	; (80039ac <UART_SetConfig+0x118>)
 800398e:	fba2 2303 	umull	r2, r3, r2, r3
 8003992:	095b      	lsrs	r3, r3, #5
 8003994:	f003 020f 	and.w	r2, r3, #15
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	440a      	add	r2, r1
 800399e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80039a0:	bf00      	nop
 80039a2:	3710      	adds	r7, #16
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	40013800 	.word	0x40013800
 80039ac:	51eb851f 	.word	0x51eb851f

080039b0 <__errno>:
 80039b0:	4b01      	ldr	r3, [pc, #4]	; (80039b8 <__errno+0x8>)
 80039b2:	6818      	ldr	r0, [r3, #0]
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	2000000c 	.word	0x2000000c

080039bc <__libc_init_array>:
 80039bc:	b570      	push	{r4, r5, r6, lr}
 80039be:	2600      	movs	r6, #0
 80039c0:	4d0c      	ldr	r5, [pc, #48]	; (80039f4 <__libc_init_array+0x38>)
 80039c2:	4c0d      	ldr	r4, [pc, #52]	; (80039f8 <__libc_init_array+0x3c>)
 80039c4:	1b64      	subs	r4, r4, r5
 80039c6:	10a4      	asrs	r4, r4, #2
 80039c8:	42a6      	cmp	r6, r4
 80039ca:	d109      	bne.n	80039e0 <__libc_init_array+0x24>
 80039cc:	f004 fc86 	bl	80082dc <_init>
 80039d0:	2600      	movs	r6, #0
 80039d2:	4d0a      	ldr	r5, [pc, #40]	; (80039fc <__libc_init_array+0x40>)
 80039d4:	4c0a      	ldr	r4, [pc, #40]	; (8003a00 <__libc_init_array+0x44>)
 80039d6:	1b64      	subs	r4, r4, r5
 80039d8:	10a4      	asrs	r4, r4, #2
 80039da:	42a6      	cmp	r6, r4
 80039dc:	d105      	bne.n	80039ea <__libc_init_array+0x2e>
 80039de:	bd70      	pop	{r4, r5, r6, pc}
 80039e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80039e4:	4798      	blx	r3
 80039e6:	3601      	adds	r6, #1
 80039e8:	e7ee      	b.n	80039c8 <__libc_init_array+0xc>
 80039ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80039ee:	4798      	blx	r3
 80039f0:	3601      	adds	r6, #1
 80039f2:	e7f2      	b.n	80039da <__libc_init_array+0x1e>
 80039f4:	080087e4 	.word	0x080087e4
 80039f8:	080087e4 	.word	0x080087e4
 80039fc:	080087e4 	.word	0x080087e4
 8003a00:	080087e8 	.word	0x080087e8

08003a04 <memset>:
 8003a04:	4603      	mov	r3, r0
 8003a06:	4402      	add	r2, r0
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d100      	bne.n	8003a0e <memset+0xa>
 8003a0c:	4770      	bx	lr
 8003a0e:	f803 1b01 	strb.w	r1, [r3], #1
 8003a12:	e7f9      	b.n	8003a08 <memset+0x4>

08003a14 <__cvt>:
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a1a:	461f      	mov	r7, r3
 8003a1c:	bfbb      	ittet	lt
 8003a1e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003a22:	461f      	movlt	r7, r3
 8003a24:	2300      	movge	r3, #0
 8003a26:	232d      	movlt	r3, #45	; 0x2d
 8003a28:	b088      	sub	sp, #32
 8003a2a:	4614      	mov	r4, r2
 8003a2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003a2e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003a30:	7013      	strb	r3, [r2, #0]
 8003a32:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003a34:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003a38:	f023 0820 	bic.w	r8, r3, #32
 8003a3c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003a40:	d005      	beq.n	8003a4e <__cvt+0x3a>
 8003a42:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003a46:	d100      	bne.n	8003a4a <__cvt+0x36>
 8003a48:	3501      	adds	r5, #1
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	e000      	b.n	8003a50 <__cvt+0x3c>
 8003a4e:	2303      	movs	r3, #3
 8003a50:	aa07      	add	r2, sp, #28
 8003a52:	9204      	str	r2, [sp, #16]
 8003a54:	aa06      	add	r2, sp, #24
 8003a56:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003a5a:	e9cd 3500 	strd	r3, r5, [sp]
 8003a5e:	4622      	mov	r2, r4
 8003a60:	463b      	mov	r3, r7
 8003a62:	f001 fdb9 	bl	80055d8 <_dtoa_r>
 8003a66:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003a6a:	4606      	mov	r6, r0
 8003a6c:	d102      	bne.n	8003a74 <__cvt+0x60>
 8003a6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003a70:	07db      	lsls	r3, r3, #31
 8003a72:	d522      	bpl.n	8003aba <__cvt+0xa6>
 8003a74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003a78:	eb06 0905 	add.w	r9, r6, r5
 8003a7c:	d110      	bne.n	8003aa0 <__cvt+0x8c>
 8003a7e:	7833      	ldrb	r3, [r6, #0]
 8003a80:	2b30      	cmp	r3, #48	; 0x30
 8003a82:	d10a      	bne.n	8003a9a <__cvt+0x86>
 8003a84:	2200      	movs	r2, #0
 8003a86:	2300      	movs	r3, #0
 8003a88:	4620      	mov	r0, r4
 8003a8a:	4639      	mov	r1, r7
 8003a8c:	f7fc ff8c 	bl	80009a8 <__aeabi_dcmpeq>
 8003a90:	b918      	cbnz	r0, 8003a9a <__cvt+0x86>
 8003a92:	f1c5 0501 	rsb	r5, r5, #1
 8003a96:	f8ca 5000 	str.w	r5, [sl]
 8003a9a:	f8da 3000 	ldr.w	r3, [sl]
 8003a9e:	4499      	add	r9, r3
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	4620      	mov	r0, r4
 8003aa6:	4639      	mov	r1, r7
 8003aa8:	f7fc ff7e 	bl	80009a8 <__aeabi_dcmpeq>
 8003aac:	b108      	cbz	r0, 8003ab2 <__cvt+0x9e>
 8003aae:	f8cd 901c 	str.w	r9, [sp, #28]
 8003ab2:	2230      	movs	r2, #48	; 0x30
 8003ab4:	9b07      	ldr	r3, [sp, #28]
 8003ab6:	454b      	cmp	r3, r9
 8003ab8:	d307      	bcc.n	8003aca <__cvt+0xb6>
 8003aba:	4630      	mov	r0, r6
 8003abc:	9b07      	ldr	r3, [sp, #28]
 8003abe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003ac0:	1b9b      	subs	r3, r3, r6
 8003ac2:	6013      	str	r3, [r2, #0]
 8003ac4:	b008      	add	sp, #32
 8003ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aca:	1c59      	adds	r1, r3, #1
 8003acc:	9107      	str	r1, [sp, #28]
 8003ace:	701a      	strb	r2, [r3, #0]
 8003ad0:	e7f0      	b.n	8003ab4 <__cvt+0xa0>

08003ad2 <__exponent>:
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ad6:	2900      	cmp	r1, #0
 8003ad8:	f803 2b02 	strb.w	r2, [r3], #2
 8003adc:	bfb6      	itet	lt
 8003ade:	222d      	movlt	r2, #45	; 0x2d
 8003ae0:	222b      	movge	r2, #43	; 0x2b
 8003ae2:	4249      	neglt	r1, r1
 8003ae4:	2909      	cmp	r1, #9
 8003ae6:	7042      	strb	r2, [r0, #1]
 8003ae8:	dd2b      	ble.n	8003b42 <__exponent+0x70>
 8003aea:	f10d 0407 	add.w	r4, sp, #7
 8003aee:	46a4      	mov	ip, r4
 8003af0:	270a      	movs	r7, #10
 8003af2:	fb91 f6f7 	sdiv	r6, r1, r7
 8003af6:	460a      	mov	r2, r1
 8003af8:	46a6      	mov	lr, r4
 8003afa:	fb07 1516 	mls	r5, r7, r6, r1
 8003afe:	2a63      	cmp	r2, #99	; 0x63
 8003b00:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003b04:	4631      	mov	r1, r6
 8003b06:	f104 34ff 	add.w	r4, r4, #4294967295
 8003b0a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003b0e:	dcf0      	bgt.n	8003af2 <__exponent+0x20>
 8003b10:	3130      	adds	r1, #48	; 0x30
 8003b12:	f1ae 0502 	sub.w	r5, lr, #2
 8003b16:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003b1a:	4629      	mov	r1, r5
 8003b1c:	1c44      	adds	r4, r0, #1
 8003b1e:	4561      	cmp	r1, ip
 8003b20:	d30a      	bcc.n	8003b38 <__exponent+0x66>
 8003b22:	f10d 0209 	add.w	r2, sp, #9
 8003b26:	eba2 020e 	sub.w	r2, r2, lr
 8003b2a:	4565      	cmp	r5, ip
 8003b2c:	bf88      	it	hi
 8003b2e:	2200      	movhi	r2, #0
 8003b30:	4413      	add	r3, r2
 8003b32:	1a18      	subs	r0, r3, r0
 8003b34:	b003      	add	sp, #12
 8003b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b38:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b3c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003b40:	e7ed      	b.n	8003b1e <__exponent+0x4c>
 8003b42:	2330      	movs	r3, #48	; 0x30
 8003b44:	3130      	adds	r1, #48	; 0x30
 8003b46:	7083      	strb	r3, [r0, #2]
 8003b48:	70c1      	strb	r1, [r0, #3]
 8003b4a:	1d03      	adds	r3, r0, #4
 8003b4c:	e7f1      	b.n	8003b32 <__exponent+0x60>
	...

08003b50 <_printf_float>:
 8003b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b54:	b091      	sub	sp, #68	; 0x44
 8003b56:	460c      	mov	r4, r1
 8003b58:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003b5c:	4616      	mov	r6, r2
 8003b5e:	461f      	mov	r7, r3
 8003b60:	4605      	mov	r5, r0
 8003b62:	f002 fe8d 	bl	8006880 <_localeconv_r>
 8003b66:	6803      	ldr	r3, [r0, #0]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	9309      	str	r3, [sp, #36]	; 0x24
 8003b6c:	f7fc faf0 	bl	8000150 <strlen>
 8003b70:	2300      	movs	r3, #0
 8003b72:	930e      	str	r3, [sp, #56]	; 0x38
 8003b74:	f8d8 3000 	ldr.w	r3, [r8]
 8003b78:	900a      	str	r0, [sp, #40]	; 0x28
 8003b7a:	3307      	adds	r3, #7
 8003b7c:	f023 0307 	bic.w	r3, r3, #7
 8003b80:	f103 0208 	add.w	r2, r3, #8
 8003b84:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003b88:	f8d4 b000 	ldr.w	fp, [r4]
 8003b8c:	f8c8 2000 	str.w	r2, [r8]
 8003b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b94:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003b98:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003b9c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003ba0:	930b      	str	r3, [sp, #44]	; 0x2c
 8003ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ba6:	4640      	mov	r0, r8
 8003ba8:	4b9c      	ldr	r3, [pc, #624]	; (8003e1c <_printf_float+0x2cc>)
 8003baa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003bac:	f7fc ff2e 	bl	8000a0c <__aeabi_dcmpun>
 8003bb0:	bb70      	cbnz	r0, 8003c10 <_printf_float+0xc0>
 8003bb2:	f04f 32ff 	mov.w	r2, #4294967295
 8003bb6:	4640      	mov	r0, r8
 8003bb8:	4b98      	ldr	r3, [pc, #608]	; (8003e1c <_printf_float+0x2cc>)
 8003bba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003bbc:	f7fc ff08 	bl	80009d0 <__aeabi_dcmple>
 8003bc0:	bb30      	cbnz	r0, 8003c10 <_printf_float+0xc0>
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	4640      	mov	r0, r8
 8003bc8:	4651      	mov	r1, sl
 8003bca:	f7fc fef7 	bl	80009bc <__aeabi_dcmplt>
 8003bce:	b110      	cbz	r0, 8003bd6 <_printf_float+0x86>
 8003bd0:	232d      	movs	r3, #45	; 0x2d
 8003bd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003bd6:	4b92      	ldr	r3, [pc, #584]	; (8003e20 <_printf_float+0x2d0>)
 8003bd8:	4892      	ldr	r0, [pc, #584]	; (8003e24 <_printf_float+0x2d4>)
 8003bda:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003bde:	bf94      	ite	ls
 8003be0:	4698      	movls	r8, r3
 8003be2:	4680      	movhi	r8, r0
 8003be4:	2303      	movs	r3, #3
 8003be6:	f04f 0a00 	mov.w	sl, #0
 8003bea:	6123      	str	r3, [r4, #16]
 8003bec:	f02b 0304 	bic.w	r3, fp, #4
 8003bf0:	6023      	str	r3, [r4, #0]
 8003bf2:	4633      	mov	r3, r6
 8003bf4:	4621      	mov	r1, r4
 8003bf6:	4628      	mov	r0, r5
 8003bf8:	9700      	str	r7, [sp, #0]
 8003bfa:	aa0f      	add	r2, sp, #60	; 0x3c
 8003bfc:	f000 f9d4 	bl	8003fa8 <_printf_common>
 8003c00:	3001      	adds	r0, #1
 8003c02:	f040 8090 	bne.w	8003d26 <_printf_float+0x1d6>
 8003c06:	f04f 30ff 	mov.w	r0, #4294967295
 8003c0a:	b011      	add	sp, #68	; 0x44
 8003c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c10:	4642      	mov	r2, r8
 8003c12:	4653      	mov	r3, sl
 8003c14:	4640      	mov	r0, r8
 8003c16:	4651      	mov	r1, sl
 8003c18:	f7fc fef8 	bl	8000a0c <__aeabi_dcmpun>
 8003c1c:	b148      	cbz	r0, 8003c32 <_printf_float+0xe2>
 8003c1e:	f1ba 0f00 	cmp.w	sl, #0
 8003c22:	bfb8      	it	lt
 8003c24:	232d      	movlt	r3, #45	; 0x2d
 8003c26:	4880      	ldr	r0, [pc, #512]	; (8003e28 <_printf_float+0x2d8>)
 8003c28:	bfb8      	it	lt
 8003c2a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003c2e:	4b7f      	ldr	r3, [pc, #508]	; (8003e2c <_printf_float+0x2dc>)
 8003c30:	e7d3      	b.n	8003bda <_printf_float+0x8a>
 8003c32:	6863      	ldr	r3, [r4, #4]
 8003c34:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003c38:	1c5a      	adds	r2, r3, #1
 8003c3a:	d142      	bne.n	8003cc2 <_printf_float+0x172>
 8003c3c:	2306      	movs	r3, #6
 8003c3e:	6063      	str	r3, [r4, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	9206      	str	r2, [sp, #24]
 8003c44:	aa0e      	add	r2, sp, #56	; 0x38
 8003c46:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003c4a:	aa0d      	add	r2, sp, #52	; 0x34
 8003c4c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003c50:	9203      	str	r2, [sp, #12]
 8003c52:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003c56:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003c5a:	6023      	str	r3, [r4, #0]
 8003c5c:	6863      	ldr	r3, [r4, #4]
 8003c5e:	4642      	mov	r2, r8
 8003c60:	9300      	str	r3, [sp, #0]
 8003c62:	4628      	mov	r0, r5
 8003c64:	4653      	mov	r3, sl
 8003c66:	910b      	str	r1, [sp, #44]	; 0x2c
 8003c68:	f7ff fed4 	bl	8003a14 <__cvt>
 8003c6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003c6e:	4680      	mov	r8, r0
 8003c70:	2947      	cmp	r1, #71	; 0x47
 8003c72:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003c74:	d108      	bne.n	8003c88 <_printf_float+0x138>
 8003c76:	1cc8      	adds	r0, r1, #3
 8003c78:	db02      	blt.n	8003c80 <_printf_float+0x130>
 8003c7a:	6863      	ldr	r3, [r4, #4]
 8003c7c:	4299      	cmp	r1, r3
 8003c7e:	dd40      	ble.n	8003d02 <_printf_float+0x1b2>
 8003c80:	f1a9 0902 	sub.w	r9, r9, #2
 8003c84:	fa5f f989 	uxtb.w	r9, r9
 8003c88:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003c8c:	d81f      	bhi.n	8003cce <_printf_float+0x17e>
 8003c8e:	464a      	mov	r2, r9
 8003c90:	3901      	subs	r1, #1
 8003c92:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003c96:	910d      	str	r1, [sp, #52]	; 0x34
 8003c98:	f7ff ff1b 	bl	8003ad2 <__exponent>
 8003c9c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c9e:	4682      	mov	sl, r0
 8003ca0:	1813      	adds	r3, r2, r0
 8003ca2:	2a01      	cmp	r2, #1
 8003ca4:	6123      	str	r3, [r4, #16]
 8003ca6:	dc02      	bgt.n	8003cae <_printf_float+0x15e>
 8003ca8:	6822      	ldr	r2, [r4, #0]
 8003caa:	07d2      	lsls	r2, r2, #31
 8003cac:	d501      	bpl.n	8003cb2 <_printf_float+0x162>
 8003cae:	3301      	adds	r3, #1
 8003cb0:	6123      	str	r3, [r4, #16]
 8003cb2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d09b      	beq.n	8003bf2 <_printf_float+0xa2>
 8003cba:	232d      	movs	r3, #45	; 0x2d
 8003cbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cc0:	e797      	b.n	8003bf2 <_printf_float+0xa2>
 8003cc2:	2947      	cmp	r1, #71	; 0x47
 8003cc4:	d1bc      	bne.n	8003c40 <_printf_float+0xf0>
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1ba      	bne.n	8003c40 <_printf_float+0xf0>
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e7b7      	b.n	8003c3e <_printf_float+0xee>
 8003cce:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003cd2:	d118      	bne.n	8003d06 <_printf_float+0x1b6>
 8003cd4:	2900      	cmp	r1, #0
 8003cd6:	6863      	ldr	r3, [r4, #4]
 8003cd8:	dd0b      	ble.n	8003cf2 <_printf_float+0x1a2>
 8003cda:	6121      	str	r1, [r4, #16]
 8003cdc:	b913      	cbnz	r3, 8003ce4 <_printf_float+0x194>
 8003cde:	6822      	ldr	r2, [r4, #0]
 8003ce0:	07d0      	lsls	r0, r2, #31
 8003ce2:	d502      	bpl.n	8003cea <_printf_float+0x19a>
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	440b      	add	r3, r1
 8003ce8:	6123      	str	r3, [r4, #16]
 8003cea:	f04f 0a00 	mov.w	sl, #0
 8003cee:	65a1      	str	r1, [r4, #88]	; 0x58
 8003cf0:	e7df      	b.n	8003cb2 <_printf_float+0x162>
 8003cf2:	b913      	cbnz	r3, 8003cfa <_printf_float+0x1aa>
 8003cf4:	6822      	ldr	r2, [r4, #0]
 8003cf6:	07d2      	lsls	r2, r2, #31
 8003cf8:	d501      	bpl.n	8003cfe <_printf_float+0x1ae>
 8003cfa:	3302      	adds	r3, #2
 8003cfc:	e7f4      	b.n	8003ce8 <_printf_float+0x198>
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e7f2      	b.n	8003ce8 <_printf_float+0x198>
 8003d02:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003d06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d08:	4299      	cmp	r1, r3
 8003d0a:	db05      	blt.n	8003d18 <_printf_float+0x1c8>
 8003d0c:	6823      	ldr	r3, [r4, #0]
 8003d0e:	6121      	str	r1, [r4, #16]
 8003d10:	07d8      	lsls	r0, r3, #31
 8003d12:	d5ea      	bpl.n	8003cea <_printf_float+0x19a>
 8003d14:	1c4b      	adds	r3, r1, #1
 8003d16:	e7e7      	b.n	8003ce8 <_printf_float+0x198>
 8003d18:	2900      	cmp	r1, #0
 8003d1a:	bfcc      	ite	gt
 8003d1c:	2201      	movgt	r2, #1
 8003d1e:	f1c1 0202 	rsble	r2, r1, #2
 8003d22:	4413      	add	r3, r2
 8003d24:	e7e0      	b.n	8003ce8 <_printf_float+0x198>
 8003d26:	6823      	ldr	r3, [r4, #0]
 8003d28:	055a      	lsls	r2, r3, #21
 8003d2a:	d407      	bmi.n	8003d3c <_printf_float+0x1ec>
 8003d2c:	6923      	ldr	r3, [r4, #16]
 8003d2e:	4642      	mov	r2, r8
 8003d30:	4631      	mov	r1, r6
 8003d32:	4628      	mov	r0, r5
 8003d34:	47b8      	blx	r7
 8003d36:	3001      	adds	r0, #1
 8003d38:	d12b      	bne.n	8003d92 <_printf_float+0x242>
 8003d3a:	e764      	b.n	8003c06 <_printf_float+0xb6>
 8003d3c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003d40:	f240 80dd 	bls.w	8003efe <_printf_float+0x3ae>
 8003d44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003d48:	2200      	movs	r2, #0
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	f7fc fe2c 	bl	80009a8 <__aeabi_dcmpeq>
 8003d50:	2800      	cmp	r0, #0
 8003d52:	d033      	beq.n	8003dbc <_printf_float+0x26c>
 8003d54:	2301      	movs	r3, #1
 8003d56:	4631      	mov	r1, r6
 8003d58:	4628      	mov	r0, r5
 8003d5a:	4a35      	ldr	r2, [pc, #212]	; (8003e30 <_printf_float+0x2e0>)
 8003d5c:	47b8      	blx	r7
 8003d5e:	3001      	adds	r0, #1
 8003d60:	f43f af51 	beq.w	8003c06 <_printf_float+0xb6>
 8003d64:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	db02      	blt.n	8003d72 <_printf_float+0x222>
 8003d6c:	6823      	ldr	r3, [r4, #0]
 8003d6e:	07d8      	lsls	r0, r3, #31
 8003d70:	d50f      	bpl.n	8003d92 <_printf_float+0x242>
 8003d72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003d76:	4631      	mov	r1, r6
 8003d78:	4628      	mov	r0, r5
 8003d7a:	47b8      	blx	r7
 8003d7c:	3001      	adds	r0, #1
 8003d7e:	f43f af42 	beq.w	8003c06 <_printf_float+0xb6>
 8003d82:	f04f 0800 	mov.w	r8, #0
 8003d86:	f104 091a 	add.w	r9, r4, #26
 8003d8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	4543      	cmp	r3, r8
 8003d90:	dc09      	bgt.n	8003da6 <_printf_float+0x256>
 8003d92:	6823      	ldr	r3, [r4, #0]
 8003d94:	079b      	lsls	r3, r3, #30
 8003d96:	f100 8102 	bmi.w	8003f9e <_printf_float+0x44e>
 8003d9a:	68e0      	ldr	r0, [r4, #12]
 8003d9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003d9e:	4298      	cmp	r0, r3
 8003da0:	bfb8      	it	lt
 8003da2:	4618      	movlt	r0, r3
 8003da4:	e731      	b.n	8003c0a <_printf_float+0xba>
 8003da6:	2301      	movs	r3, #1
 8003da8:	464a      	mov	r2, r9
 8003daa:	4631      	mov	r1, r6
 8003dac:	4628      	mov	r0, r5
 8003dae:	47b8      	blx	r7
 8003db0:	3001      	adds	r0, #1
 8003db2:	f43f af28 	beq.w	8003c06 <_printf_float+0xb6>
 8003db6:	f108 0801 	add.w	r8, r8, #1
 8003dba:	e7e6      	b.n	8003d8a <_printf_float+0x23a>
 8003dbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	dc38      	bgt.n	8003e34 <_printf_float+0x2e4>
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	4631      	mov	r1, r6
 8003dc6:	4628      	mov	r0, r5
 8003dc8:	4a19      	ldr	r2, [pc, #100]	; (8003e30 <_printf_float+0x2e0>)
 8003dca:	47b8      	blx	r7
 8003dcc:	3001      	adds	r0, #1
 8003dce:	f43f af1a 	beq.w	8003c06 <_printf_float+0xb6>
 8003dd2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	d102      	bne.n	8003de0 <_printf_float+0x290>
 8003dda:	6823      	ldr	r3, [r4, #0]
 8003ddc:	07d9      	lsls	r1, r3, #31
 8003dde:	d5d8      	bpl.n	8003d92 <_printf_float+0x242>
 8003de0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003de4:	4631      	mov	r1, r6
 8003de6:	4628      	mov	r0, r5
 8003de8:	47b8      	blx	r7
 8003dea:	3001      	adds	r0, #1
 8003dec:	f43f af0b 	beq.w	8003c06 <_printf_float+0xb6>
 8003df0:	f04f 0900 	mov.w	r9, #0
 8003df4:	f104 0a1a 	add.w	sl, r4, #26
 8003df8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003dfa:	425b      	negs	r3, r3
 8003dfc:	454b      	cmp	r3, r9
 8003dfe:	dc01      	bgt.n	8003e04 <_printf_float+0x2b4>
 8003e00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e02:	e794      	b.n	8003d2e <_printf_float+0x1de>
 8003e04:	2301      	movs	r3, #1
 8003e06:	4652      	mov	r2, sl
 8003e08:	4631      	mov	r1, r6
 8003e0a:	4628      	mov	r0, r5
 8003e0c:	47b8      	blx	r7
 8003e0e:	3001      	adds	r0, #1
 8003e10:	f43f aef9 	beq.w	8003c06 <_printf_float+0xb6>
 8003e14:	f109 0901 	add.w	r9, r9, #1
 8003e18:	e7ee      	b.n	8003df8 <_printf_float+0x2a8>
 8003e1a:	bf00      	nop
 8003e1c:	7fefffff 	.word	0x7fefffff
 8003e20:	08008344 	.word	0x08008344
 8003e24:	08008348 	.word	0x08008348
 8003e28:	08008350 	.word	0x08008350
 8003e2c:	0800834c 	.word	0x0800834c
 8003e30:	08008354 	.word	0x08008354
 8003e34:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	bfa8      	it	ge
 8003e3c:	461a      	movge	r2, r3
 8003e3e:	2a00      	cmp	r2, #0
 8003e40:	4691      	mov	r9, r2
 8003e42:	dc37      	bgt.n	8003eb4 <_printf_float+0x364>
 8003e44:	f04f 0b00 	mov.w	fp, #0
 8003e48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e4c:	f104 021a 	add.w	r2, r4, #26
 8003e50:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003e54:	ebaa 0309 	sub.w	r3, sl, r9
 8003e58:	455b      	cmp	r3, fp
 8003e5a:	dc33      	bgt.n	8003ec4 <_printf_float+0x374>
 8003e5c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003e60:	429a      	cmp	r2, r3
 8003e62:	db3b      	blt.n	8003edc <_printf_float+0x38c>
 8003e64:	6823      	ldr	r3, [r4, #0]
 8003e66:	07da      	lsls	r2, r3, #31
 8003e68:	d438      	bmi.n	8003edc <_printf_float+0x38c>
 8003e6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e6c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003e6e:	eba3 020a 	sub.w	r2, r3, sl
 8003e72:	eba3 0901 	sub.w	r9, r3, r1
 8003e76:	4591      	cmp	r9, r2
 8003e78:	bfa8      	it	ge
 8003e7a:	4691      	movge	r9, r2
 8003e7c:	f1b9 0f00 	cmp.w	r9, #0
 8003e80:	dc34      	bgt.n	8003eec <_printf_float+0x39c>
 8003e82:	f04f 0800 	mov.w	r8, #0
 8003e86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e8a:	f104 0a1a 	add.w	sl, r4, #26
 8003e8e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003e92:	1a9b      	subs	r3, r3, r2
 8003e94:	eba3 0309 	sub.w	r3, r3, r9
 8003e98:	4543      	cmp	r3, r8
 8003e9a:	f77f af7a 	ble.w	8003d92 <_printf_float+0x242>
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	4652      	mov	r2, sl
 8003ea2:	4631      	mov	r1, r6
 8003ea4:	4628      	mov	r0, r5
 8003ea6:	47b8      	blx	r7
 8003ea8:	3001      	adds	r0, #1
 8003eaa:	f43f aeac 	beq.w	8003c06 <_printf_float+0xb6>
 8003eae:	f108 0801 	add.w	r8, r8, #1
 8003eb2:	e7ec      	b.n	8003e8e <_printf_float+0x33e>
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	4631      	mov	r1, r6
 8003eb8:	4642      	mov	r2, r8
 8003eba:	4628      	mov	r0, r5
 8003ebc:	47b8      	blx	r7
 8003ebe:	3001      	adds	r0, #1
 8003ec0:	d1c0      	bne.n	8003e44 <_printf_float+0x2f4>
 8003ec2:	e6a0      	b.n	8003c06 <_printf_float+0xb6>
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	4631      	mov	r1, r6
 8003ec8:	4628      	mov	r0, r5
 8003eca:	920b      	str	r2, [sp, #44]	; 0x2c
 8003ecc:	47b8      	blx	r7
 8003ece:	3001      	adds	r0, #1
 8003ed0:	f43f ae99 	beq.w	8003c06 <_printf_float+0xb6>
 8003ed4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003ed6:	f10b 0b01 	add.w	fp, fp, #1
 8003eda:	e7b9      	b.n	8003e50 <_printf_float+0x300>
 8003edc:	4631      	mov	r1, r6
 8003ede:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ee2:	4628      	mov	r0, r5
 8003ee4:	47b8      	blx	r7
 8003ee6:	3001      	adds	r0, #1
 8003ee8:	d1bf      	bne.n	8003e6a <_printf_float+0x31a>
 8003eea:	e68c      	b.n	8003c06 <_printf_float+0xb6>
 8003eec:	464b      	mov	r3, r9
 8003eee:	4631      	mov	r1, r6
 8003ef0:	4628      	mov	r0, r5
 8003ef2:	eb08 020a 	add.w	r2, r8, sl
 8003ef6:	47b8      	blx	r7
 8003ef8:	3001      	adds	r0, #1
 8003efa:	d1c2      	bne.n	8003e82 <_printf_float+0x332>
 8003efc:	e683      	b.n	8003c06 <_printf_float+0xb6>
 8003efe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003f00:	2a01      	cmp	r2, #1
 8003f02:	dc01      	bgt.n	8003f08 <_printf_float+0x3b8>
 8003f04:	07db      	lsls	r3, r3, #31
 8003f06:	d537      	bpl.n	8003f78 <_printf_float+0x428>
 8003f08:	2301      	movs	r3, #1
 8003f0a:	4642      	mov	r2, r8
 8003f0c:	4631      	mov	r1, r6
 8003f0e:	4628      	mov	r0, r5
 8003f10:	47b8      	blx	r7
 8003f12:	3001      	adds	r0, #1
 8003f14:	f43f ae77 	beq.w	8003c06 <_printf_float+0xb6>
 8003f18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f1c:	4631      	mov	r1, r6
 8003f1e:	4628      	mov	r0, r5
 8003f20:	47b8      	blx	r7
 8003f22:	3001      	adds	r0, #1
 8003f24:	f43f ae6f 	beq.w	8003c06 <_printf_float+0xb6>
 8003f28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	2300      	movs	r3, #0
 8003f30:	f7fc fd3a 	bl	80009a8 <__aeabi_dcmpeq>
 8003f34:	b9d8      	cbnz	r0, 8003f6e <_printf_float+0x41e>
 8003f36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f38:	f108 0201 	add.w	r2, r8, #1
 8003f3c:	3b01      	subs	r3, #1
 8003f3e:	4631      	mov	r1, r6
 8003f40:	4628      	mov	r0, r5
 8003f42:	47b8      	blx	r7
 8003f44:	3001      	adds	r0, #1
 8003f46:	d10e      	bne.n	8003f66 <_printf_float+0x416>
 8003f48:	e65d      	b.n	8003c06 <_printf_float+0xb6>
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	464a      	mov	r2, r9
 8003f4e:	4631      	mov	r1, r6
 8003f50:	4628      	mov	r0, r5
 8003f52:	47b8      	blx	r7
 8003f54:	3001      	adds	r0, #1
 8003f56:	f43f ae56 	beq.w	8003c06 <_printf_float+0xb6>
 8003f5a:	f108 0801 	add.w	r8, r8, #1
 8003f5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f60:	3b01      	subs	r3, #1
 8003f62:	4543      	cmp	r3, r8
 8003f64:	dcf1      	bgt.n	8003f4a <_printf_float+0x3fa>
 8003f66:	4653      	mov	r3, sl
 8003f68:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003f6c:	e6e0      	b.n	8003d30 <_printf_float+0x1e0>
 8003f6e:	f04f 0800 	mov.w	r8, #0
 8003f72:	f104 091a 	add.w	r9, r4, #26
 8003f76:	e7f2      	b.n	8003f5e <_printf_float+0x40e>
 8003f78:	2301      	movs	r3, #1
 8003f7a:	4642      	mov	r2, r8
 8003f7c:	e7df      	b.n	8003f3e <_printf_float+0x3ee>
 8003f7e:	2301      	movs	r3, #1
 8003f80:	464a      	mov	r2, r9
 8003f82:	4631      	mov	r1, r6
 8003f84:	4628      	mov	r0, r5
 8003f86:	47b8      	blx	r7
 8003f88:	3001      	adds	r0, #1
 8003f8a:	f43f ae3c 	beq.w	8003c06 <_printf_float+0xb6>
 8003f8e:	f108 0801 	add.w	r8, r8, #1
 8003f92:	68e3      	ldr	r3, [r4, #12]
 8003f94:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003f96:	1a5b      	subs	r3, r3, r1
 8003f98:	4543      	cmp	r3, r8
 8003f9a:	dcf0      	bgt.n	8003f7e <_printf_float+0x42e>
 8003f9c:	e6fd      	b.n	8003d9a <_printf_float+0x24a>
 8003f9e:	f04f 0800 	mov.w	r8, #0
 8003fa2:	f104 0919 	add.w	r9, r4, #25
 8003fa6:	e7f4      	b.n	8003f92 <_printf_float+0x442>

08003fa8 <_printf_common>:
 8003fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fac:	4616      	mov	r6, r2
 8003fae:	4699      	mov	r9, r3
 8003fb0:	688a      	ldr	r2, [r1, #8]
 8003fb2:	690b      	ldr	r3, [r1, #16]
 8003fb4:	4607      	mov	r7, r0
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	bfb8      	it	lt
 8003fba:	4613      	movlt	r3, r2
 8003fbc:	6033      	str	r3, [r6, #0]
 8003fbe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003fc2:	460c      	mov	r4, r1
 8003fc4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003fc8:	b10a      	cbz	r2, 8003fce <_printf_common+0x26>
 8003fca:	3301      	adds	r3, #1
 8003fcc:	6033      	str	r3, [r6, #0]
 8003fce:	6823      	ldr	r3, [r4, #0]
 8003fd0:	0699      	lsls	r1, r3, #26
 8003fd2:	bf42      	ittt	mi
 8003fd4:	6833      	ldrmi	r3, [r6, #0]
 8003fd6:	3302      	addmi	r3, #2
 8003fd8:	6033      	strmi	r3, [r6, #0]
 8003fda:	6825      	ldr	r5, [r4, #0]
 8003fdc:	f015 0506 	ands.w	r5, r5, #6
 8003fe0:	d106      	bne.n	8003ff0 <_printf_common+0x48>
 8003fe2:	f104 0a19 	add.w	sl, r4, #25
 8003fe6:	68e3      	ldr	r3, [r4, #12]
 8003fe8:	6832      	ldr	r2, [r6, #0]
 8003fea:	1a9b      	subs	r3, r3, r2
 8003fec:	42ab      	cmp	r3, r5
 8003fee:	dc28      	bgt.n	8004042 <_printf_common+0x9a>
 8003ff0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003ff4:	1e13      	subs	r3, r2, #0
 8003ff6:	6822      	ldr	r2, [r4, #0]
 8003ff8:	bf18      	it	ne
 8003ffa:	2301      	movne	r3, #1
 8003ffc:	0692      	lsls	r2, r2, #26
 8003ffe:	d42d      	bmi.n	800405c <_printf_common+0xb4>
 8004000:	4649      	mov	r1, r9
 8004002:	4638      	mov	r0, r7
 8004004:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004008:	47c0      	blx	r8
 800400a:	3001      	adds	r0, #1
 800400c:	d020      	beq.n	8004050 <_printf_common+0xa8>
 800400e:	6823      	ldr	r3, [r4, #0]
 8004010:	68e5      	ldr	r5, [r4, #12]
 8004012:	f003 0306 	and.w	r3, r3, #6
 8004016:	2b04      	cmp	r3, #4
 8004018:	bf18      	it	ne
 800401a:	2500      	movne	r5, #0
 800401c:	6832      	ldr	r2, [r6, #0]
 800401e:	f04f 0600 	mov.w	r6, #0
 8004022:	68a3      	ldr	r3, [r4, #8]
 8004024:	bf08      	it	eq
 8004026:	1aad      	subeq	r5, r5, r2
 8004028:	6922      	ldr	r2, [r4, #16]
 800402a:	bf08      	it	eq
 800402c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004030:	4293      	cmp	r3, r2
 8004032:	bfc4      	itt	gt
 8004034:	1a9b      	subgt	r3, r3, r2
 8004036:	18ed      	addgt	r5, r5, r3
 8004038:	341a      	adds	r4, #26
 800403a:	42b5      	cmp	r5, r6
 800403c:	d11a      	bne.n	8004074 <_printf_common+0xcc>
 800403e:	2000      	movs	r0, #0
 8004040:	e008      	b.n	8004054 <_printf_common+0xac>
 8004042:	2301      	movs	r3, #1
 8004044:	4652      	mov	r2, sl
 8004046:	4649      	mov	r1, r9
 8004048:	4638      	mov	r0, r7
 800404a:	47c0      	blx	r8
 800404c:	3001      	adds	r0, #1
 800404e:	d103      	bne.n	8004058 <_printf_common+0xb0>
 8004050:	f04f 30ff 	mov.w	r0, #4294967295
 8004054:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004058:	3501      	adds	r5, #1
 800405a:	e7c4      	b.n	8003fe6 <_printf_common+0x3e>
 800405c:	2030      	movs	r0, #48	; 0x30
 800405e:	18e1      	adds	r1, r4, r3
 8004060:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004064:	1c5a      	adds	r2, r3, #1
 8004066:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800406a:	4422      	add	r2, r4
 800406c:	3302      	adds	r3, #2
 800406e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004072:	e7c5      	b.n	8004000 <_printf_common+0x58>
 8004074:	2301      	movs	r3, #1
 8004076:	4622      	mov	r2, r4
 8004078:	4649      	mov	r1, r9
 800407a:	4638      	mov	r0, r7
 800407c:	47c0      	blx	r8
 800407e:	3001      	adds	r0, #1
 8004080:	d0e6      	beq.n	8004050 <_printf_common+0xa8>
 8004082:	3601      	adds	r6, #1
 8004084:	e7d9      	b.n	800403a <_printf_common+0x92>
	...

08004088 <_printf_i>:
 8004088:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800408c:	7e0f      	ldrb	r7, [r1, #24]
 800408e:	4691      	mov	r9, r2
 8004090:	2f78      	cmp	r7, #120	; 0x78
 8004092:	4680      	mov	r8, r0
 8004094:	460c      	mov	r4, r1
 8004096:	469a      	mov	sl, r3
 8004098:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800409a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800409e:	d807      	bhi.n	80040b0 <_printf_i+0x28>
 80040a0:	2f62      	cmp	r7, #98	; 0x62
 80040a2:	d80a      	bhi.n	80040ba <_printf_i+0x32>
 80040a4:	2f00      	cmp	r7, #0
 80040a6:	f000 80d9 	beq.w	800425c <_printf_i+0x1d4>
 80040aa:	2f58      	cmp	r7, #88	; 0x58
 80040ac:	f000 80a4 	beq.w	80041f8 <_printf_i+0x170>
 80040b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80040b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80040b8:	e03a      	b.n	8004130 <_printf_i+0xa8>
 80040ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80040be:	2b15      	cmp	r3, #21
 80040c0:	d8f6      	bhi.n	80040b0 <_printf_i+0x28>
 80040c2:	a101      	add	r1, pc, #4	; (adr r1, 80040c8 <_printf_i+0x40>)
 80040c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80040c8:	08004121 	.word	0x08004121
 80040cc:	08004135 	.word	0x08004135
 80040d0:	080040b1 	.word	0x080040b1
 80040d4:	080040b1 	.word	0x080040b1
 80040d8:	080040b1 	.word	0x080040b1
 80040dc:	080040b1 	.word	0x080040b1
 80040e0:	08004135 	.word	0x08004135
 80040e4:	080040b1 	.word	0x080040b1
 80040e8:	080040b1 	.word	0x080040b1
 80040ec:	080040b1 	.word	0x080040b1
 80040f0:	080040b1 	.word	0x080040b1
 80040f4:	08004243 	.word	0x08004243
 80040f8:	08004165 	.word	0x08004165
 80040fc:	08004225 	.word	0x08004225
 8004100:	080040b1 	.word	0x080040b1
 8004104:	080040b1 	.word	0x080040b1
 8004108:	08004265 	.word	0x08004265
 800410c:	080040b1 	.word	0x080040b1
 8004110:	08004165 	.word	0x08004165
 8004114:	080040b1 	.word	0x080040b1
 8004118:	080040b1 	.word	0x080040b1
 800411c:	0800422d 	.word	0x0800422d
 8004120:	682b      	ldr	r3, [r5, #0]
 8004122:	1d1a      	adds	r2, r3, #4
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	602a      	str	r2, [r5, #0]
 8004128:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800412c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004130:	2301      	movs	r3, #1
 8004132:	e0a4      	b.n	800427e <_printf_i+0x1f6>
 8004134:	6820      	ldr	r0, [r4, #0]
 8004136:	6829      	ldr	r1, [r5, #0]
 8004138:	0606      	lsls	r6, r0, #24
 800413a:	f101 0304 	add.w	r3, r1, #4
 800413e:	d50a      	bpl.n	8004156 <_printf_i+0xce>
 8004140:	680e      	ldr	r6, [r1, #0]
 8004142:	602b      	str	r3, [r5, #0]
 8004144:	2e00      	cmp	r6, #0
 8004146:	da03      	bge.n	8004150 <_printf_i+0xc8>
 8004148:	232d      	movs	r3, #45	; 0x2d
 800414a:	4276      	negs	r6, r6
 800414c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004150:	230a      	movs	r3, #10
 8004152:	485e      	ldr	r0, [pc, #376]	; (80042cc <_printf_i+0x244>)
 8004154:	e019      	b.n	800418a <_printf_i+0x102>
 8004156:	680e      	ldr	r6, [r1, #0]
 8004158:	f010 0f40 	tst.w	r0, #64	; 0x40
 800415c:	602b      	str	r3, [r5, #0]
 800415e:	bf18      	it	ne
 8004160:	b236      	sxthne	r6, r6
 8004162:	e7ef      	b.n	8004144 <_printf_i+0xbc>
 8004164:	682b      	ldr	r3, [r5, #0]
 8004166:	6820      	ldr	r0, [r4, #0]
 8004168:	1d19      	adds	r1, r3, #4
 800416a:	6029      	str	r1, [r5, #0]
 800416c:	0601      	lsls	r1, r0, #24
 800416e:	d501      	bpl.n	8004174 <_printf_i+0xec>
 8004170:	681e      	ldr	r6, [r3, #0]
 8004172:	e002      	b.n	800417a <_printf_i+0xf2>
 8004174:	0646      	lsls	r6, r0, #25
 8004176:	d5fb      	bpl.n	8004170 <_printf_i+0xe8>
 8004178:	881e      	ldrh	r6, [r3, #0]
 800417a:	2f6f      	cmp	r7, #111	; 0x6f
 800417c:	bf0c      	ite	eq
 800417e:	2308      	moveq	r3, #8
 8004180:	230a      	movne	r3, #10
 8004182:	4852      	ldr	r0, [pc, #328]	; (80042cc <_printf_i+0x244>)
 8004184:	2100      	movs	r1, #0
 8004186:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800418a:	6865      	ldr	r5, [r4, #4]
 800418c:	2d00      	cmp	r5, #0
 800418e:	bfa8      	it	ge
 8004190:	6821      	ldrge	r1, [r4, #0]
 8004192:	60a5      	str	r5, [r4, #8]
 8004194:	bfa4      	itt	ge
 8004196:	f021 0104 	bicge.w	r1, r1, #4
 800419a:	6021      	strge	r1, [r4, #0]
 800419c:	b90e      	cbnz	r6, 80041a2 <_printf_i+0x11a>
 800419e:	2d00      	cmp	r5, #0
 80041a0:	d04d      	beq.n	800423e <_printf_i+0x1b6>
 80041a2:	4615      	mov	r5, r2
 80041a4:	fbb6 f1f3 	udiv	r1, r6, r3
 80041a8:	fb03 6711 	mls	r7, r3, r1, r6
 80041ac:	5dc7      	ldrb	r7, [r0, r7]
 80041ae:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80041b2:	4637      	mov	r7, r6
 80041b4:	42bb      	cmp	r3, r7
 80041b6:	460e      	mov	r6, r1
 80041b8:	d9f4      	bls.n	80041a4 <_printf_i+0x11c>
 80041ba:	2b08      	cmp	r3, #8
 80041bc:	d10b      	bne.n	80041d6 <_printf_i+0x14e>
 80041be:	6823      	ldr	r3, [r4, #0]
 80041c0:	07de      	lsls	r6, r3, #31
 80041c2:	d508      	bpl.n	80041d6 <_printf_i+0x14e>
 80041c4:	6923      	ldr	r3, [r4, #16]
 80041c6:	6861      	ldr	r1, [r4, #4]
 80041c8:	4299      	cmp	r1, r3
 80041ca:	bfde      	ittt	le
 80041cc:	2330      	movle	r3, #48	; 0x30
 80041ce:	f805 3c01 	strble.w	r3, [r5, #-1]
 80041d2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80041d6:	1b52      	subs	r2, r2, r5
 80041d8:	6122      	str	r2, [r4, #16]
 80041da:	464b      	mov	r3, r9
 80041dc:	4621      	mov	r1, r4
 80041de:	4640      	mov	r0, r8
 80041e0:	f8cd a000 	str.w	sl, [sp]
 80041e4:	aa03      	add	r2, sp, #12
 80041e6:	f7ff fedf 	bl	8003fa8 <_printf_common>
 80041ea:	3001      	adds	r0, #1
 80041ec:	d14c      	bne.n	8004288 <_printf_i+0x200>
 80041ee:	f04f 30ff 	mov.w	r0, #4294967295
 80041f2:	b004      	add	sp, #16
 80041f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041f8:	4834      	ldr	r0, [pc, #208]	; (80042cc <_printf_i+0x244>)
 80041fa:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80041fe:	6829      	ldr	r1, [r5, #0]
 8004200:	6823      	ldr	r3, [r4, #0]
 8004202:	f851 6b04 	ldr.w	r6, [r1], #4
 8004206:	6029      	str	r1, [r5, #0]
 8004208:	061d      	lsls	r5, r3, #24
 800420a:	d514      	bpl.n	8004236 <_printf_i+0x1ae>
 800420c:	07df      	lsls	r7, r3, #31
 800420e:	bf44      	itt	mi
 8004210:	f043 0320 	orrmi.w	r3, r3, #32
 8004214:	6023      	strmi	r3, [r4, #0]
 8004216:	b91e      	cbnz	r6, 8004220 <_printf_i+0x198>
 8004218:	6823      	ldr	r3, [r4, #0]
 800421a:	f023 0320 	bic.w	r3, r3, #32
 800421e:	6023      	str	r3, [r4, #0]
 8004220:	2310      	movs	r3, #16
 8004222:	e7af      	b.n	8004184 <_printf_i+0xfc>
 8004224:	6823      	ldr	r3, [r4, #0]
 8004226:	f043 0320 	orr.w	r3, r3, #32
 800422a:	6023      	str	r3, [r4, #0]
 800422c:	2378      	movs	r3, #120	; 0x78
 800422e:	4828      	ldr	r0, [pc, #160]	; (80042d0 <_printf_i+0x248>)
 8004230:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004234:	e7e3      	b.n	80041fe <_printf_i+0x176>
 8004236:	0659      	lsls	r1, r3, #25
 8004238:	bf48      	it	mi
 800423a:	b2b6      	uxthmi	r6, r6
 800423c:	e7e6      	b.n	800420c <_printf_i+0x184>
 800423e:	4615      	mov	r5, r2
 8004240:	e7bb      	b.n	80041ba <_printf_i+0x132>
 8004242:	682b      	ldr	r3, [r5, #0]
 8004244:	6826      	ldr	r6, [r4, #0]
 8004246:	1d18      	adds	r0, r3, #4
 8004248:	6961      	ldr	r1, [r4, #20]
 800424a:	6028      	str	r0, [r5, #0]
 800424c:	0635      	lsls	r5, r6, #24
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	d501      	bpl.n	8004256 <_printf_i+0x1ce>
 8004252:	6019      	str	r1, [r3, #0]
 8004254:	e002      	b.n	800425c <_printf_i+0x1d4>
 8004256:	0670      	lsls	r0, r6, #25
 8004258:	d5fb      	bpl.n	8004252 <_printf_i+0x1ca>
 800425a:	8019      	strh	r1, [r3, #0]
 800425c:	2300      	movs	r3, #0
 800425e:	4615      	mov	r5, r2
 8004260:	6123      	str	r3, [r4, #16]
 8004262:	e7ba      	b.n	80041da <_printf_i+0x152>
 8004264:	682b      	ldr	r3, [r5, #0]
 8004266:	2100      	movs	r1, #0
 8004268:	1d1a      	adds	r2, r3, #4
 800426a:	602a      	str	r2, [r5, #0]
 800426c:	681d      	ldr	r5, [r3, #0]
 800426e:	6862      	ldr	r2, [r4, #4]
 8004270:	4628      	mov	r0, r5
 8004272:	f002 fb23 	bl	80068bc <memchr>
 8004276:	b108      	cbz	r0, 800427c <_printf_i+0x1f4>
 8004278:	1b40      	subs	r0, r0, r5
 800427a:	6060      	str	r0, [r4, #4]
 800427c:	6863      	ldr	r3, [r4, #4]
 800427e:	6123      	str	r3, [r4, #16]
 8004280:	2300      	movs	r3, #0
 8004282:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004286:	e7a8      	b.n	80041da <_printf_i+0x152>
 8004288:	462a      	mov	r2, r5
 800428a:	4649      	mov	r1, r9
 800428c:	4640      	mov	r0, r8
 800428e:	6923      	ldr	r3, [r4, #16]
 8004290:	47d0      	blx	sl
 8004292:	3001      	adds	r0, #1
 8004294:	d0ab      	beq.n	80041ee <_printf_i+0x166>
 8004296:	6823      	ldr	r3, [r4, #0]
 8004298:	079b      	lsls	r3, r3, #30
 800429a:	d413      	bmi.n	80042c4 <_printf_i+0x23c>
 800429c:	68e0      	ldr	r0, [r4, #12]
 800429e:	9b03      	ldr	r3, [sp, #12]
 80042a0:	4298      	cmp	r0, r3
 80042a2:	bfb8      	it	lt
 80042a4:	4618      	movlt	r0, r3
 80042a6:	e7a4      	b.n	80041f2 <_printf_i+0x16a>
 80042a8:	2301      	movs	r3, #1
 80042aa:	4632      	mov	r2, r6
 80042ac:	4649      	mov	r1, r9
 80042ae:	4640      	mov	r0, r8
 80042b0:	47d0      	blx	sl
 80042b2:	3001      	adds	r0, #1
 80042b4:	d09b      	beq.n	80041ee <_printf_i+0x166>
 80042b6:	3501      	adds	r5, #1
 80042b8:	68e3      	ldr	r3, [r4, #12]
 80042ba:	9903      	ldr	r1, [sp, #12]
 80042bc:	1a5b      	subs	r3, r3, r1
 80042be:	42ab      	cmp	r3, r5
 80042c0:	dcf2      	bgt.n	80042a8 <_printf_i+0x220>
 80042c2:	e7eb      	b.n	800429c <_printf_i+0x214>
 80042c4:	2500      	movs	r5, #0
 80042c6:	f104 0619 	add.w	r6, r4, #25
 80042ca:	e7f5      	b.n	80042b8 <_printf_i+0x230>
 80042cc:	08008356 	.word	0x08008356
 80042d0:	08008367 	.word	0x08008367

080042d4 <_scanf_float>:
 80042d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042d8:	b087      	sub	sp, #28
 80042da:	9303      	str	r3, [sp, #12]
 80042dc:	688b      	ldr	r3, [r1, #8]
 80042de:	4617      	mov	r7, r2
 80042e0:	1e5a      	subs	r2, r3, #1
 80042e2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80042e6:	bf85      	ittet	hi
 80042e8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80042ec:	195b      	addhi	r3, r3, r5
 80042ee:	2300      	movls	r3, #0
 80042f0:	9302      	strhi	r3, [sp, #8]
 80042f2:	bf88      	it	hi
 80042f4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80042f8:	468b      	mov	fp, r1
 80042fa:	f04f 0500 	mov.w	r5, #0
 80042fe:	bf8c      	ite	hi
 8004300:	608b      	strhi	r3, [r1, #8]
 8004302:	9302      	strls	r3, [sp, #8]
 8004304:	680b      	ldr	r3, [r1, #0]
 8004306:	4680      	mov	r8, r0
 8004308:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800430c:	f84b 3b1c 	str.w	r3, [fp], #28
 8004310:	460c      	mov	r4, r1
 8004312:	465e      	mov	r6, fp
 8004314:	46aa      	mov	sl, r5
 8004316:	46a9      	mov	r9, r5
 8004318:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800431c:	9501      	str	r5, [sp, #4]
 800431e:	68a2      	ldr	r2, [r4, #8]
 8004320:	b152      	cbz	r2, 8004338 <_scanf_float+0x64>
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	2b4e      	cmp	r3, #78	; 0x4e
 8004328:	d864      	bhi.n	80043f4 <_scanf_float+0x120>
 800432a:	2b40      	cmp	r3, #64	; 0x40
 800432c:	d83c      	bhi.n	80043a8 <_scanf_float+0xd4>
 800432e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004332:	b2c8      	uxtb	r0, r1
 8004334:	280e      	cmp	r0, #14
 8004336:	d93a      	bls.n	80043ae <_scanf_float+0xda>
 8004338:	f1b9 0f00 	cmp.w	r9, #0
 800433c:	d003      	beq.n	8004346 <_scanf_float+0x72>
 800433e:	6823      	ldr	r3, [r4, #0]
 8004340:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004344:	6023      	str	r3, [r4, #0]
 8004346:	f10a 3aff 	add.w	sl, sl, #4294967295
 800434a:	f1ba 0f01 	cmp.w	sl, #1
 800434e:	f200 8113 	bhi.w	8004578 <_scanf_float+0x2a4>
 8004352:	455e      	cmp	r6, fp
 8004354:	f200 8105 	bhi.w	8004562 <_scanf_float+0x28e>
 8004358:	2501      	movs	r5, #1
 800435a:	4628      	mov	r0, r5
 800435c:	b007      	add	sp, #28
 800435e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004362:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004366:	2a0d      	cmp	r2, #13
 8004368:	d8e6      	bhi.n	8004338 <_scanf_float+0x64>
 800436a:	a101      	add	r1, pc, #4	; (adr r1, 8004370 <_scanf_float+0x9c>)
 800436c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004370:	080044af 	.word	0x080044af
 8004374:	08004339 	.word	0x08004339
 8004378:	08004339 	.word	0x08004339
 800437c:	08004339 	.word	0x08004339
 8004380:	0800450f 	.word	0x0800450f
 8004384:	080044e7 	.word	0x080044e7
 8004388:	08004339 	.word	0x08004339
 800438c:	08004339 	.word	0x08004339
 8004390:	080044bd 	.word	0x080044bd
 8004394:	08004339 	.word	0x08004339
 8004398:	08004339 	.word	0x08004339
 800439c:	08004339 	.word	0x08004339
 80043a0:	08004339 	.word	0x08004339
 80043a4:	08004475 	.word	0x08004475
 80043a8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80043ac:	e7db      	b.n	8004366 <_scanf_float+0x92>
 80043ae:	290e      	cmp	r1, #14
 80043b0:	d8c2      	bhi.n	8004338 <_scanf_float+0x64>
 80043b2:	a001      	add	r0, pc, #4	; (adr r0, 80043b8 <_scanf_float+0xe4>)
 80043b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80043b8:	08004467 	.word	0x08004467
 80043bc:	08004339 	.word	0x08004339
 80043c0:	08004467 	.word	0x08004467
 80043c4:	080044fb 	.word	0x080044fb
 80043c8:	08004339 	.word	0x08004339
 80043cc:	08004415 	.word	0x08004415
 80043d0:	08004451 	.word	0x08004451
 80043d4:	08004451 	.word	0x08004451
 80043d8:	08004451 	.word	0x08004451
 80043dc:	08004451 	.word	0x08004451
 80043e0:	08004451 	.word	0x08004451
 80043e4:	08004451 	.word	0x08004451
 80043e8:	08004451 	.word	0x08004451
 80043ec:	08004451 	.word	0x08004451
 80043f0:	08004451 	.word	0x08004451
 80043f4:	2b6e      	cmp	r3, #110	; 0x6e
 80043f6:	d809      	bhi.n	800440c <_scanf_float+0x138>
 80043f8:	2b60      	cmp	r3, #96	; 0x60
 80043fa:	d8b2      	bhi.n	8004362 <_scanf_float+0x8e>
 80043fc:	2b54      	cmp	r3, #84	; 0x54
 80043fe:	d077      	beq.n	80044f0 <_scanf_float+0x21c>
 8004400:	2b59      	cmp	r3, #89	; 0x59
 8004402:	d199      	bne.n	8004338 <_scanf_float+0x64>
 8004404:	2d07      	cmp	r5, #7
 8004406:	d197      	bne.n	8004338 <_scanf_float+0x64>
 8004408:	2508      	movs	r5, #8
 800440a:	e029      	b.n	8004460 <_scanf_float+0x18c>
 800440c:	2b74      	cmp	r3, #116	; 0x74
 800440e:	d06f      	beq.n	80044f0 <_scanf_float+0x21c>
 8004410:	2b79      	cmp	r3, #121	; 0x79
 8004412:	e7f6      	b.n	8004402 <_scanf_float+0x12e>
 8004414:	6821      	ldr	r1, [r4, #0]
 8004416:	05c8      	lsls	r0, r1, #23
 8004418:	d51a      	bpl.n	8004450 <_scanf_float+0x17c>
 800441a:	9b02      	ldr	r3, [sp, #8]
 800441c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004420:	6021      	str	r1, [r4, #0]
 8004422:	f109 0901 	add.w	r9, r9, #1
 8004426:	b11b      	cbz	r3, 8004430 <_scanf_float+0x15c>
 8004428:	3b01      	subs	r3, #1
 800442a:	3201      	adds	r2, #1
 800442c:	9302      	str	r3, [sp, #8]
 800442e:	60a2      	str	r2, [r4, #8]
 8004430:	68a3      	ldr	r3, [r4, #8]
 8004432:	3b01      	subs	r3, #1
 8004434:	60a3      	str	r3, [r4, #8]
 8004436:	6923      	ldr	r3, [r4, #16]
 8004438:	3301      	adds	r3, #1
 800443a:	6123      	str	r3, [r4, #16]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	3b01      	subs	r3, #1
 8004440:	2b00      	cmp	r3, #0
 8004442:	607b      	str	r3, [r7, #4]
 8004444:	f340 8084 	ble.w	8004550 <_scanf_float+0x27c>
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	3301      	adds	r3, #1
 800444c:	603b      	str	r3, [r7, #0]
 800444e:	e766      	b.n	800431e <_scanf_float+0x4a>
 8004450:	eb1a 0f05 	cmn.w	sl, r5
 8004454:	f47f af70 	bne.w	8004338 <_scanf_float+0x64>
 8004458:	6822      	ldr	r2, [r4, #0]
 800445a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800445e:	6022      	str	r2, [r4, #0]
 8004460:	f806 3b01 	strb.w	r3, [r6], #1
 8004464:	e7e4      	b.n	8004430 <_scanf_float+0x15c>
 8004466:	6822      	ldr	r2, [r4, #0]
 8004468:	0610      	lsls	r0, r2, #24
 800446a:	f57f af65 	bpl.w	8004338 <_scanf_float+0x64>
 800446e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004472:	e7f4      	b.n	800445e <_scanf_float+0x18a>
 8004474:	f1ba 0f00 	cmp.w	sl, #0
 8004478:	d10e      	bne.n	8004498 <_scanf_float+0x1c4>
 800447a:	f1b9 0f00 	cmp.w	r9, #0
 800447e:	d10e      	bne.n	800449e <_scanf_float+0x1ca>
 8004480:	6822      	ldr	r2, [r4, #0]
 8004482:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004486:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800448a:	d108      	bne.n	800449e <_scanf_float+0x1ca>
 800448c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004490:	f04f 0a01 	mov.w	sl, #1
 8004494:	6022      	str	r2, [r4, #0]
 8004496:	e7e3      	b.n	8004460 <_scanf_float+0x18c>
 8004498:	f1ba 0f02 	cmp.w	sl, #2
 800449c:	d055      	beq.n	800454a <_scanf_float+0x276>
 800449e:	2d01      	cmp	r5, #1
 80044a0:	d002      	beq.n	80044a8 <_scanf_float+0x1d4>
 80044a2:	2d04      	cmp	r5, #4
 80044a4:	f47f af48 	bne.w	8004338 <_scanf_float+0x64>
 80044a8:	3501      	adds	r5, #1
 80044aa:	b2ed      	uxtb	r5, r5
 80044ac:	e7d8      	b.n	8004460 <_scanf_float+0x18c>
 80044ae:	f1ba 0f01 	cmp.w	sl, #1
 80044b2:	f47f af41 	bne.w	8004338 <_scanf_float+0x64>
 80044b6:	f04f 0a02 	mov.w	sl, #2
 80044ba:	e7d1      	b.n	8004460 <_scanf_float+0x18c>
 80044bc:	b97d      	cbnz	r5, 80044de <_scanf_float+0x20a>
 80044be:	f1b9 0f00 	cmp.w	r9, #0
 80044c2:	f47f af3c 	bne.w	800433e <_scanf_float+0x6a>
 80044c6:	6822      	ldr	r2, [r4, #0]
 80044c8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80044cc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80044d0:	f47f af39 	bne.w	8004346 <_scanf_float+0x72>
 80044d4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80044d8:	2501      	movs	r5, #1
 80044da:	6022      	str	r2, [r4, #0]
 80044dc:	e7c0      	b.n	8004460 <_scanf_float+0x18c>
 80044de:	2d03      	cmp	r5, #3
 80044e0:	d0e2      	beq.n	80044a8 <_scanf_float+0x1d4>
 80044e2:	2d05      	cmp	r5, #5
 80044e4:	e7de      	b.n	80044a4 <_scanf_float+0x1d0>
 80044e6:	2d02      	cmp	r5, #2
 80044e8:	f47f af26 	bne.w	8004338 <_scanf_float+0x64>
 80044ec:	2503      	movs	r5, #3
 80044ee:	e7b7      	b.n	8004460 <_scanf_float+0x18c>
 80044f0:	2d06      	cmp	r5, #6
 80044f2:	f47f af21 	bne.w	8004338 <_scanf_float+0x64>
 80044f6:	2507      	movs	r5, #7
 80044f8:	e7b2      	b.n	8004460 <_scanf_float+0x18c>
 80044fa:	6822      	ldr	r2, [r4, #0]
 80044fc:	0591      	lsls	r1, r2, #22
 80044fe:	f57f af1b 	bpl.w	8004338 <_scanf_float+0x64>
 8004502:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004506:	6022      	str	r2, [r4, #0]
 8004508:	f8cd 9004 	str.w	r9, [sp, #4]
 800450c:	e7a8      	b.n	8004460 <_scanf_float+0x18c>
 800450e:	6822      	ldr	r2, [r4, #0]
 8004510:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004514:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004518:	d006      	beq.n	8004528 <_scanf_float+0x254>
 800451a:	0550      	lsls	r0, r2, #21
 800451c:	f57f af0c 	bpl.w	8004338 <_scanf_float+0x64>
 8004520:	f1b9 0f00 	cmp.w	r9, #0
 8004524:	f43f af0f 	beq.w	8004346 <_scanf_float+0x72>
 8004528:	0591      	lsls	r1, r2, #22
 800452a:	bf58      	it	pl
 800452c:	9901      	ldrpl	r1, [sp, #4]
 800452e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004532:	bf58      	it	pl
 8004534:	eba9 0101 	subpl.w	r1, r9, r1
 8004538:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800453c:	f04f 0900 	mov.w	r9, #0
 8004540:	bf58      	it	pl
 8004542:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004546:	6022      	str	r2, [r4, #0]
 8004548:	e78a      	b.n	8004460 <_scanf_float+0x18c>
 800454a:	f04f 0a03 	mov.w	sl, #3
 800454e:	e787      	b.n	8004460 <_scanf_float+0x18c>
 8004550:	4639      	mov	r1, r7
 8004552:	4640      	mov	r0, r8
 8004554:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004558:	4798      	blx	r3
 800455a:	2800      	cmp	r0, #0
 800455c:	f43f aedf 	beq.w	800431e <_scanf_float+0x4a>
 8004560:	e6ea      	b.n	8004338 <_scanf_float+0x64>
 8004562:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004566:	463a      	mov	r2, r7
 8004568:	4640      	mov	r0, r8
 800456a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800456e:	4798      	blx	r3
 8004570:	6923      	ldr	r3, [r4, #16]
 8004572:	3b01      	subs	r3, #1
 8004574:	6123      	str	r3, [r4, #16]
 8004576:	e6ec      	b.n	8004352 <_scanf_float+0x7e>
 8004578:	1e6b      	subs	r3, r5, #1
 800457a:	2b06      	cmp	r3, #6
 800457c:	d825      	bhi.n	80045ca <_scanf_float+0x2f6>
 800457e:	2d02      	cmp	r5, #2
 8004580:	d836      	bhi.n	80045f0 <_scanf_float+0x31c>
 8004582:	455e      	cmp	r6, fp
 8004584:	f67f aee8 	bls.w	8004358 <_scanf_float+0x84>
 8004588:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800458c:	463a      	mov	r2, r7
 800458e:	4640      	mov	r0, r8
 8004590:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004594:	4798      	blx	r3
 8004596:	6923      	ldr	r3, [r4, #16]
 8004598:	3b01      	subs	r3, #1
 800459a:	6123      	str	r3, [r4, #16]
 800459c:	e7f1      	b.n	8004582 <_scanf_float+0x2ae>
 800459e:	9802      	ldr	r0, [sp, #8]
 80045a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80045a4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80045a8:	463a      	mov	r2, r7
 80045aa:	9002      	str	r0, [sp, #8]
 80045ac:	4640      	mov	r0, r8
 80045ae:	4798      	blx	r3
 80045b0:	6923      	ldr	r3, [r4, #16]
 80045b2:	3b01      	subs	r3, #1
 80045b4:	6123      	str	r3, [r4, #16]
 80045b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80045ba:	fa5f fa8a 	uxtb.w	sl, sl
 80045be:	f1ba 0f02 	cmp.w	sl, #2
 80045c2:	d1ec      	bne.n	800459e <_scanf_float+0x2ca>
 80045c4:	3d03      	subs	r5, #3
 80045c6:	b2ed      	uxtb	r5, r5
 80045c8:	1b76      	subs	r6, r6, r5
 80045ca:	6823      	ldr	r3, [r4, #0]
 80045cc:	05da      	lsls	r2, r3, #23
 80045ce:	d52f      	bpl.n	8004630 <_scanf_float+0x35c>
 80045d0:	055b      	lsls	r3, r3, #21
 80045d2:	d510      	bpl.n	80045f6 <_scanf_float+0x322>
 80045d4:	455e      	cmp	r6, fp
 80045d6:	f67f aebf 	bls.w	8004358 <_scanf_float+0x84>
 80045da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80045de:	463a      	mov	r2, r7
 80045e0:	4640      	mov	r0, r8
 80045e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80045e6:	4798      	blx	r3
 80045e8:	6923      	ldr	r3, [r4, #16]
 80045ea:	3b01      	subs	r3, #1
 80045ec:	6123      	str	r3, [r4, #16]
 80045ee:	e7f1      	b.n	80045d4 <_scanf_float+0x300>
 80045f0:	46aa      	mov	sl, r5
 80045f2:	9602      	str	r6, [sp, #8]
 80045f4:	e7df      	b.n	80045b6 <_scanf_float+0x2e2>
 80045f6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80045fa:	6923      	ldr	r3, [r4, #16]
 80045fc:	2965      	cmp	r1, #101	; 0x65
 80045fe:	f103 33ff 	add.w	r3, r3, #4294967295
 8004602:	f106 35ff 	add.w	r5, r6, #4294967295
 8004606:	6123      	str	r3, [r4, #16]
 8004608:	d00c      	beq.n	8004624 <_scanf_float+0x350>
 800460a:	2945      	cmp	r1, #69	; 0x45
 800460c:	d00a      	beq.n	8004624 <_scanf_float+0x350>
 800460e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004612:	463a      	mov	r2, r7
 8004614:	4640      	mov	r0, r8
 8004616:	4798      	blx	r3
 8004618:	6923      	ldr	r3, [r4, #16]
 800461a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800461e:	3b01      	subs	r3, #1
 8004620:	1eb5      	subs	r5, r6, #2
 8004622:	6123      	str	r3, [r4, #16]
 8004624:	463a      	mov	r2, r7
 8004626:	4640      	mov	r0, r8
 8004628:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800462c:	4798      	blx	r3
 800462e:	462e      	mov	r6, r5
 8004630:	6825      	ldr	r5, [r4, #0]
 8004632:	f015 0510 	ands.w	r5, r5, #16
 8004636:	d155      	bne.n	80046e4 <_scanf_float+0x410>
 8004638:	7035      	strb	r5, [r6, #0]
 800463a:	6823      	ldr	r3, [r4, #0]
 800463c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004640:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004644:	d11b      	bne.n	800467e <_scanf_float+0x3aa>
 8004646:	9b01      	ldr	r3, [sp, #4]
 8004648:	454b      	cmp	r3, r9
 800464a:	eba3 0209 	sub.w	r2, r3, r9
 800464e:	d123      	bne.n	8004698 <_scanf_float+0x3c4>
 8004650:	2200      	movs	r2, #0
 8004652:	4659      	mov	r1, fp
 8004654:	4640      	mov	r0, r8
 8004656:	f000 feaf 	bl	80053b8 <_strtod_r>
 800465a:	6822      	ldr	r2, [r4, #0]
 800465c:	9b03      	ldr	r3, [sp, #12]
 800465e:	f012 0f02 	tst.w	r2, #2
 8004662:	4606      	mov	r6, r0
 8004664:	460f      	mov	r7, r1
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	d021      	beq.n	80046ae <_scanf_float+0x3da>
 800466a:	1d1a      	adds	r2, r3, #4
 800466c:	9903      	ldr	r1, [sp, #12]
 800466e:	600a      	str	r2, [r1, #0]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	e9c3 6700 	strd	r6, r7, [r3]
 8004676:	68e3      	ldr	r3, [r4, #12]
 8004678:	3301      	adds	r3, #1
 800467a:	60e3      	str	r3, [r4, #12]
 800467c:	e66d      	b.n	800435a <_scanf_float+0x86>
 800467e:	9b04      	ldr	r3, [sp, #16]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d0e5      	beq.n	8004650 <_scanf_float+0x37c>
 8004684:	9905      	ldr	r1, [sp, #20]
 8004686:	230a      	movs	r3, #10
 8004688:	462a      	mov	r2, r5
 800468a:	4640      	mov	r0, r8
 800468c:	3101      	adds	r1, #1
 800468e:	f000 ff15 	bl	80054bc <_strtol_r>
 8004692:	9b04      	ldr	r3, [sp, #16]
 8004694:	9e05      	ldr	r6, [sp, #20]
 8004696:	1ac2      	subs	r2, r0, r3
 8004698:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800469c:	429e      	cmp	r6, r3
 800469e:	bf28      	it	cs
 80046a0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80046a4:	4630      	mov	r0, r6
 80046a6:	4910      	ldr	r1, [pc, #64]	; (80046e8 <_scanf_float+0x414>)
 80046a8:	f000 f85a 	bl	8004760 <siprintf>
 80046ac:	e7d0      	b.n	8004650 <_scanf_float+0x37c>
 80046ae:	f012 0f04 	tst.w	r2, #4
 80046b2:	f103 0204 	add.w	r2, r3, #4
 80046b6:	d1d9      	bne.n	800466c <_scanf_float+0x398>
 80046b8:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80046bc:	f8cc 2000 	str.w	r2, [ip]
 80046c0:	f8d3 8000 	ldr.w	r8, [r3]
 80046c4:	4602      	mov	r2, r0
 80046c6:	460b      	mov	r3, r1
 80046c8:	f7fc f9a0 	bl	8000a0c <__aeabi_dcmpun>
 80046cc:	b128      	cbz	r0, 80046da <_scanf_float+0x406>
 80046ce:	4807      	ldr	r0, [pc, #28]	; (80046ec <_scanf_float+0x418>)
 80046d0:	f000 f80e 	bl	80046f0 <nanf>
 80046d4:	f8c8 0000 	str.w	r0, [r8]
 80046d8:	e7cd      	b.n	8004676 <_scanf_float+0x3a2>
 80046da:	4630      	mov	r0, r6
 80046dc:	4639      	mov	r1, r7
 80046de:	f7fc f9f3 	bl	8000ac8 <__aeabi_d2f>
 80046e2:	e7f7      	b.n	80046d4 <_scanf_float+0x400>
 80046e4:	2500      	movs	r5, #0
 80046e6:	e638      	b.n	800435a <_scanf_float+0x86>
 80046e8:	08008378 	.word	0x08008378
 80046ec:	08008780 	.word	0x08008780

080046f0 <nanf>:
 80046f0:	4800      	ldr	r0, [pc, #0]	; (80046f4 <nanf+0x4>)
 80046f2:	4770      	bx	lr
 80046f4:	7fc00000 	.word	0x7fc00000

080046f8 <sniprintf>:
 80046f8:	b40c      	push	{r2, r3}
 80046fa:	b530      	push	{r4, r5, lr}
 80046fc:	4b17      	ldr	r3, [pc, #92]	; (800475c <sniprintf+0x64>)
 80046fe:	1e0c      	subs	r4, r1, #0
 8004700:	681d      	ldr	r5, [r3, #0]
 8004702:	b09d      	sub	sp, #116	; 0x74
 8004704:	da08      	bge.n	8004718 <sniprintf+0x20>
 8004706:	238b      	movs	r3, #139	; 0x8b
 8004708:	f04f 30ff 	mov.w	r0, #4294967295
 800470c:	602b      	str	r3, [r5, #0]
 800470e:	b01d      	add	sp, #116	; 0x74
 8004710:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004714:	b002      	add	sp, #8
 8004716:	4770      	bx	lr
 8004718:	f44f 7302 	mov.w	r3, #520	; 0x208
 800471c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004720:	bf0c      	ite	eq
 8004722:	4623      	moveq	r3, r4
 8004724:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004728:	9304      	str	r3, [sp, #16]
 800472a:	9307      	str	r3, [sp, #28]
 800472c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004730:	9002      	str	r0, [sp, #8]
 8004732:	9006      	str	r0, [sp, #24]
 8004734:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004738:	4628      	mov	r0, r5
 800473a:	ab21      	add	r3, sp, #132	; 0x84
 800473c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800473e:	a902      	add	r1, sp, #8
 8004740:	9301      	str	r3, [sp, #4]
 8004742:	f002 fedb 	bl	80074fc <_svfiprintf_r>
 8004746:	1c43      	adds	r3, r0, #1
 8004748:	bfbc      	itt	lt
 800474a:	238b      	movlt	r3, #139	; 0x8b
 800474c:	602b      	strlt	r3, [r5, #0]
 800474e:	2c00      	cmp	r4, #0
 8004750:	d0dd      	beq.n	800470e <sniprintf+0x16>
 8004752:	2200      	movs	r2, #0
 8004754:	9b02      	ldr	r3, [sp, #8]
 8004756:	701a      	strb	r2, [r3, #0]
 8004758:	e7d9      	b.n	800470e <sniprintf+0x16>
 800475a:	bf00      	nop
 800475c:	2000000c 	.word	0x2000000c

08004760 <siprintf>:
 8004760:	b40e      	push	{r1, r2, r3}
 8004762:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004766:	b500      	push	{lr}
 8004768:	b09c      	sub	sp, #112	; 0x70
 800476a:	ab1d      	add	r3, sp, #116	; 0x74
 800476c:	9002      	str	r0, [sp, #8]
 800476e:	9006      	str	r0, [sp, #24]
 8004770:	9107      	str	r1, [sp, #28]
 8004772:	9104      	str	r1, [sp, #16]
 8004774:	4808      	ldr	r0, [pc, #32]	; (8004798 <siprintf+0x38>)
 8004776:	4909      	ldr	r1, [pc, #36]	; (800479c <siprintf+0x3c>)
 8004778:	f853 2b04 	ldr.w	r2, [r3], #4
 800477c:	9105      	str	r1, [sp, #20]
 800477e:	6800      	ldr	r0, [r0, #0]
 8004780:	a902      	add	r1, sp, #8
 8004782:	9301      	str	r3, [sp, #4]
 8004784:	f002 feba 	bl	80074fc <_svfiprintf_r>
 8004788:	2200      	movs	r2, #0
 800478a:	9b02      	ldr	r3, [sp, #8]
 800478c:	701a      	strb	r2, [r3, #0]
 800478e:	b01c      	add	sp, #112	; 0x70
 8004790:	f85d eb04 	ldr.w	lr, [sp], #4
 8004794:	b003      	add	sp, #12
 8004796:	4770      	bx	lr
 8004798:	2000000c 	.word	0x2000000c
 800479c:	ffff0208 	.word	0xffff0208

080047a0 <sulp>:
 80047a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047a4:	460f      	mov	r7, r1
 80047a6:	4690      	mov	r8, r2
 80047a8:	f002 fc14 	bl	8006fd4 <__ulp>
 80047ac:	4604      	mov	r4, r0
 80047ae:	460d      	mov	r5, r1
 80047b0:	f1b8 0f00 	cmp.w	r8, #0
 80047b4:	d011      	beq.n	80047da <sulp+0x3a>
 80047b6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80047ba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80047be:	2b00      	cmp	r3, #0
 80047c0:	dd0b      	ble.n	80047da <sulp+0x3a>
 80047c2:	2400      	movs	r4, #0
 80047c4:	051b      	lsls	r3, r3, #20
 80047c6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80047ca:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80047ce:	4622      	mov	r2, r4
 80047d0:	462b      	mov	r3, r5
 80047d2:	f7fb fe81 	bl	80004d8 <__aeabi_dmul>
 80047d6:	4604      	mov	r4, r0
 80047d8:	460d      	mov	r5, r1
 80047da:	4620      	mov	r0, r4
 80047dc:	4629      	mov	r1, r5
 80047de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047e2:	0000      	movs	r0, r0
 80047e4:	0000      	movs	r0, r0
	...

080047e8 <_strtod_l>:
 80047e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047ec:	469b      	mov	fp, r3
 80047ee:	2300      	movs	r3, #0
 80047f0:	b09f      	sub	sp, #124	; 0x7c
 80047f2:	931a      	str	r3, [sp, #104]	; 0x68
 80047f4:	4b9e      	ldr	r3, [pc, #632]	; (8004a70 <_strtod_l+0x288>)
 80047f6:	4682      	mov	sl, r0
 80047f8:	681f      	ldr	r7, [r3, #0]
 80047fa:	460e      	mov	r6, r1
 80047fc:	4638      	mov	r0, r7
 80047fe:	9215      	str	r2, [sp, #84]	; 0x54
 8004800:	f7fb fca6 	bl	8000150 <strlen>
 8004804:	f04f 0800 	mov.w	r8, #0
 8004808:	4604      	mov	r4, r0
 800480a:	f04f 0900 	mov.w	r9, #0
 800480e:	9619      	str	r6, [sp, #100]	; 0x64
 8004810:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004812:	781a      	ldrb	r2, [r3, #0]
 8004814:	2a2b      	cmp	r2, #43	; 0x2b
 8004816:	d04c      	beq.n	80048b2 <_strtod_l+0xca>
 8004818:	d83a      	bhi.n	8004890 <_strtod_l+0xa8>
 800481a:	2a0d      	cmp	r2, #13
 800481c:	d833      	bhi.n	8004886 <_strtod_l+0x9e>
 800481e:	2a08      	cmp	r2, #8
 8004820:	d833      	bhi.n	800488a <_strtod_l+0xa2>
 8004822:	2a00      	cmp	r2, #0
 8004824:	d03d      	beq.n	80048a2 <_strtod_l+0xba>
 8004826:	2300      	movs	r3, #0
 8004828:	930a      	str	r3, [sp, #40]	; 0x28
 800482a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800482c:	782b      	ldrb	r3, [r5, #0]
 800482e:	2b30      	cmp	r3, #48	; 0x30
 8004830:	f040 80aa 	bne.w	8004988 <_strtod_l+0x1a0>
 8004834:	786b      	ldrb	r3, [r5, #1]
 8004836:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800483a:	2b58      	cmp	r3, #88	; 0x58
 800483c:	d166      	bne.n	800490c <_strtod_l+0x124>
 800483e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004840:	4650      	mov	r0, sl
 8004842:	9301      	str	r3, [sp, #4]
 8004844:	ab1a      	add	r3, sp, #104	; 0x68
 8004846:	9300      	str	r3, [sp, #0]
 8004848:	4a8a      	ldr	r2, [pc, #552]	; (8004a74 <_strtod_l+0x28c>)
 800484a:	f8cd b008 	str.w	fp, [sp, #8]
 800484e:	ab1b      	add	r3, sp, #108	; 0x6c
 8004850:	a919      	add	r1, sp, #100	; 0x64
 8004852:	f001 fd17 	bl	8006284 <__gethex>
 8004856:	f010 0607 	ands.w	r6, r0, #7
 800485a:	4604      	mov	r4, r0
 800485c:	d005      	beq.n	800486a <_strtod_l+0x82>
 800485e:	2e06      	cmp	r6, #6
 8004860:	d129      	bne.n	80048b6 <_strtod_l+0xce>
 8004862:	2300      	movs	r3, #0
 8004864:	3501      	adds	r5, #1
 8004866:	9519      	str	r5, [sp, #100]	; 0x64
 8004868:	930a      	str	r3, [sp, #40]	; 0x28
 800486a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800486c:	2b00      	cmp	r3, #0
 800486e:	f040 858a 	bne.w	8005386 <_strtod_l+0xb9e>
 8004872:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004874:	b1d3      	cbz	r3, 80048ac <_strtod_l+0xc4>
 8004876:	4642      	mov	r2, r8
 8004878:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800487c:	4610      	mov	r0, r2
 800487e:	4619      	mov	r1, r3
 8004880:	b01f      	add	sp, #124	; 0x7c
 8004882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004886:	2a20      	cmp	r2, #32
 8004888:	d1cd      	bne.n	8004826 <_strtod_l+0x3e>
 800488a:	3301      	adds	r3, #1
 800488c:	9319      	str	r3, [sp, #100]	; 0x64
 800488e:	e7bf      	b.n	8004810 <_strtod_l+0x28>
 8004890:	2a2d      	cmp	r2, #45	; 0x2d
 8004892:	d1c8      	bne.n	8004826 <_strtod_l+0x3e>
 8004894:	2201      	movs	r2, #1
 8004896:	920a      	str	r2, [sp, #40]	; 0x28
 8004898:	1c5a      	adds	r2, r3, #1
 800489a:	9219      	str	r2, [sp, #100]	; 0x64
 800489c:	785b      	ldrb	r3, [r3, #1]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1c3      	bne.n	800482a <_strtod_l+0x42>
 80048a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80048a4:	9619      	str	r6, [sp, #100]	; 0x64
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f040 856b 	bne.w	8005382 <_strtod_l+0xb9a>
 80048ac:	4642      	mov	r2, r8
 80048ae:	464b      	mov	r3, r9
 80048b0:	e7e4      	b.n	800487c <_strtod_l+0x94>
 80048b2:	2200      	movs	r2, #0
 80048b4:	e7ef      	b.n	8004896 <_strtod_l+0xae>
 80048b6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80048b8:	b13a      	cbz	r2, 80048ca <_strtod_l+0xe2>
 80048ba:	2135      	movs	r1, #53	; 0x35
 80048bc:	a81c      	add	r0, sp, #112	; 0x70
 80048be:	f002 fc8d 	bl	80071dc <__copybits>
 80048c2:	4650      	mov	r0, sl
 80048c4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80048c6:	f002 f855 	bl	8006974 <_Bfree>
 80048ca:	3e01      	subs	r6, #1
 80048cc:	2e04      	cmp	r6, #4
 80048ce:	d806      	bhi.n	80048de <_strtod_l+0xf6>
 80048d0:	e8df f006 	tbb	[pc, r6]
 80048d4:	1714030a 	.word	0x1714030a
 80048d8:	0a          	.byte	0x0a
 80048d9:	00          	.byte	0x00
 80048da:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80048de:	0721      	lsls	r1, r4, #28
 80048e0:	d5c3      	bpl.n	800486a <_strtod_l+0x82>
 80048e2:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80048e6:	e7c0      	b.n	800486a <_strtod_l+0x82>
 80048e8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80048ea:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80048ee:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80048f2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80048f6:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80048fa:	e7f0      	b.n	80048de <_strtod_l+0xf6>
 80048fc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8004a78 <_strtod_l+0x290>
 8004900:	e7ed      	b.n	80048de <_strtod_l+0xf6>
 8004902:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8004906:	f04f 38ff 	mov.w	r8, #4294967295
 800490a:	e7e8      	b.n	80048de <_strtod_l+0xf6>
 800490c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800490e:	1c5a      	adds	r2, r3, #1
 8004910:	9219      	str	r2, [sp, #100]	; 0x64
 8004912:	785b      	ldrb	r3, [r3, #1]
 8004914:	2b30      	cmp	r3, #48	; 0x30
 8004916:	d0f9      	beq.n	800490c <_strtod_l+0x124>
 8004918:	2b00      	cmp	r3, #0
 800491a:	d0a6      	beq.n	800486a <_strtod_l+0x82>
 800491c:	2301      	movs	r3, #1
 800491e:	9307      	str	r3, [sp, #28]
 8004920:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004922:	220a      	movs	r2, #10
 8004924:	9308      	str	r3, [sp, #32]
 8004926:	2300      	movs	r3, #0
 8004928:	469b      	mov	fp, r3
 800492a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800492e:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004930:	7805      	ldrb	r5, [r0, #0]
 8004932:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8004936:	b2d9      	uxtb	r1, r3
 8004938:	2909      	cmp	r1, #9
 800493a:	d927      	bls.n	800498c <_strtod_l+0x1a4>
 800493c:	4622      	mov	r2, r4
 800493e:	4639      	mov	r1, r7
 8004940:	f002 fef2 	bl	8007728 <strncmp>
 8004944:	2800      	cmp	r0, #0
 8004946:	d033      	beq.n	80049b0 <_strtod_l+0x1c8>
 8004948:	2000      	movs	r0, #0
 800494a:	462a      	mov	r2, r5
 800494c:	465c      	mov	r4, fp
 800494e:	4603      	mov	r3, r0
 8004950:	9004      	str	r0, [sp, #16]
 8004952:	2a65      	cmp	r2, #101	; 0x65
 8004954:	d001      	beq.n	800495a <_strtod_l+0x172>
 8004956:	2a45      	cmp	r2, #69	; 0x45
 8004958:	d114      	bne.n	8004984 <_strtod_l+0x19c>
 800495a:	b91c      	cbnz	r4, 8004964 <_strtod_l+0x17c>
 800495c:	9a07      	ldr	r2, [sp, #28]
 800495e:	4302      	orrs	r2, r0
 8004960:	d09f      	beq.n	80048a2 <_strtod_l+0xba>
 8004962:	2400      	movs	r4, #0
 8004964:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8004966:	1c72      	adds	r2, r6, #1
 8004968:	9219      	str	r2, [sp, #100]	; 0x64
 800496a:	7872      	ldrb	r2, [r6, #1]
 800496c:	2a2b      	cmp	r2, #43	; 0x2b
 800496e:	d079      	beq.n	8004a64 <_strtod_l+0x27c>
 8004970:	2a2d      	cmp	r2, #45	; 0x2d
 8004972:	f000 8083 	beq.w	8004a7c <_strtod_l+0x294>
 8004976:	2700      	movs	r7, #0
 8004978:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800497c:	2909      	cmp	r1, #9
 800497e:	f240 8083 	bls.w	8004a88 <_strtod_l+0x2a0>
 8004982:	9619      	str	r6, [sp, #100]	; 0x64
 8004984:	2500      	movs	r5, #0
 8004986:	e09f      	b.n	8004ac8 <_strtod_l+0x2e0>
 8004988:	2300      	movs	r3, #0
 800498a:	e7c8      	b.n	800491e <_strtod_l+0x136>
 800498c:	f1bb 0f08 	cmp.w	fp, #8
 8004990:	bfd5      	itete	le
 8004992:	9906      	ldrle	r1, [sp, #24]
 8004994:	9905      	ldrgt	r1, [sp, #20]
 8004996:	fb02 3301 	mlale	r3, r2, r1, r3
 800499a:	fb02 3301 	mlagt	r3, r2, r1, r3
 800499e:	f100 0001 	add.w	r0, r0, #1
 80049a2:	bfd4      	ite	le
 80049a4:	9306      	strle	r3, [sp, #24]
 80049a6:	9305      	strgt	r3, [sp, #20]
 80049a8:	f10b 0b01 	add.w	fp, fp, #1
 80049ac:	9019      	str	r0, [sp, #100]	; 0x64
 80049ae:	e7be      	b.n	800492e <_strtod_l+0x146>
 80049b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80049b2:	191a      	adds	r2, r3, r4
 80049b4:	9219      	str	r2, [sp, #100]	; 0x64
 80049b6:	5d1a      	ldrb	r2, [r3, r4]
 80049b8:	f1bb 0f00 	cmp.w	fp, #0
 80049bc:	d036      	beq.n	8004a2c <_strtod_l+0x244>
 80049be:	465c      	mov	r4, fp
 80049c0:	9004      	str	r0, [sp, #16]
 80049c2:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80049c6:	2b09      	cmp	r3, #9
 80049c8:	d912      	bls.n	80049f0 <_strtod_l+0x208>
 80049ca:	2301      	movs	r3, #1
 80049cc:	e7c1      	b.n	8004952 <_strtod_l+0x16a>
 80049ce:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80049d0:	3001      	adds	r0, #1
 80049d2:	1c5a      	adds	r2, r3, #1
 80049d4:	9219      	str	r2, [sp, #100]	; 0x64
 80049d6:	785a      	ldrb	r2, [r3, #1]
 80049d8:	2a30      	cmp	r2, #48	; 0x30
 80049da:	d0f8      	beq.n	80049ce <_strtod_l+0x1e6>
 80049dc:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80049e0:	2b08      	cmp	r3, #8
 80049e2:	f200 84d5 	bhi.w	8005390 <_strtod_l+0xba8>
 80049e6:	9004      	str	r0, [sp, #16]
 80049e8:	2000      	movs	r0, #0
 80049ea:	4604      	mov	r4, r0
 80049ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80049ee:	9308      	str	r3, [sp, #32]
 80049f0:	3a30      	subs	r2, #48	; 0x30
 80049f2:	f100 0301 	add.w	r3, r0, #1
 80049f6:	d013      	beq.n	8004a20 <_strtod_l+0x238>
 80049f8:	9904      	ldr	r1, [sp, #16]
 80049fa:	1905      	adds	r5, r0, r4
 80049fc:	4419      	add	r1, r3
 80049fe:	9104      	str	r1, [sp, #16]
 8004a00:	4623      	mov	r3, r4
 8004a02:	210a      	movs	r1, #10
 8004a04:	42ab      	cmp	r3, r5
 8004a06:	d113      	bne.n	8004a30 <_strtod_l+0x248>
 8004a08:	1823      	adds	r3, r4, r0
 8004a0a:	2b08      	cmp	r3, #8
 8004a0c:	f104 0401 	add.w	r4, r4, #1
 8004a10:	4404      	add	r4, r0
 8004a12:	dc1b      	bgt.n	8004a4c <_strtod_l+0x264>
 8004a14:	230a      	movs	r3, #10
 8004a16:	9906      	ldr	r1, [sp, #24]
 8004a18:	fb03 2301 	mla	r3, r3, r1, r2
 8004a1c:	9306      	str	r3, [sp, #24]
 8004a1e:	2300      	movs	r3, #0
 8004a20:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004a22:	4618      	mov	r0, r3
 8004a24:	1c51      	adds	r1, r2, #1
 8004a26:	9119      	str	r1, [sp, #100]	; 0x64
 8004a28:	7852      	ldrb	r2, [r2, #1]
 8004a2a:	e7ca      	b.n	80049c2 <_strtod_l+0x1da>
 8004a2c:	4658      	mov	r0, fp
 8004a2e:	e7d3      	b.n	80049d8 <_strtod_l+0x1f0>
 8004a30:	2b08      	cmp	r3, #8
 8004a32:	dc04      	bgt.n	8004a3e <_strtod_l+0x256>
 8004a34:	9f06      	ldr	r7, [sp, #24]
 8004a36:	434f      	muls	r7, r1
 8004a38:	9706      	str	r7, [sp, #24]
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	e7e2      	b.n	8004a04 <_strtod_l+0x21c>
 8004a3e:	1c5f      	adds	r7, r3, #1
 8004a40:	2f10      	cmp	r7, #16
 8004a42:	bfde      	ittt	le
 8004a44:	9f05      	ldrle	r7, [sp, #20]
 8004a46:	434f      	mulle	r7, r1
 8004a48:	9705      	strle	r7, [sp, #20]
 8004a4a:	e7f6      	b.n	8004a3a <_strtod_l+0x252>
 8004a4c:	2c10      	cmp	r4, #16
 8004a4e:	bfdf      	itttt	le
 8004a50:	230a      	movle	r3, #10
 8004a52:	9905      	ldrle	r1, [sp, #20]
 8004a54:	fb03 2301 	mlale	r3, r3, r1, r2
 8004a58:	9305      	strle	r3, [sp, #20]
 8004a5a:	e7e0      	b.n	8004a1e <_strtod_l+0x236>
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	9304      	str	r3, [sp, #16]
 8004a60:	2301      	movs	r3, #1
 8004a62:	e77b      	b.n	800495c <_strtod_l+0x174>
 8004a64:	2700      	movs	r7, #0
 8004a66:	1cb2      	adds	r2, r6, #2
 8004a68:	9219      	str	r2, [sp, #100]	; 0x64
 8004a6a:	78b2      	ldrb	r2, [r6, #2]
 8004a6c:	e784      	b.n	8004978 <_strtod_l+0x190>
 8004a6e:	bf00      	nop
 8004a70:	080085c8 	.word	0x080085c8
 8004a74:	08008380 	.word	0x08008380
 8004a78:	7ff00000 	.word	0x7ff00000
 8004a7c:	2701      	movs	r7, #1
 8004a7e:	e7f2      	b.n	8004a66 <_strtod_l+0x27e>
 8004a80:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004a82:	1c51      	adds	r1, r2, #1
 8004a84:	9119      	str	r1, [sp, #100]	; 0x64
 8004a86:	7852      	ldrb	r2, [r2, #1]
 8004a88:	2a30      	cmp	r2, #48	; 0x30
 8004a8a:	d0f9      	beq.n	8004a80 <_strtod_l+0x298>
 8004a8c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8004a90:	2908      	cmp	r1, #8
 8004a92:	f63f af77 	bhi.w	8004984 <_strtod_l+0x19c>
 8004a96:	f04f 0e0a 	mov.w	lr, #10
 8004a9a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8004a9e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004aa0:	9209      	str	r2, [sp, #36]	; 0x24
 8004aa2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004aa4:	1c51      	adds	r1, r2, #1
 8004aa6:	9119      	str	r1, [sp, #100]	; 0x64
 8004aa8:	7852      	ldrb	r2, [r2, #1]
 8004aaa:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8004aae:	2d09      	cmp	r5, #9
 8004ab0:	d935      	bls.n	8004b1e <_strtod_l+0x336>
 8004ab2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004ab4:	1b49      	subs	r1, r1, r5
 8004ab6:	2908      	cmp	r1, #8
 8004ab8:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8004abc:	dc02      	bgt.n	8004ac4 <_strtod_l+0x2dc>
 8004abe:	4565      	cmp	r5, ip
 8004ac0:	bfa8      	it	ge
 8004ac2:	4665      	movge	r5, ip
 8004ac4:	b107      	cbz	r7, 8004ac8 <_strtod_l+0x2e0>
 8004ac6:	426d      	negs	r5, r5
 8004ac8:	2c00      	cmp	r4, #0
 8004aca:	d14c      	bne.n	8004b66 <_strtod_l+0x37e>
 8004acc:	9907      	ldr	r1, [sp, #28]
 8004ace:	4301      	orrs	r1, r0
 8004ad0:	f47f aecb 	bne.w	800486a <_strtod_l+0x82>
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	f47f aee4 	bne.w	80048a2 <_strtod_l+0xba>
 8004ada:	2a69      	cmp	r2, #105	; 0x69
 8004adc:	d026      	beq.n	8004b2c <_strtod_l+0x344>
 8004ade:	dc23      	bgt.n	8004b28 <_strtod_l+0x340>
 8004ae0:	2a49      	cmp	r2, #73	; 0x49
 8004ae2:	d023      	beq.n	8004b2c <_strtod_l+0x344>
 8004ae4:	2a4e      	cmp	r2, #78	; 0x4e
 8004ae6:	f47f aedc 	bne.w	80048a2 <_strtod_l+0xba>
 8004aea:	499d      	ldr	r1, [pc, #628]	; (8004d60 <_strtod_l+0x578>)
 8004aec:	a819      	add	r0, sp, #100	; 0x64
 8004aee:	f001 fe17 	bl	8006720 <__match>
 8004af2:	2800      	cmp	r0, #0
 8004af4:	f43f aed5 	beq.w	80048a2 <_strtod_l+0xba>
 8004af8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	2b28      	cmp	r3, #40	; 0x28
 8004afe:	d12c      	bne.n	8004b5a <_strtod_l+0x372>
 8004b00:	4998      	ldr	r1, [pc, #608]	; (8004d64 <_strtod_l+0x57c>)
 8004b02:	aa1c      	add	r2, sp, #112	; 0x70
 8004b04:	a819      	add	r0, sp, #100	; 0x64
 8004b06:	f001 fe1f 	bl	8006748 <__hexnan>
 8004b0a:	2805      	cmp	r0, #5
 8004b0c:	d125      	bne.n	8004b5a <_strtod_l+0x372>
 8004b0e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004b10:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8004b14:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8004b18:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8004b1c:	e6a5      	b.n	800486a <_strtod_l+0x82>
 8004b1e:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8004b22:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8004b26:	e7bc      	b.n	8004aa2 <_strtod_l+0x2ba>
 8004b28:	2a6e      	cmp	r2, #110	; 0x6e
 8004b2a:	e7dc      	b.n	8004ae6 <_strtod_l+0x2fe>
 8004b2c:	498e      	ldr	r1, [pc, #568]	; (8004d68 <_strtod_l+0x580>)
 8004b2e:	a819      	add	r0, sp, #100	; 0x64
 8004b30:	f001 fdf6 	bl	8006720 <__match>
 8004b34:	2800      	cmp	r0, #0
 8004b36:	f43f aeb4 	beq.w	80048a2 <_strtod_l+0xba>
 8004b3a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004b3c:	498b      	ldr	r1, [pc, #556]	; (8004d6c <_strtod_l+0x584>)
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	a819      	add	r0, sp, #100	; 0x64
 8004b42:	9319      	str	r3, [sp, #100]	; 0x64
 8004b44:	f001 fdec 	bl	8006720 <__match>
 8004b48:	b910      	cbnz	r0, 8004b50 <_strtod_l+0x368>
 8004b4a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	9319      	str	r3, [sp, #100]	; 0x64
 8004b50:	f04f 0800 	mov.w	r8, #0
 8004b54:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8004d70 <_strtod_l+0x588>
 8004b58:	e687      	b.n	800486a <_strtod_l+0x82>
 8004b5a:	4886      	ldr	r0, [pc, #536]	; (8004d74 <_strtod_l+0x58c>)
 8004b5c:	f002 fdce 	bl	80076fc <nan>
 8004b60:	4680      	mov	r8, r0
 8004b62:	4689      	mov	r9, r1
 8004b64:	e681      	b.n	800486a <_strtod_l+0x82>
 8004b66:	9b04      	ldr	r3, [sp, #16]
 8004b68:	f1bb 0f00 	cmp.w	fp, #0
 8004b6c:	bf08      	it	eq
 8004b6e:	46a3      	moveq	fp, r4
 8004b70:	1aeb      	subs	r3, r5, r3
 8004b72:	2c10      	cmp	r4, #16
 8004b74:	9806      	ldr	r0, [sp, #24]
 8004b76:	4626      	mov	r6, r4
 8004b78:	9307      	str	r3, [sp, #28]
 8004b7a:	bfa8      	it	ge
 8004b7c:	2610      	movge	r6, #16
 8004b7e:	f7fb fc31 	bl	80003e4 <__aeabi_ui2d>
 8004b82:	2c09      	cmp	r4, #9
 8004b84:	4680      	mov	r8, r0
 8004b86:	4689      	mov	r9, r1
 8004b88:	dd13      	ble.n	8004bb2 <_strtod_l+0x3ca>
 8004b8a:	4b7b      	ldr	r3, [pc, #492]	; (8004d78 <_strtod_l+0x590>)
 8004b8c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004b90:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004b94:	f7fb fca0 	bl	80004d8 <__aeabi_dmul>
 8004b98:	4680      	mov	r8, r0
 8004b9a:	9805      	ldr	r0, [sp, #20]
 8004b9c:	4689      	mov	r9, r1
 8004b9e:	f7fb fc21 	bl	80003e4 <__aeabi_ui2d>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	4640      	mov	r0, r8
 8004ba8:	4649      	mov	r1, r9
 8004baa:	f7fb fadf 	bl	800016c <__adddf3>
 8004bae:	4680      	mov	r8, r0
 8004bb0:	4689      	mov	r9, r1
 8004bb2:	2c0f      	cmp	r4, #15
 8004bb4:	dc36      	bgt.n	8004c24 <_strtod_l+0x43c>
 8004bb6:	9b07      	ldr	r3, [sp, #28]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	f43f ae56 	beq.w	800486a <_strtod_l+0x82>
 8004bbe:	dd22      	ble.n	8004c06 <_strtod_l+0x41e>
 8004bc0:	2b16      	cmp	r3, #22
 8004bc2:	dc09      	bgt.n	8004bd8 <_strtod_l+0x3f0>
 8004bc4:	496c      	ldr	r1, [pc, #432]	; (8004d78 <_strtod_l+0x590>)
 8004bc6:	4642      	mov	r2, r8
 8004bc8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004bcc:	464b      	mov	r3, r9
 8004bce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004bd2:	f7fb fc81 	bl	80004d8 <__aeabi_dmul>
 8004bd6:	e7c3      	b.n	8004b60 <_strtod_l+0x378>
 8004bd8:	9a07      	ldr	r2, [sp, #28]
 8004bda:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8004bde:	4293      	cmp	r3, r2
 8004be0:	db20      	blt.n	8004c24 <_strtod_l+0x43c>
 8004be2:	4d65      	ldr	r5, [pc, #404]	; (8004d78 <_strtod_l+0x590>)
 8004be4:	f1c4 040f 	rsb	r4, r4, #15
 8004be8:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8004bec:	4642      	mov	r2, r8
 8004bee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004bf2:	464b      	mov	r3, r9
 8004bf4:	f7fb fc70 	bl	80004d8 <__aeabi_dmul>
 8004bf8:	9b07      	ldr	r3, [sp, #28]
 8004bfa:	1b1c      	subs	r4, r3, r4
 8004bfc:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8004c00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004c04:	e7e5      	b.n	8004bd2 <_strtod_l+0x3ea>
 8004c06:	9b07      	ldr	r3, [sp, #28]
 8004c08:	3316      	adds	r3, #22
 8004c0a:	db0b      	blt.n	8004c24 <_strtod_l+0x43c>
 8004c0c:	9b04      	ldr	r3, [sp, #16]
 8004c0e:	4640      	mov	r0, r8
 8004c10:	1b5d      	subs	r5, r3, r5
 8004c12:	4b59      	ldr	r3, [pc, #356]	; (8004d78 <_strtod_l+0x590>)
 8004c14:	4649      	mov	r1, r9
 8004c16:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8004c1a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004c1e:	f7fb fd85 	bl	800072c <__aeabi_ddiv>
 8004c22:	e79d      	b.n	8004b60 <_strtod_l+0x378>
 8004c24:	9b07      	ldr	r3, [sp, #28]
 8004c26:	1ba6      	subs	r6, r4, r6
 8004c28:	441e      	add	r6, r3
 8004c2a:	2e00      	cmp	r6, #0
 8004c2c:	dd74      	ble.n	8004d18 <_strtod_l+0x530>
 8004c2e:	f016 030f 	ands.w	r3, r6, #15
 8004c32:	d00a      	beq.n	8004c4a <_strtod_l+0x462>
 8004c34:	4950      	ldr	r1, [pc, #320]	; (8004d78 <_strtod_l+0x590>)
 8004c36:	4642      	mov	r2, r8
 8004c38:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004c3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004c40:	464b      	mov	r3, r9
 8004c42:	f7fb fc49 	bl	80004d8 <__aeabi_dmul>
 8004c46:	4680      	mov	r8, r0
 8004c48:	4689      	mov	r9, r1
 8004c4a:	f036 060f 	bics.w	r6, r6, #15
 8004c4e:	d052      	beq.n	8004cf6 <_strtod_l+0x50e>
 8004c50:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8004c54:	dd27      	ble.n	8004ca6 <_strtod_l+0x4be>
 8004c56:	f04f 0b00 	mov.w	fp, #0
 8004c5a:	f8cd b010 	str.w	fp, [sp, #16]
 8004c5e:	f8cd b020 	str.w	fp, [sp, #32]
 8004c62:	f8cd b018 	str.w	fp, [sp, #24]
 8004c66:	2322      	movs	r3, #34	; 0x22
 8004c68:	f04f 0800 	mov.w	r8, #0
 8004c6c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8004d70 <_strtod_l+0x588>
 8004c70:	f8ca 3000 	str.w	r3, [sl]
 8004c74:	9b08      	ldr	r3, [sp, #32]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	f43f adf7 	beq.w	800486a <_strtod_l+0x82>
 8004c7c:	4650      	mov	r0, sl
 8004c7e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004c80:	f001 fe78 	bl	8006974 <_Bfree>
 8004c84:	4650      	mov	r0, sl
 8004c86:	9906      	ldr	r1, [sp, #24]
 8004c88:	f001 fe74 	bl	8006974 <_Bfree>
 8004c8c:	4650      	mov	r0, sl
 8004c8e:	9904      	ldr	r1, [sp, #16]
 8004c90:	f001 fe70 	bl	8006974 <_Bfree>
 8004c94:	4650      	mov	r0, sl
 8004c96:	9908      	ldr	r1, [sp, #32]
 8004c98:	f001 fe6c 	bl	8006974 <_Bfree>
 8004c9c:	4659      	mov	r1, fp
 8004c9e:	4650      	mov	r0, sl
 8004ca0:	f001 fe68 	bl	8006974 <_Bfree>
 8004ca4:	e5e1      	b.n	800486a <_strtod_l+0x82>
 8004ca6:	4b35      	ldr	r3, [pc, #212]	; (8004d7c <_strtod_l+0x594>)
 8004ca8:	4640      	mov	r0, r8
 8004caa:	9305      	str	r3, [sp, #20]
 8004cac:	2300      	movs	r3, #0
 8004cae:	4649      	mov	r1, r9
 8004cb0:	461f      	mov	r7, r3
 8004cb2:	1136      	asrs	r6, r6, #4
 8004cb4:	2e01      	cmp	r6, #1
 8004cb6:	dc21      	bgt.n	8004cfc <_strtod_l+0x514>
 8004cb8:	b10b      	cbz	r3, 8004cbe <_strtod_l+0x4d6>
 8004cba:	4680      	mov	r8, r0
 8004cbc:	4689      	mov	r9, r1
 8004cbe:	4b2f      	ldr	r3, [pc, #188]	; (8004d7c <_strtod_l+0x594>)
 8004cc0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8004cc4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8004cc8:	4642      	mov	r2, r8
 8004cca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004cce:	464b      	mov	r3, r9
 8004cd0:	f7fb fc02 	bl	80004d8 <__aeabi_dmul>
 8004cd4:	4b26      	ldr	r3, [pc, #152]	; (8004d70 <_strtod_l+0x588>)
 8004cd6:	460a      	mov	r2, r1
 8004cd8:	400b      	ands	r3, r1
 8004cda:	4929      	ldr	r1, [pc, #164]	; (8004d80 <_strtod_l+0x598>)
 8004cdc:	4680      	mov	r8, r0
 8004cde:	428b      	cmp	r3, r1
 8004ce0:	d8b9      	bhi.n	8004c56 <_strtod_l+0x46e>
 8004ce2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8004ce6:	428b      	cmp	r3, r1
 8004ce8:	bf86      	itte	hi
 8004cea:	f04f 38ff 	movhi.w	r8, #4294967295
 8004cee:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8004d84 <_strtod_l+0x59c>
 8004cf2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	9305      	str	r3, [sp, #20]
 8004cfa:	e07f      	b.n	8004dfc <_strtod_l+0x614>
 8004cfc:	07f2      	lsls	r2, r6, #31
 8004cfe:	d505      	bpl.n	8004d0c <_strtod_l+0x524>
 8004d00:	9b05      	ldr	r3, [sp, #20]
 8004d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d06:	f7fb fbe7 	bl	80004d8 <__aeabi_dmul>
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	9a05      	ldr	r2, [sp, #20]
 8004d0e:	3701      	adds	r7, #1
 8004d10:	3208      	adds	r2, #8
 8004d12:	1076      	asrs	r6, r6, #1
 8004d14:	9205      	str	r2, [sp, #20]
 8004d16:	e7cd      	b.n	8004cb4 <_strtod_l+0x4cc>
 8004d18:	d0ed      	beq.n	8004cf6 <_strtod_l+0x50e>
 8004d1a:	4276      	negs	r6, r6
 8004d1c:	f016 020f 	ands.w	r2, r6, #15
 8004d20:	d00a      	beq.n	8004d38 <_strtod_l+0x550>
 8004d22:	4b15      	ldr	r3, [pc, #84]	; (8004d78 <_strtod_l+0x590>)
 8004d24:	4640      	mov	r0, r8
 8004d26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d2a:	4649      	mov	r1, r9
 8004d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d30:	f7fb fcfc 	bl	800072c <__aeabi_ddiv>
 8004d34:	4680      	mov	r8, r0
 8004d36:	4689      	mov	r9, r1
 8004d38:	1136      	asrs	r6, r6, #4
 8004d3a:	d0dc      	beq.n	8004cf6 <_strtod_l+0x50e>
 8004d3c:	2e1f      	cmp	r6, #31
 8004d3e:	dd23      	ble.n	8004d88 <_strtod_l+0x5a0>
 8004d40:	f04f 0b00 	mov.w	fp, #0
 8004d44:	f8cd b010 	str.w	fp, [sp, #16]
 8004d48:	f8cd b020 	str.w	fp, [sp, #32]
 8004d4c:	f8cd b018 	str.w	fp, [sp, #24]
 8004d50:	2322      	movs	r3, #34	; 0x22
 8004d52:	f04f 0800 	mov.w	r8, #0
 8004d56:	f04f 0900 	mov.w	r9, #0
 8004d5a:	f8ca 3000 	str.w	r3, [sl]
 8004d5e:	e789      	b.n	8004c74 <_strtod_l+0x48c>
 8004d60:	08008351 	.word	0x08008351
 8004d64:	08008394 	.word	0x08008394
 8004d68:	08008349 	.word	0x08008349
 8004d6c:	080084d4 	.word	0x080084d4
 8004d70:	7ff00000 	.word	0x7ff00000
 8004d74:	08008780 	.word	0x08008780
 8004d78:	08008660 	.word	0x08008660
 8004d7c:	08008638 	.word	0x08008638
 8004d80:	7ca00000 	.word	0x7ca00000
 8004d84:	7fefffff 	.word	0x7fefffff
 8004d88:	f016 0310 	ands.w	r3, r6, #16
 8004d8c:	bf18      	it	ne
 8004d8e:	236a      	movne	r3, #106	; 0x6a
 8004d90:	4640      	mov	r0, r8
 8004d92:	9305      	str	r3, [sp, #20]
 8004d94:	4649      	mov	r1, r9
 8004d96:	2300      	movs	r3, #0
 8004d98:	4fb0      	ldr	r7, [pc, #704]	; (800505c <_strtod_l+0x874>)
 8004d9a:	07f2      	lsls	r2, r6, #31
 8004d9c:	d504      	bpl.n	8004da8 <_strtod_l+0x5c0>
 8004d9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004da2:	f7fb fb99 	bl	80004d8 <__aeabi_dmul>
 8004da6:	2301      	movs	r3, #1
 8004da8:	1076      	asrs	r6, r6, #1
 8004daa:	f107 0708 	add.w	r7, r7, #8
 8004dae:	d1f4      	bne.n	8004d9a <_strtod_l+0x5b2>
 8004db0:	b10b      	cbz	r3, 8004db6 <_strtod_l+0x5ce>
 8004db2:	4680      	mov	r8, r0
 8004db4:	4689      	mov	r9, r1
 8004db6:	9b05      	ldr	r3, [sp, #20]
 8004db8:	b1c3      	cbz	r3, 8004dec <_strtod_l+0x604>
 8004dba:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8004dbe:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	4649      	mov	r1, r9
 8004dc6:	dd11      	ble.n	8004dec <_strtod_l+0x604>
 8004dc8:	2b1f      	cmp	r3, #31
 8004dca:	f340 8127 	ble.w	800501c <_strtod_l+0x834>
 8004dce:	2b34      	cmp	r3, #52	; 0x34
 8004dd0:	bfd8      	it	le
 8004dd2:	f04f 33ff 	movle.w	r3, #4294967295
 8004dd6:	f04f 0800 	mov.w	r8, #0
 8004dda:	bfcf      	iteee	gt
 8004ddc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8004de0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8004de4:	fa03 f202 	lslle.w	r2, r3, r2
 8004de8:	ea02 0901 	andle.w	r9, r2, r1
 8004dec:	2200      	movs	r2, #0
 8004dee:	2300      	movs	r3, #0
 8004df0:	4640      	mov	r0, r8
 8004df2:	4649      	mov	r1, r9
 8004df4:	f7fb fdd8 	bl	80009a8 <__aeabi_dcmpeq>
 8004df8:	2800      	cmp	r0, #0
 8004dfa:	d1a1      	bne.n	8004d40 <_strtod_l+0x558>
 8004dfc:	9b06      	ldr	r3, [sp, #24]
 8004dfe:	465a      	mov	r2, fp
 8004e00:	9300      	str	r3, [sp, #0]
 8004e02:	4650      	mov	r0, sl
 8004e04:	4623      	mov	r3, r4
 8004e06:	9908      	ldr	r1, [sp, #32]
 8004e08:	f001 fe1c 	bl	8006a44 <__s2b>
 8004e0c:	9008      	str	r0, [sp, #32]
 8004e0e:	2800      	cmp	r0, #0
 8004e10:	f43f af21 	beq.w	8004c56 <_strtod_l+0x46e>
 8004e14:	9b04      	ldr	r3, [sp, #16]
 8004e16:	f04f 0b00 	mov.w	fp, #0
 8004e1a:	1b5d      	subs	r5, r3, r5
 8004e1c:	9b07      	ldr	r3, [sp, #28]
 8004e1e:	f8cd b010 	str.w	fp, [sp, #16]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	bfb4      	ite	lt
 8004e26:	462b      	movlt	r3, r5
 8004e28:	2300      	movge	r3, #0
 8004e2a:	930e      	str	r3, [sp, #56]	; 0x38
 8004e2c:	9b07      	ldr	r3, [sp, #28]
 8004e2e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004e32:	9314      	str	r3, [sp, #80]	; 0x50
 8004e34:	9b08      	ldr	r3, [sp, #32]
 8004e36:	4650      	mov	r0, sl
 8004e38:	6859      	ldr	r1, [r3, #4]
 8004e3a:	f001 fd5b 	bl	80068f4 <_Balloc>
 8004e3e:	9006      	str	r0, [sp, #24]
 8004e40:	2800      	cmp	r0, #0
 8004e42:	f43f af10 	beq.w	8004c66 <_strtod_l+0x47e>
 8004e46:	9b08      	ldr	r3, [sp, #32]
 8004e48:	300c      	adds	r0, #12
 8004e4a:	691a      	ldr	r2, [r3, #16]
 8004e4c:	f103 010c 	add.w	r1, r3, #12
 8004e50:	3202      	adds	r2, #2
 8004e52:	0092      	lsls	r2, r2, #2
 8004e54:	f001 fd40 	bl	80068d8 <memcpy>
 8004e58:	ab1c      	add	r3, sp, #112	; 0x70
 8004e5a:	9301      	str	r3, [sp, #4]
 8004e5c:	ab1b      	add	r3, sp, #108	; 0x6c
 8004e5e:	9300      	str	r3, [sp, #0]
 8004e60:	4642      	mov	r2, r8
 8004e62:	464b      	mov	r3, r9
 8004e64:	4650      	mov	r0, sl
 8004e66:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8004e6a:	f002 f92d 	bl	80070c8 <__d2b>
 8004e6e:	901a      	str	r0, [sp, #104]	; 0x68
 8004e70:	2800      	cmp	r0, #0
 8004e72:	f43f aef8 	beq.w	8004c66 <_strtod_l+0x47e>
 8004e76:	2101      	movs	r1, #1
 8004e78:	4650      	mov	r0, sl
 8004e7a:	f001 fe7b 	bl	8006b74 <__i2b>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	9004      	str	r0, [sp, #16]
 8004e82:	2800      	cmp	r0, #0
 8004e84:	f43f aeef 	beq.w	8004c66 <_strtod_l+0x47e>
 8004e88:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8004e8a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004e8c:	2d00      	cmp	r5, #0
 8004e8e:	bfab      	itete	ge
 8004e90:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8004e92:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8004e94:	18ee      	addge	r6, r5, r3
 8004e96:	1b5c      	sublt	r4, r3, r5
 8004e98:	9b05      	ldr	r3, [sp, #20]
 8004e9a:	bfa8      	it	ge
 8004e9c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8004e9e:	eba5 0503 	sub.w	r5, r5, r3
 8004ea2:	4415      	add	r5, r2
 8004ea4:	4b6e      	ldr	r3, [pc, #440]	; (8005060 <_strtod_l+0x878>)
 8004ea6:	f105 35ff 	add.w	r5, r5, #4294967295
 8004eaa:	bfb8      	it	lt
 8004eac:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8004eae:	429d      	cmp	r5, r3
 8004eb0:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004eb4:	f280 80c4 	bge.w	8005040 <_strtod_l+0x858>
 8004eb8:	1b5b      	subs	r3, r3, r5
 8004eba:	2b1f      	cmp	r3, #31
 8004ebc:	f04f 0701 	mov.w	r7, #1
 8004ec0:	eba2 0203 	sub.w	r2, r2, r3
 8004ec4:	f300 80b1 	bgt.w	800502a <_strtod_l+0x842>
 8004ec8:	2500      	movs	r5, #0
 8004eca:	fa07 f303 	lsl.w	r3, r7, r3
 8004ece:	930f      	str	r3, [sp, #60]	; 0x3c
 8004ed0:	18b7      	adds	r7, r6, r2
 8004ed2:	9b05      	ldr	r3, [sp, #20]
 8004ed4:	42be      	cmp	r6, r7
 8004ed6:	4414      	add	r4, r2
 8004ed8:	441c      	add	r4, r3
 8004eda:	4633      	mov	r3, r6
 8004edc:	bfa8      	it	ge
 8004ede:	463b      	movge	r3, r7
 8004ee0:	42a3      	cmp	r3, r4
 8004ee2:	bfa8      	it	ge
 8004ee4:	4623      	movge	r3, r4
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	bfc2      	ittt	gt
 8004eea:	1aff      	subgt	r7, r7, r3
 8004eec:	1ae4      	subgt	r4, r4, r3
 8004eee:	1af6      	subgt	r6, r6, r3
 8004ef0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	dd17      	ble.n	8004f26 <_strtod_l+0x73e>
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	4650      	mov	r0, sl
 8004efa:	9904      	ldr	r1, [sp, #16]
 8004efc:	f001 fef8 	bl	8006cf0 <__pow5mult>
 8004f00:	9004      	str	r0, [sp, #16]
 8004f02:	2800      	cmp	r0, #0
 8004f04:	f43f aeaf 	beq.w	8004c66 <_strtod_l+0x47e>
 8004f08:	4601      	mov	r1, r0
 8004f0a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004f0c:	4650      	mov	r0, sl
 8004f0e:	f001 fe47 	bl	8006ba0 <__multiply>
 8004f12:	9009      	str	r0, [sp, #36]	; 0x24
 8004f14:	2800      	cmp	r0, #0
 8004f16:	f43f aea6 	beq.w	8004c66 <_strtod_l+0x47e>
 8004f1a:	4650      	mov	r0, sl
 8004f1c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004f1e:	f001 fd29 	bl	8006974 <_Bfree>
 8004f22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f24:	931a      	str	r3, [sp, #104]	; 0x68
 8004f26:	2f00      	cmp	r7, #0
 8004f28:	f300 808e 	bgt.w	8005048 <_strtod_l+0x860>
 8004f2c:	9b07      	ldr	r3, [sp, #28]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	dd08      	ble.n	8004f44 <_strtod_l+0x75c>
 8004f32:	4650      	mov	r0, sl
 8004f34:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004f36:	9906      	ldr	r1, [sp, #24]
 8004f38:	f001 feda 	bl	8006cf0 <__pow5mult>
 8004f3c:	9006      	str	r0, [sp, #24]
 8004f3e:	2800      	cmp	r0, #0
 8004f40:	f43f ae91 	beq.w	8004c66 <_strtod_l+0x47e>
 8004f44:	2c00      	cmp	r4, #0
 8004f46:	dd08      	ble.n	8004f5a <_strtod_l+0x772>
 8004f48:	4622      	mov	r2, r4
 8004f4a:	4650      	mov	r0, sl
 8004f4c:	9906      	ldr	r1, [sp, #24]
 8004f4e:	f001 ff29 	bl	8006da4 <__lshift>
 8004f52:	9006      	str	r0, [sp, #24]
 8004f54:	2800      	cmp	r0, #0
 8004f56:	f43f ae86 	beq.w	8004c66 <_strtod_l+0x47e>
 8004f5a:	2e00      	cmp	r6, #0
 8004f5c:	dd08      	ble.n	8004f70 <_strtod_l+0x788>
 8004f5e:	4632      	mov	r2, r6
 8004f60:	4650      	mov	r0, sl
 8004f62:	9904      	ldr	r1, [sp, #16]
 8004f64:	f001 ff1e 	bl	8006da4 <__lshift>
 8004f68:	9004      	str	r0, [sp, #16]
 8004f6a:	2800      	cmp	r0, #0
 8004f6c:	f43f ae7b 	beq.w	8004c66 <_strtod_l+0x47e>
 8004f70:	4650      	mov	r0, sl
 8004f72:	9a06      	ldr	r2, [sp, #24]
 8004f74:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004f76:	f001 ffa1 	bl	8006ebc <__mdiff>
 8004f7a:	4683      	mov	fp, r0
 8004f7c:	2800      	cmp	r0, #0
 8004f7e:	f43f ae72 	beq.w	8004c66 <_strtod_l+0x47e>
 8004f82:	2400      	movs	r4, #0
 8004f84:	68c3      	ldr	r3, [r0, #12]
 8004f86:	9904      	ldr	r1, [sp, #16]
 8004f88:	60c4      	str	r4, [r0, #12]
 8004f8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f8c:	f001 ff7a 	bl	8006e84 <__mcmp>
 8004f90:	42a0      	cmp	r0, r4
 8004f92:	da6b      	bge.n	800506c <_strtod_l+0x884>
 8004f94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f96:	ea53 0308 	orrs.w	r3, r3, r8
 8004f9a:	f040 8091 	bne.w	80050c0 <_strtod_l+0x8d8>
 8004f9e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	f040 808c 	bne.w	80050c0 <_strtod_l+0x8d8>
 8004fa8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004fac:	0d1b      	lsrs	r3, r3, #20
 8004fae:	051b      	lsls	r3, r3, #20
 8004fb0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004fb4:	f240 8084 	bls.w	80050c0 <_strtod_l+0x8d8>
 8004fb8:	f8db 3014 	ldr.w	r3, [fp, #20]
 8004fbc:	b91b      	cbnz	r3, 8004fc6 <_strtod_l+0x7de>
 8004fbe:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	dd7c      	ble.n	80050c0 <_strtod_l+0x8d8>
 8004fc6:	4659      	mov	r1, fp
 8004fc8:	2201      	movs	r2, #1
 8004fca:	4650      	mov	r0, sl
 8004fcc:	f001 feea 	bl	8006da4 <__lshift>
 8004fd0:	9904      	ldr	r1, [sp, #16]
 8004fd2:	4683      	mov	fp, r0
 8004fd4:	f001 ff56 	bl	8006e84 <__mcmp>
 8004fd8:	2800      	cmp	r0, #0
 8004fda:	dd71      	ble.n	80050c0 <_strtod_l+0x8d8>
 8004fdc:	9905      	ldr	r1, [sp, #20]
 8004fde:	464b      	mov	r3, r9
 8004fe0:	4a20      	ldr	r2, [pc, #128]	; (8005064 <_strtod_l+0x87c>)
 8004fe2:	2900      	cmp	r1, #0
 8004fe4:	f000 808c 	beq.w	8005100 <_strtod_l+0x918>
 8004fe8:	ea02 0109 	and.w	r1, r2, r9
 8004fec:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004ff0:	f300 8086 	bgt.w	8005100 <_strtod_l+0x918>
 8004ff4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004ff8:	f77f aeaa 	ble.w	8004d50 <_strtod_l+0x568>
 8004ffc:	4640      	mov	r0, r8
 8004ffe:	4649      	mov	r1, r9
 8005000:	4b19      	ldr	r3, [pc, #100]	; (8005068 <_strtod_l+0x880>)
 8005002:	2200      	movs	r2, #0
 8005004:	f7fb fa68 	bl	80004d8 <__aeabi_dmul>
 8005008:	460b      	mov	r3, r1
 800500a:	4303      	orrs	r3, r0
 800500c:	bf08      	it	eq
 800500e:	2322      	moveq	r3, #34	; 0x22
 8005010:	4680      	mov	r8, r0
 8005012:	4689      	mov	r9, r1
 8005014:	bf08      	it	eq
 8005016:	f8ca 3000 	streq.w	r3, [sl]
 800501a:	e62f      	b.n	8004c7c <_strtod_l+0x494>
 800501c:	f04f 32ff 	mov.w	r2, #4294967295
 8005020:	fa02 f303 	lsl.w	r3, r2, r3
 8005024:	ea03 0808 	and.w	r8, r3, r8
 8005028:	e6e0      	b.n	8004dec <_strtod_l+0x604>
 800502a:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800502e:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8005032:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8005036:	35e2      	adds	r5, #226	; 0xe2
 8005038:	fa07 f505 	lsl.w	r5, r7, r5
 800503c:	970f      	str	r7, [sp, #60]	; 0x3c
 800503e:	e747      	b.n	8004ed0 <_strtod_l+0x6e8>
 8005040:	2301      	movs	r3, #1
 8005042:	2500      	movs	r5, #0
 8005044:	930f      	str	r3, [sp, #60]	; 0x3c
 8005046:	e743      	b.n	8004ed0 <_strtod_l+0x6e8>
 8005048:	463a      	mov	r2, r7
 800504a:	4650      	mov	r0, sl
 800504c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800504e:	f001 fea9 	bl	8006da4 <__lshift>
 8005052:	901a      	str	r0, [sp, #104]	; 0x68
 8005054:	2800      	cmp	r0, #0
 8005056:	f47f af69 	bne.w	8004f2c <_strtod_l+0x744>
 800505a:	e604      	b.n	8004c66 <_strtod_l+0x47e>
 800505c:	080083a8 	.word	0x080083a8
 8005060:	fffffc02 	.word	0xfffffc02
 8005064:	7ff00000 	.word	0x7ff00000
 8005068:	39500000 	.word	0x39500000
 800506c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005070:	d165      	bne.n	800513e <_strtod_l+0x956>
 8005072:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005074:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005078:	b35a      	cbz	r2, 80050d2 <_strtod_l+0x8ea>
 800507a:	4a99      	ldr	r2, [pc, #612]	; (80052e0 <_strtod_l+0xaf8>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d12b      	bne.n	80050d8 <_strtod_l+0x8f0>
 8005080:	9b05      	ldr	r3, [sp, #20]
 8005082:	4641      	mov	r1, r8
 8005084:	b303      	cbz	r3, 80050c8 <_strtod_l+0x8e0>
 8005086:	464a      	mov	r2, r9
 8005088:	4b96      	ldr	r3, [pc, #600]	; (80052e4 <_strtod_l+0xafc>)
 800508a:	4013      	ands	r3, r2
 800508c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005090:	f04f 32ff 	mov.w	r2, #4294967295
 8005094:	d81b      	bhi.n	80050ce <_strtod_l+0x8e6>
 8005096:	0d1b      	lsrs	r3, r3, #20
 8005098:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800509c:	fa02 f303 	lsl.w	r3, r2, r3
 80050a0:	4299      	cmp	r1, r3
 80050a2:	d119      	bne.n	80050d8 <_strtod_l+0x8f0>
 80050a4:	4b90      	ldr	r3, [pc, #576]	; (80052e8 <_strtod_l+0xb00>)
 80050a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d102      	bne.n	80050b2 <_strtod_l+0x8ca>
 80050ac:	3101      	adds	r1, #1
 80050ae:	f43f adda 	beq.w	8004c66 <_strtod_l+0x47e>
 80050b2:	f04f 0800 	mov.w	r8, #0
 80050b6:	4b8b      	ldr	r3, [pc, #556]	; (80052e4 <_strtod_l+0xafc>)
 80050b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050ba:	401a      	ands	r2, r3
 80050bc:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 80050c0:	9b05      	ldr	r3, [sp, #20]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d19a      	bne.n	8004ffc <_strtod_l+0x814>
 80050c6:	e5d9      	b.n	8004c7c <_strtod_l+0x494>
 80050c8:	f04f 33ff 	mov.w	r3, #4294967295
 80050cc:	e7e8      	b.n	80050a0 <_strtod_l+0x8b8>
 80050ce:	4613      	mov	r3, r2
 80050d0:	e7e6      	b.n	80050a0 <_strtod_l+0x8b8>
 80050d2:	ea53 0308 	orrs.w	r3, r3, r8
 80050d6:	d081      	beq.n	8004fdc <_strtod_l+0x7f4>
 80050d8:	b1e5      	cbz	r5, 8005114 <_strtod_l+0x92c>
 80050da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050dc:	421d      	tst	r5, r3
 80050de:	d0ef      	beq.n	80050c0 <_strtod_l+0x8d8>
 80050e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050e2:	4640      	mov	r0, r8
 80050e4:	4649      	mov	r1, r9
 80050e6:	9a05      	ldr	r2, [sp, #20]
 80050e8:	b1c3      	cbz	r3, 800511c <_strtod_l+0x934>
 80050ea:	f7ff fb59 	bl	80047a0 <sulp>
 80050ee:	4602      	mov	r2, r0
 80050f0:	460b      	mov	r3, r1
 80050f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80050f6:	f7fb f839 	bl	800016c <__adddf3>
 80050fa:	4680      	mov	r8, r0
 80050fc:	4689      	mov	r9, r1
 80050fe:	e7df      	b.n	80050c0 <_strtod_l+0x8d8>
 8005100:	4013      	ands	r3, r2
 8005102:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005106:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800510a:	f04f 38ff 	mov.w	r8, #4294967295
 800510e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005112:	e7d5      	b.n	80050c0 <_strtod_l+0x8d8>
 8005114:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005116:	ea13 0f08 	tst.w	r3, r8
 800511a:	e7e0      	b.n	80050de <_strtod_l+0x8f6>
 800511c:	f7ff fb40 	bl	80047a0 <sulp>
 8005120:	4602      	mov	r2, r0
 8005122:	460b      	mov	r3, r1
 8005124:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005128:	f7fb f81e 	bl	8000168 <__aeabi_dsub>
 800512c:	2200      	movs	r2, #0
 800512e:	2300      	movs	r3, #0
 8005130:	4680      	mov	r8, r0
 8005132:	4689      	mov	r9, r1
 8005134:	f7fb fc38 	bl	80009a8 <__aeabi_dcmpeq>
 8005138:	2800      	cmp	r0, #0
 800513a:	d0c1      	beq.n	80050c0 <_strtod_l+0x8d8>
 800513c:	e608      	b.n	8004d50 <_strtod_l+0x568>
 800513e:	4658      	mov	r0, fp
 8005140:	9904      	ldr	r1, [sp, #16]
 8005142:	f002 f81d 	bl	8007180 <__ratio>
 8005146:	2200      	movs	r2, #0
 8005148:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800514c:	4606      	mov	r6, r0
 800514e:	460f      	mov	r7, r1
 8005150:	f7fb fc3e 	bl	80009d0 <__aeabi_dcmple>
 8005154:	2800      	cmp	r0, #0
 8005156:	d070      	beq.n	800523a <_strtod_l+0xa52>
 8005158:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800515a:	2b00      	cmp	r3, #0
 800515c:	d042      	beq.n	80051e4 <_strtod_l+0x9fc>
 800515e:	2600      	movs	r6, #0
 8005160:	4f62      	ldr	r7, [pc, #392]	; (80052ec <_strtod_l+0xb04>)
 8005162:	4d62      	ldr	r5, [pc, #392]	; (80052ec <_strtod_l+0xb04>)
 8005164:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005166:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800516a:	0d1b      	lsrs	r3, r3, #20
 800516c:	051b      	lsls	r3, r3, #20
 800516e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005170:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005172:	4b5f      	ldr	r3, [pc, #380]	; (80052f0 <_strtod_l+0xb08>)
 8005174:	429a      	cmp	r2, r3
 8005176:	f040 80c3 	bne.w	8005300 <_strtod_l+0xb18>
 800517a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800517c:	4640      	mov	r0, r8
 800517e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8005182:	4649      	mov	r1, r9
 8005184:	f001 ff26 	bl	8006fd4 <__ulp>
 8005188:	4602      	mov	r2, r0
 800518a:	460b      	mov	r3, r1
 800518c:	4630      	mov	r0, r6
 800518e:	4639      	mov	r1, r7
 8005190:	f7fb f9a2 	bl	80004d8 <__aeabi_dmul>
 8005194:	4642      	mov	r2, r8
 8005196:	464b      	mov	r3, r9
 8005198:	f7fa ffe8 	bl	800016c <__adddf3>
 800519c:	460b      	mov	r3, r1
 800519e:	4951      	ldr	r1, [pc, #324]	; (80052e4 <_strtod_l+0xafc>)
 80051a0:	4a54      	ldr	r2, [pc, #336]	; (80052f4 <_strtod_l+0xb0c>)
 80051a2:	4019      	ands	r1, r3
 80051a4:	4291      	cmp	r1, r2
 80051a6:	4680      	mov	r8, r0
 80051a8:	d95d      	bls.n	8005266 <_strtod_l+0xa7e>
 80051aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80051ac:	4b4e      	ldr	r3, [pc, #312]	; (80052e8 <_strtod_l+0xb00>)
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d103      	bne.n	80051ba <_strtod_l+0x9d2>
 80051b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80051b4:	3301      	adds	r3, #1
 80051b6:	f43f ad56 	beq.w	8004c66 <_strtod_l+0x47e>
 80051ba:	f04f 38ff 	mov.w	r8, #4294967295
 80051be:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80052e8 <_strtod_l+0xb00>
 80051c2:	4650      	mov	r0, sl
 80051c4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80051c6:	f001 fbd5 	bl	8006974 <_Bfree>
 80051ca:	4650      	mov	r0, sl
 80051cc:	9906      	ldr	r1, [sp, #24]
 80051ce:	f001 fbd1 	bl	8006974 <_Bfree>
 80051d2:	4650      	mov	r0, sl
 80051d4:	9904      	ldr	r1, [sp, #16]
 80051d6:	f001 fbcd 	bl	8006974 <_Bfree>
 80051da:	4659      	mov	r1, fp
 80051dc:	4650      	mov	r0, sl
 80051de:	f001 fbc9 	bl	8006974 <_Bfree>
 80051e2:	e627      	b.n	8004e34 <_strtod_l+0x64c>
 80051e4:	f1b8 0f00 	cmp.w	r8, #0
 80051e8:	d119      	bne.n	800521e <_strtod_l+0xa36>
 80051ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051f0:	b9e3      	cbnz	r3, 800522c <_strtod_l+0xa44>
 80051f2:	2200      	movs	r2, #0
 80051f4:	4630      	mov	r0, r6
 80051f6:	4639      	mov	r1, r7
 80051f8:	4b3c      	ldr	r3, [pc, #240]	; (80052ec <_strtod_l+0xb04>)
 80051fa:	f7fb fbdf 	bl	80009bc <__aeabi_dcmplt>
 80051fe:	b9c8      	cbnz	r0, 8005234 <_strtod_l+0xa4c>
 8005200:	2200      	movs	r2, #0
 8005202:	4630      	mov	r0, r6
 8005204:	4639      	mov	r1, r7
 8005206:	4b3c      	ldr	r3, [pc, #240]	; (80052f8 <_strtod_l+0xb10>)
 8005208:	f7fb f966 	bl	80004d8 <__aeabi_dmul>
 800520c:	4604      	mov	r4, r0
 800520e:	460d      	mov	r5, r1
 8005210:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005214:	9416      	str	r4, [sp, #88]	; 0x58
 8005216:	9317      	str	r3, [sp, #92]	; 0x5c
 8005218:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800521c:	e7a2      	b.n	8005164 <_strtod_l+0x97c>
 800521e:	f1b8 0f01 	cmp.w	r8, #1
 8005222:	d103      	bne.n	800522c <_strtod_l+0xa44>
 8005224:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005226:	2b00      	cmp	r3, #0
 8005228:	f43f ad92 	beq.w	8004d50 <_strtod_l+0x568>
 800522c:	2600      	movs	r6, #0
 800522e:	2400      	movs	r4, #0
 8005230:	4f32      	ldr	r7, [pc, #200]	; (80052fc <_strtod_l+0xb14>)
 8005232:	e796      	b.n	8005162 <_strtod_l+0x97a>
 8005234:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8005236:	4d30      	ldr	r5, [pc, #192]	; (80052f8 <_strtod_l+0xb10>)
 8005238:	e7ea      	b.n	8005210 <_strtod_l+0xa28>
 800523a:	4b2f      	ldr	r3, [pc, #188]	; (80052f8 <_strtod_l+0xb10>)
 800523c:	2200      	movs	r2, #0
 800523e:	4630      	mov	r0, r6
 8005240:	4639      	mov	r1, r7
 8005242:	f7fb f949 	bl	80004d8 <__aeabi_dmul>
 8005246:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005248:	4604      	mov	r4, r0
 800524a:	460d      	mov	r5, r1
 800524c:	b933      	cbnz	r3, 800525c <_strtod_l+0xa74>
 800524e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005252:	9010      	str	r0, [sp, #64]	; 0x40
 8005254:	9311      	str	r3, [sp, #68]	; 0x44
 8005256:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800525a:	e783      	b.n	8005164 <_strtod_l+0x97c>
 800525c:	4602      	mov	r2, r0
 800525e:	460b      	mov	r3, r1
 8005260:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005264:	e7f7      	b.n	8005256 <_strtod_l+0xa6e>
 8005266:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800526a:	9b05      	ldr	r3, [sp, #20]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d1a8      	bne.n	80051c2 <_strtod_l+0x9da>
 8005270:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005274:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005276:	0d1b      	lsrs	r3, r3, #20
 8005278:	051b      	lsls	r3, r3, #20
 800527a:	429a      	cmp	r2, r3
 800527c:	d1a1      	bne.n	80051c2 <_strtod_l+0x9da>
 800527e:	4620      	mov	r0, r4
 8005280:	4629      	mov	r1, r5
 8005282:	f7fb fc71 	bl	8000b68 <__aeabi_d2lz>
 8005286:	f7fb f8f9 	bl	800047c <__aeabi_l2d>
 800528a:	4602      	mov	r2, r0
 800528c:	460b      	mov	r3, r1
 800528e:	4620      	mov	r0, r4
 8005290:	4629      	mov	r1, r5
 8005292:	f7fa ff69 	bl	8000168 <__aeabi_dsub>
 8005296:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005298:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800529c:	ea43 0308 	orr.w	r3, r3, r8
 80052a0:	4313      	orrs	r3, r2
 80052a2:	4604      	mov	r4, r0
 80052a4:	460d      	mov	r5, r1
 80052a6:	d066      	beq.n	8005376 <_strtod_l+0xb8e>
 80052a8:	a309      	add	r3, pc, #36	; (adr r3, 80052d0 <_strtod_l+0xae8>)
 80052aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ae:	f7fb fb85 	bl	80009bc <__aeabi_dcmplt>
 80052b2:	2800      	cmp	r0, #0
 80052b4:	f47f ace2 	bne.w	8004c7c <_strtod_l+0x494>
 80052b8:	a307      	add	r3, pc, #28	; (adr r3, 80052d8 <_strtod_l+0xaf0>)
 80052ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052be:	4620      	mov	r0, r4
 80052c0:	4629      	mov	r1, r5
 80052c2:	f7fb fb99 	bl	80009f8 <__aeabi_dcmpgt>
 80052c6:	2800      	cmp	r0, #0
 80052c8:	f43f af7b 	beq.w	80051c2 <_strtod_l+0x9da>
 80052cc:	e4d6      	b.n	8004c7c <_strtod_l+0x494>
 80052ce:	bf00      	nop
 80052d0:	94a03595 	.word	0x94a03595
 80052d4:	3fdfffff 	.word	0x3fdfffff
 80052d8:	35afe535 	.word	0x35afe535
 80052dc:	3fe00000 	.word	0x3fe00000
 80052e0:	000fffff 	.word	0x000fffff
 80052e4:	7ff00000 	.word	0x7ff00000
 80052e8:	7fefffff 	.word	0x7fefffff
 80052ec:	3ff00000 	.word	0x3ff00000
 80052f0:	7fe00000 	.word	0x7fe00000
 80052f4:	7c9fffff 	.word	0x7c9fffff
 80052f8:	3fe00000 	.word	0x3fe00000
 80052fc:	bff00000 	.word	0xbff00000
 8005300:	9b05      	ldr	r3, [sp, #20]
 8005302:	b313      	cbz	r3, 800534a <_strtod_l+0xb62>
 8005304:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005306:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800530a:	d81e      	bhi.n	800534a <_strtod_l+0xb62>
 800530c:	a326      	add	r3, pc, #152	; (adr r3, 80053a8 <_strtod_l+0xbc0>)
 800530e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005312:	4620      	mov	r0, r4
 8005314:	4629      	mov	r1, r5
 8005316:	f7fb fb5b 	bl	80009d0 <__aeabi_dcmple>
 800531a:	b190      	cbz	r0, 8005342 <_strtod_l+0xb5a>
 800531c:	4629      	mov	r1, r5
 800531e:	4620      	mov	r0, r4
 8005320:	f7fb fbb2 	bl	8000a88 <__aeabi_d2uiz>
 8005324:	2801      	cmp	r0, #1
 8005326:	bf38      	it	cc
 8005328:	2001      	movcc	r0, #1
 800532a:	f7fb f85b 	bl	80003e4 <__aeabi_ui2d>
 800532e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005330:	4604      	mov	r4, r0
 8005332:	460d      	mov	r5, r1
 8005334:	b9d3      	cbnz	r3, 800536c <_strtod_l+0xb84>
 8005336:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800533a:	9012      	str	r0, [sp, #72]	; 0x48
 800533c:	9313      	str	r3, [sp, #76]	; 0x4c
 800533e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8005342:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005344:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8005348:	1a9f      	subs	r7, r3, r2
 800534a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800534e:	f001 fe41 	bl	8006fd4 <__ulp>
 8005352:	4602      	mov	r2, r0
 8005354:	460b      	mov	r3, r1
 8005356:	4630      	mov	r0, r6
 8005358:	4639      	mov	r1, r7
 800535a:	f7fb f8bd 	bl	80004d8 <__aeabi_dmul>
 800535e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005362:	f7fa ff03 	bl	800016c <__adddf3>
 8005366:	4680      	mov	r8, r0
 8005368:	4689      	mov	r9, r1
 800536a:	e77e      	b.n	800526a <_strtod_l+0xa82>
 800536c:	4602      	mov	r2, r0
 800536e:	460b      	mov	r3, r1
 8005370:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8005374:	e7e3      	b.n	800533e <_strtod_l+0xb56>
 8005376:	a30e      	add	r3, pc, #56	; (adr r3, 80053b0 <_strtod_l+0xbc8>)
 8005378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800537c:	f7fb fb1e 	bl	80009bc <__aeabi_dcmplt>
 8005380:	e7a1      	b.n	80052c6 <_strtod_l+0xade>
 8005382:	2300      	movs	r3, #0
 8005384:	930a      	str	r3, [sp, #40]	; 0x28
 8005386:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005388:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800538a:	6013      	str	r3, [r2, #0]
 800538c:	f7ff ba71 	b.w	8004872 <_strtod_l+0x8a>
 8005390:	2a65      	cmp	r2, #101	; 0x65
 8005392:	f43f ab63 	beq.w	8004a5c <_strtod_l+0x274>
 8005396:	2a45      	cmp	r2, #69	; 0x45
 8005398:	f43f ab60 	beq.w	8004a5c <_strtod_l+0x274>
 800539c:	2301      	movs	r3, #1
 800539e:	f7ff bb95 	b.w	8004acc <_strtod_l+0x2e4>
 80053a2:	bf00      	nop
 80053a4:	f3af 8000 	nop.w
 80053a8:	ffc00000 	.word	0xffc00000
 80053ac:	41dfffff 	.word	0x41dfffff
 80053b0:	94a03595 	.word	0x94a03595
 80053b4:	3fcfffff 	.word	0x3fcfffff

080053b8 <_strtod_r>:
 80053b8:	4b01      	ldr	r3, [pc, #4]	; (80053c0 <_strtod_r+0x8>)
 80053ba:	f7ff ba15 	b.w	80047e8 <_strtod_l>
 80053be:	bf00      	nop
 80053c0:	20000074 	.word	0x20000074

080053c4 <_strtol_l.constprop.0>:
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053ca:	4680      	mov	r8, r0
 80053cc:	d001      	beq.n	80053d2 <_strtol_l.constprop.0+0xe>
 80053ce:	2b24      	cmp	r3, #36	; 0x24
 80053d0:	d906      	bls.n	80053e0 <_strtol_l.constprop.0+0x1c>
 80053d2:	f7fe faed 	bl	80039b0 <__errno>
 80053d6:	2316      	movs	r3, #22
 80053d8:	6003      	str	r3, [r0, #0]
 80053da:	2000      	movs	r0, #0
 80053dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053e0:	460d      	mov	r5, r1
 80053e2:	4f35      	ldr	r7, [pc, #212]	; (80054b8 <_strtol_l.constprop.0+0xf4>)
 80053e4:	4628      	mov	r0, r5
 80053e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80053ea:	5de6      	ldrb	r6, [r4, r7]
 80053ec:	f016 0608 	ands.w	r6, r6, #8
 80053f0:	d1f8      	bne.n	80053e4 <_strtol_l.constprop.0+0x20>
 80053f2:	2c2d      	cmp	r4, #45	; 0x2d
 80053f4:	d12f      	bne.n	8005456 <_strtol_l.constprop.0+0x92>
 80053f6:	2601      	movs	r6, #1
 80053f8:	782c      	ldrb	r4, [r5, #0]
 80053fa:	1c85      	adds	r5, r0, #2
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d057      	beq.n	80054b0 <_strtol_l.constprop.0+0xec>
 8005400:	2b10      	cmp	r3, #16
 8005402:	d109      	bne.n	8005418 <_strtol_l.constprop.0+0x54>
 8005404:	2c30      	cmp	r4, #48	; 0x30
 8005406:	d107      	bne.n	8005418 <_strtol_l.constprop.0+0x54>
 8005408:	7828      	ldrb	r0, [r5, #0]
 800540a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800540e:	2858      	cmp	r0, #88	; 0x58
 8005410:	d149      	bne.n	80054a6 <_strtol_l.constprop.0+0xe2>
 8005412:	2310      	movs	r3, #16
 8005414:	786c      	ldrb	r4, [r5, #1]
 8005416:	3502      	adds	r5, #2
 8005418:	2700      	movs	r7, #0
 800541a:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800541e:	f10e 3eff 	add.w	lr, lr, #4294967295
 8005422:	fbbe f9f3 	udiv	r9, lr, r3
 8005426:	4638      	mov	r0, r7
 8005428:	fb03 ea19 	mls	sl, r3, r9, lr
 800542c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005430:	f1bc 0f09 	cmp.w	ip, #9
 8005434:	d814      	bhi.n	8005460 <_strtol_l.constprop.0+0x9c>
 8005436:	4664      	mov	r4, ip
 8005438:	42a3      	cmp	r3, r4
 800543a:	dd22      	ble.n	8005482 <_strtol_l.constprop.0+0xbe>
 800543c:	2f00      	cmp	r7, #0
 800543e:	db1d      	blt.n	800547c <_strtol_l.constprop.0+0xb8>
 8005440:	4581      	cmp	r9, r0
 8005442:	d31b      	bcc.n	800547c <_strtol_l.constprop.0+0xb8>
 8005444:	d101      	bne.n	800544a <_strtol_l.constprop.0+0x86>
 8005446:	45a2      	cmp	sl, r4
 8005448:	db18      	blt.n	800547c <_strtol_l.constprop.0+0xb8>
 800544a:	2701      	movs	r7, #1
 800544c:	fb00 4003 	mla	r0, r0, r3, r4
 8005450:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005454:	e7ea      	b.n	800542c <_strtol_l.constprop.0+0x68>
 8005456:	2c2b      	cmp	r4, #43	; 0x2b
 8005458:	bf04      	itt	eq
 800545a:	782c      	ldrbeq	r4, [r5, #0]
 800545c:	1c85      	addeq	r5, r0, #2
 800545e:	e7cd      	b.n	80053fc <_strtol_l.constprop.0+0x38>
 8005460:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005464:	f1bc 0f19 	cmp.w	ip, #25
 8005468:	d801      	bhi.n	800546e <_strtol_l.constprop.0+0xaa>
 800546a:	3c37      	subs	r4, #55	; 0x37
 800546c:	e7e4      	b.n	8005438 <_strtol_l.constprop.0+0x74>
 800546e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005472:	f1bc 0f19 	cmp.w	ip, #25
 8005476:	d804      	bhi.n	8005482 <_strtol_l.constprop.0+0xbe>
 8005478:	3c57      	subs	r4, #87	; 0x57
 800547a:	e7dd      	b.n	8005438 <_strtol_l.constprop.0+0x74>
 800547c:	f04f 37ff 	mov.w	r7, #4294967295
 8005480:	e7e6      	b.n	8005450 <_strtol_l.constprop.0+0x8c>
 8005482:	2f00      	cmp	r7, #0
 8005484:	da07      	bge.n	8005496 <_strtol_l.constprop.0+0xd2>
 8005486:	2322      	movs	r3, #34	; 0x22
 8005488:	4670      	mov	r0, lr
 800548a:	f8c8 3000 	str.w	r3, [r8]
 800548e:	2a00      	cmp	r2, #0
 8005490:	d0a4      	beq.n	80053dc <_strtol_l.constprop.0+0x18>
 8005492:	1e69      	subs	r1, r5, #1
 8005494:	e005      	b.n	80054a2 <_strtol_l.constprop.0+0xde>
 8005496:	b106      	cbz	r6, 800549a <_strtol_l.constprop.0+0xd6>
 8005498:	4240      	negs	r0, r0
 800549a:	2a00      	cmp	r2, #0
 800549c:	d09e      	beq.n	80053dc <_strtol_l.constprop.0+0x18>
 800549e:	2f00      	cmp	r7, #0
 80054a0:	d1f7      	bne.n	8005492 <_strtol_l.constprop.0+0xce>
 80054a2:	6011      	str	r1, [r2, #0]
 80054a4:	e79a      	b.n	80053dc <_strtol_l.constprop.0+0x18>
 80054a6:	2430      	movs	r4, #48	; 0x30
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d1b5      	bne.n	8005418 <_strtol_l.constprop.0+0x54>
 80054ac:	2308      	movs	r3, #8
 80054ae:	e7b3      	b.n	8005418 <_strtol_l.constprop.0+0x54>
 80054b0:	2c30      	cmp	r4, #48	; 0x30
 80054b2:	d0a9      	beq.n	8005408 <_strtol_l.constprop.0+0x44>
 80054b4:	230a      	movs	r3, #10
 80054b6:	e7af      	b.n	8005418 <_strtol_l.constprop.0+0x54>
 80054b8:	080083d1 	.word	0x080083d1

080054bc <_strtol_r>:
 80054bc:	f7ff bf82 	b.w	80053c4 <_strtol_l.constprop.0>

080054c0 <quorem>:
 80054c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054c4:	6903      	ldr	r3, [r0, #16]
 80054c6:	690c      	ldr	r4, [r1, #16]
 80054c8:	4607      	mov	r7, r0
 80054ca:	42a3      	cmp	r3, r4
 80054cc:	f2c0 8082 	blt.w	80055d4 <quorem+0x114>
 80054d0:	3c01      	subs	r4, #1
 80054d2:	f100 0514 	add.w	r5, r0, #20
 80054d6:	f101 0814 	add.w	r8, r1, #20
 80054da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054de:	9301      	str	r3, [sp, #4]
 80054e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80054e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054e8:	3301      	adds	r3, #1
 80054ea:	429a      	cmp	r2, r3
 80054ec:	fbb2 f6f3 	udiv	r6, r2, r3
 80054f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80054f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80054f8:	d331      	bcc.n	800555e <quorem+0x9e>
 80054fa:	f04f 0e00 	mov.w	lr, #0
 80054fe:	4640      	mov	r0, r8
 8005500:	46ac      	mov	ip, r5
 8005502:	46f2      	mov	sl, lr
 8005504:	f850 2b04 	ldr.w	r2, [r0], #4
 8005508:	b293      	uxth	r3, r2
 800550a:	fb06 e303 	mla	r3, r6, r3, lr
 800550e:	0c12      	lsrs	r2, r2, #16
 8005510:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005514:	b29b      	uxth	r3, r3
 8005516:	fb06 e202 	mla	r2, r6, r2, lr
 800551a:	ebaa 0303 	sub.w	r3, sl, r3
 800551e:	f8dc a000 	ldr.w	sl, [ip]
 8005522:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005526:	fa1f fa8a 	uxth.w	sl, sl
 800552a:	4453      	add	r3, sl
 800552c:	f8dc a000 	ldr.w	sl, [ip]
 8005530:	b292      	uxth	r2, r2
 8005532:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005536:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800553a:	b29b      	uxth	r3, r3
 800553c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005540:	4581      	cmp	r9, r0
 8005542:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005546:	f84c 3b04 	str.w	r3, [ip], #4
 800554a:	d2db      	bcs.n	8005504 <quorem+0x44>
 800554c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005550:	b92b      	cbnz	r3, 800555e <quorem+0x9e>
 8005552:	9b01      	ldr	r3, [sp, #4]
 8005554:	3b04      	subs	r3, #4
 8005556:	429d      	cmp	r5, r3
 8005558:	461a      	mov	r2, r3
 800555a:	d32f      	bcc.n	80055bc <quorem+0xfc>
 800555c:	613c      	str	r4, [r7, #16]
 800555e:	4638      	mov	r0, r7
 8005560:	f001 fc90 	bl	8006e84 <__mcmp>
 8005564:	2800      	cmp	r0, #0
 8005566:	db25      	blt.n	80055b4 <quorem+0xf4>
 8005568:	4628      	mov	r0, r5
 800556a:	f04f 0c00 	mov.w	ip, #0
 800556e:	3601      	adds	r6, #1
 8005570:	f858 1b04 	ldr.w	r1, [r8], #4
 8005574:	f8d0 e000 	ldr.w	lr, [r0]
 8005578:	b28b      	uxth	r3, r1
 800557a:	ebac 0303 	sub.w	r3, ip, r3
 800557e:	fa1f f28e 	uxth.w	r2, lr
 8005582:	4413      	add	r3, r2
 8005584:	0c0a      	lsrs	r2, r1, #16
 8005586:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800558a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800558e:	b29b      	uxth	r3, r3
 8005590:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005594:	45c1      	cmp	r9, r8
 8005596:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800559a:	f840 3b04 	str.w	r3, [r0], #4
 800559e:	d2e7      	bcs.n	8005570 <quorem+0xb0>
 80055a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055a8:	b922      	cbnz	r2, 80055b4 <quorem+0xf4>
 80055aa:	3b04      	subs	r3, #4
 80055ac:	429d      	cmp	r5, r3
 80055ae:	461a      	mov	r2, r3
 80055b0:	d30a      	bcc.n	80055c8 <quorem+0x108>
 80055b2:	613c      	str	r4, [r7, #16]
 80055b4:	4630      	mov	r0, r6
 80055b6:	b003      	add	sp, #12
 80055b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055bc:	6812      	ldr	r2, [r2, #0]
 80055be:	3b04      	subs	r3, #4
 80055c0:	2a00      	cmp	r2, #0
 80055c2:	d1cb      	bne.n	800555c <quorem+0x9c>
 80055c4:	3c01      	subs	r4, #1
 80055c6:	e7c6      	b.n	8005556 <quorem+0x96>
 80055c8:	6812      	ldr	r2, [r2, #0]
 80055ca:	3b04      	subs	r3, #4
 80055cc:	2a00      	cmp	r2, #0
 80055ce:	d1f0      	bne.n	80055b2 <quorem+0xf2>
 80055d0:	3c01      	subs	r4, #1
 80055d2:	e7eb      	b.n	80055ac <quorem+0xec>
 80055d4:	2000      	movs	r0, #0
 80055d6:	e7ee      	b.n	80055b6 <quorem+0xf6>

080055d8 <_dtoa_r>:
 80055d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055dc:	4616      	mov	r6, r2
 80055de:	461f      	mov	r7, r3
 80055e0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80055e2:	b099      	sub	sp, #100	; 0x64
 80055e4:	4605      	mov	r5, r0
 80055e6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80055ea:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80055ee:	b974      	cbnz	r4, 800560e <_dtoa_r+0x36>
 80055f0:	2010      	movs	r0, #16
 80055f2:	f001 f949 	bl	8006888 <malloc>
 80055f6:	4602      	mov	r2, r0
 80055f8:	6268      	str	r0, [r5, #36]	; 0x24
 80055fa:	b920      	cbnz	r0, 8005606 <_dtoa_r+0x2e>
 80055fc:	21ea      	movs	r1, #234	; 0xea
 80055fe:	4ba8      	ldr	r3, [pc, #672]	; (80058a0 <_dtoa_r+0x2c8>)
 8005600:	48a8      	ldr	r0, [pc, #672]	; (80058a4 <_dtoa_r+0x2cc>)
 8005602:	f002 f8b3 	bl	800776c <__assert_func>
 8005606:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800560a:	6004      	str	r4, [r0, #0]
 800560c:	60c4      	str	r4, [r0, #12]
 800560e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005610:	6819      	ldr	r1, [r3, #0]
 8005612:	b151      	cbz	r1, 800562a <_dtoa_r+0x52>
 8005614:	685a      	ldr	r2, [r3, #4]
 8005616:	2301      	movs	r3, #1
 8005618:	4093      	lsls	r3, r2
 800561a:	604a      	str	r2, [r1, #4]
 800561c:	608b      	str	r3, [r1, #8]
 800561e:	4628      	mov	r0, r5
 8005620:	f001 f9a8 	bl	8006974 <_Bfree>
 8005624:	2200      	movs	r2, #0
 8005626:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005628:	601a      	str	r2, [r3, #0]
 800562a:	1e3b      	subs	r3, r7, #0
 800562c:	bfaf      	iteee	ge
 800562e:	2300      	movge	r3, #0
 8005630:	2201      	movlt	r2, #1
 8005632:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005636:	9305      	strlt	r3, [sp, #20]
 8005638:	bfa8      	it	ge
 800563a:	f8c8 3000 	strge.w	r3, [r8]
 800563e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005642:	4b99      	ldr	r3, [pc, #612]	; (80058a8 <_dtoa_r+0x2d0>)
 8005644:	bfb8      	it	lt
 8005646:	f8c8 2000 	strlt.w	r2, [r8]
 800564a:	ea33 0309 	bics.w	r3, r3, r9
 800564e:	d119      	bne.n	8005684 <_dtoa_r+0xac>
 8005650:	f242 730f 	movw	r3, #9999	; 0x270f
 8005654:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005656:	6013      	str	r3, [r2, #0]
 8005658:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800565c:	4333      	orrs	r3, r6
 800565e:	f000 857f 	beq.w	8006160 <_dtoa_r+0xb88>
 8005662:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005664:	b953      	cbnz	r3, 800567c <_dtoa_r+0xa4>
 8005666:	4b91      	ldr	r3, [pc, #580]	; (80058ac <_dtoa_r+0x2d4>)
 8005668:	e022      	b.n	80056b0 <_dtoa_r+0xd8>
 800566a:	4b91      	ldr	r3, [pc, #580]	; (80058b0 <_dtoa_r+0x2d8>)
 800566c:	9303      	str	r3, [sp, #12]
 800566e:	3308      	adds	r3, #8
 8005670:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005672:	6013      	str	r3, [r2, #0]
 8005674:	9803      	ldr	r0, [sp, #12]
 8005676:	b019      	add	sp, #100	; 0x64
 8005678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800567c:	4b8b      	ldr	r3, [pc, #556]	; (80058ac <_dtoa_r+0x2d4>)
 800567e:	9303      	str	r3, [sp, #12]
 8005680:	3303      	adds	r3, #3
 8005682:	e7f5      	b.n	8005670 <_dtoa_r+0x98>
 8005684:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005688:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800568c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005690:	2200      	movs	r2, #0
 8005692:	2300      	movs	r3, #0
 8005694:	f7fb f988 	bl	80009a8 <__aeabi_dcmpeq>
 8005698:	4680      	mov	r8, r0
 800569a:	b158      	cbz	r0, 80056b4 <_dtoa_r+0xdc>
 800569c:	2301      	movs	r3, #1
 800569e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80056a0:	6013      	str	r3, [r2, #0]
 80056a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	f000 8558 	beq.w	800615a <_dtoa_r+0xb82>
 80056aa:	4882      	ldr	r0, [pc, #520]	; (80058b4 <_dtoa_r+0x2dc>)
 80056ac:	6018      	str	r0, [r3, #0]
 80056ae:	1e43      	subs	r3, r0, #1
 80056b0:	9303      	str	r3, [sp, #12]
 80056b2:	e7df      	b.n	8005674 <_dtoa_r+0x9c>
 80056b4:	ab16      	add	r3, sp, #88	; 0x58
 80056b6:	9301      	str	r3, [sp, #4]
 80056b8:	ab17      	add	r3, sp, #92	; 0x5c
 80056ba:	9300      	str	r3, [sp, #0]
 80056bc:	4628      	mov	r0, r5
 80056be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80056c2:	f001 fd01 	bl	80070c8 <__d2b>
 80056c6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80056ca:	4683      	mov	fp, r0
 80056cc:	2c00      	cmp	r4, #0
 80056ce:	d07f      	beq.n	80057d0 <_dtoa_r+0x1f8>
 80056d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80056d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056d6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80056da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056de:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80056e2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80056e6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80056ea:	2200      	movs	r2, #0
 80056ec:	4b72      	ldr	r3, [pc, #456]	; (80058b8 <_dtoa_r+0x2e0>)
 80056ee:	f7fa fd3b 	bl	8000168 <__aeabi_dsub>
 80056f2:	a365      	add	r3, pc, #404	; (adr r3, 8005888 <_dtoa_r+0x2b0>)
 80056f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f8:	f7fa feee 	bl	80004d8 <__aeabi_dmul>
 80056fc:	a364      	add	r3, pc, #400	; (adr r3, 8005890 <_dtoa_r+0x2b8>)
 80056fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005702:	f7fa fd33 	bl	800016c <__adddf3>
 8005706:	4606      	mov	r6, r0
 8005708:	4620      	mov	r0, r4
 800570a:	460f      	mov	r7, r1
 800570c:	f7fa fe7a 	bl	8000404 <__aeabi_i2d>
 8005710:	a361      	add	r3, pc, #388	; (adr r3, 8005898 <_dtoa_r+0x2c0>)
 8005712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005716:	f7fa fedf 	bl	80004d8 <__aeabi_dmul>
 800571a:	4602      	mov	r2, r0
 800571c:	460b      	mov	r3, r1
 800571e:	4630      	mov	r0, r6
 8005720:	4639      	mov	r1, r7
 8005722:	f7fa fd23 	bl	800016c <__adddf3>
 8005726:	4606      	mov	r6, r0
 8005728:	460f      	mov	r7, r1
 800572a:	f7fb f985 	bl	8000a38 <__aeabi_d2iz>
 800572e:	2200      	movs	r2, #0
 8005730:	4682      	mov	sl, r0
 8005732:	2300      	movs	r3, #0
 8005734:	4630      	mov	r0, r6
 8005736:	4639      	mov	r1, r7
 8005738:	f7fb f940 	bl	80009bc <__aeabi_dcmplt>
 800573c:	b148      	cbz	r0, 8005752 <_dtoa_r+0x17a>
 800573e:	4650      	mov	r0, sl
 8005740:	f7fa fe60 	bl	8000404 <__aeabi_i2d>
 8005744:	4632      	mov	r2, r6
 8005746:	463b      	mov	r3, r7
 8005748:	f7fb f92e 	bl	80009a8 <__aeabi_dcmpeq>
 800574c:	b908      	cbnz	r0, 8005752 <_dtoa_r+0x17a>
 800574e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005752:	f1ba 0f16 	cmp.w	sl, #22
 8005756:	d858      	bhi.n	800580a <_dtoa_r+0x232>
 8005758:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800575c:	4b57      	ldr	r3, [pc, #348]	; (80058bc <_dtoa_r+0x2e4>)
 800575e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005766:	f7fb f929 	bl	80009bc <__aeabi_dcmplt>
 800576a:	2800      	cmp	r0, #0
 800576c:	d04f      	beq.n	800580e <_dtoa_r+0x236>
 800576e:	2300      	movs	r3, #0
 8005770:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005774:	930f      	str	r3, [sp, #60]	; 0x3c
 8005776:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005778:	1b1c      	subs	r4, r3, r4
 800577a:	1e63      	subs	r3, r4, #1
 800577c:	9309      	str	r3, [sp, #36]	; 0x24
 800577e:	bf49      	itett	mi
 8005780:	f1c4 0301 	rsbmi	r3, r4, #1
 8005784:	2300      	movpl	r3, #0
 8005786:	9306      	strmi	r3, [sp, #24]
 8005788:	2300      	movmi	r3, #0
 800578a:	bf54      	ite	pl
 800578c:	9306      	strpl	r3, [sp, #24]
 800578e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005790:	f1ba 0f00 	cmp.w	sl, #0
 8005794:	db3d      	blt.n	8005812 <_dtoa_r+0x23a>
 8005796:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005798:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800579c:	4453      	add	r3, sl
 800579e:	9309      	str	r3, [sp, #36]	; 0x24
 80057a0:	2300      	movs	r3, #0
 80057a2:	930a      	str	r3, [sp, #40]	; 0x28
 80057a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80057a6:	2b09      	cmp	r3, #9
 80057a8:	f200 808c 	bhi.w	80058c4 <_dtoa_r+0x2ec>
 80057ac:	2b05      	cmp	r3, #5
 80057ae:	bfc4      	itt	gt
 80057b0:	3b04      	subgt	r3, #4
 80057b2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80057b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80057b6:	bfc8      	it	gt
 80057b8:	2400      	movgt	r4, #0
 80057ba:	f1a3 0302 	sub.w	r3, r3, #2
 80057be:	bfd8      	it	le
 80057c0:	2401      	movle	r4, #1
 80057c2:	2b03      	cmp	r3, #3
 80057c4:	f200 808a 	bhi.w	80058dc <_dtoa_r+0x304>
 80057c8:	e8df f003 	tbb	[pc, r3]
 80057cc:	5b4d4f2d 	.word	0x5b4d4f2d
 80057d0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80057d4:	441c      	add	r4, r3
 80057d6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80057da:	2b20      	cmp	r3, #32
 80057dc:	bfc3      	ittte	gt
 80057de:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80057e2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80057e6:	fa09 f303 	lslgt.w	r3, r9, r3
 80057ea:	f1c3 0320 	rsble	r3, r3, #32
 80057ee:	bfc6      	itte	gt
 80057f0:	fa26 f000 	lsrgt.w	r0, r6, r0
 80057f4:	4318      	orrgt	r0, r3
 80057f6:	fa06 f003 	lslle.w	r0, r6, r3
 80057fa:	f7fa fdf3 	bl	80003e4 <__aeabi_ui2d>
 80057fe:	2301      	movs	r3, #1
 8005800:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005804:	3c01      	subs	r4, #1
 8005806:	9313      	str	r3, [sp, #76]	; 0x4c
 8005808:	e76f      	b.n	80056ea <_dtoa_r+0x112>
 800580a:	2301      	movs	r3, #1
 800580c:	e7b2      	b.n	8005774 <_dtoa_r+0x19c>
 800580e:	900f      	str	r0, [sp, #60]	; 0x3c
 8005810:	e7b1      	b.n	8005776 <_dtoa_r+0x19e>
 8005812:	9b06      	ldr	r3, [sp, #24]
 8005814:	eba3 030a 	sub.w	r3, r3, sl
 8005818:	9306      	str	r3, [sp, #24]
 800581a:	f1ca 0300 	rsb	r3, sl, #0
 800581e:	930a      	str	r3, [sp, #40]	; 0x28
 8005820:	2300      	movs	r3, #0
 8005822:	930e      	str	r3, [sp, #56]	; 0x38
 8005824:	e7be      	b.n	80057a4 <_dtoa_r+0x1cc>
 8005826:	2300      	movs	r3, #0
 8005828:	930b      	str	r3, [sp, #44]	; 0x2c
 800582a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800582c:	2b00      	cmp	r3, #0
 800582e:	dc58      	bgt.n	80058e2 <_dtoa_r+0x30a>
 8005830:	f04f 0901 	mov.w	r9, #1
 8005834:	464b      	mov	r3, r9
 8005836:	f8cd 9020 	str.w	r9, [sp, #32]
 800583a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800583e:	2200      	movs	r2, #0
 8005840:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005842:	6042      	str	r2, [r0, #4]
 8005844:	2204      	movs	r2, #4
 8005846:	f102 0614 	add.w	r6, r2, #20
 800584a:	429e      	cmp	r6, r3
 800584c:	6841      	ldr	r1, [r0, #4]
 800584e:	d94e      	bls.n	80058ee <_dtoa_r+0x316>
 8005850:	4628      	mov	r0, r5
 8005852:	f001 f84f 	bl	80068f4 <_Balloc>
 8005856:	9003      	str	r0, [sp, #12]
 8005858:	2800      	cmp	r0, #0
 800585a:	d14c      	bne.n	80058f6 <_dtoa_r+0x31e>
 800585c:	4602      	mov	r2, r0
 800585e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005862:	4b17      	ldr	r3, [pc, #92]	; (80058c0 <_dtoa_r+0x2e8>)
 8005864:	e6cc      	b.n	8005600 <_dtoa_r+0x28>
 8005866:	2301      	movs	r3, #1
 8005868:	e7de      	b.n	8005828 <_dtoa_r+0x250>
 800586a:	2300      	movs	r3, #0
 800586c:	930b      	str	r3, [sp, #44]	; 0x2c
 800586e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005870:	eb0a 0903 	add.w	r9, sl, r3
 8005874:	f109 0301 	add.w	r3, r9, #1
 8005878:	2b01      	cmp	r3, #1
 800587a:	9308      	str	r3, [sp, #32]
 800587c:	bfb8      	it	lt
 800587e:	2301      	movlt	r3, #1
 8005880:	e7dd      	b.n	800583e <_dtoa_r+0x266>
 8005882:	2301      	movs	r3, #1
 8005884:	e7f2      	b.n	800586c <_dtoa_r+0x294>
 8005886:	bf00      	nop
 8005888:	636f4361 	.word	0x636f4361
 800588c:	3fd287a7 	.word	0x3fd287a7
 8005890:	8b60c8b3 	.word	0x8b60c8b3
 8005894:	3fc68a28 	.word	0x3fc68a28
 8005898:	509f79fb 	.word	0x509f79fb
 800589c:	3fd34413 	.word	0x3fd34413
 80058a0:	080084de 	.word	0x080084de
 80058a4:	080084f5 	.word	0x080084f5
 80058a8:	7ff00000 	.word	0x7ff00000
 80058ac:	080084da 	.word	0x080084da
 80058b0:	080084d1 	.word	0x080084d1
 80058b4:	08008355 	.word	0x08008355
 80058b8:	3ff80000 	.word	0x3ff80000
 80058bc:	08008660 	.word	0x08008660
 80058c0:	08008550 	.word	0x08008550
 80058c4:	2401      	movs	r4, #1
 80058c6:	2300      	movs	r3, #0
 80058c8:	940b      	str	r4, [sp, #44]	; 0x2c
 80058ca:	9322      	str	r3, [sp, #136]	; 0x88
 80058cc:	f04f 39ff 	mov.w	r9, #4294967295
 80058d0:	2200      	movs	r2, #0
 80058d2:	2312      	movs	r3, #18
 80058d4:	f8cd 9020 	str.w	r9, [sp, #32]
 80058d8:	9223      	str	r2, [sp, #140]	; 0x8c
 80058da:	e7b0      	b.n	800583e <_dtoa_r+0x266>
 80058dc:	2301      	movs	r3, #1
 80058de:	930b      	str	r3, [sp, #44]	; 0x2c
 80058e0:	e7f4      	b.n	80058cc <_dtoa_r+0x2f4>
 80058e2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80058e6:	464b      	mov	r3, r9
 80058e8:	f8cd 9020 	str.w	r9, [sp, #32]
 80058ec:	e7a7      	b.n	800583e <_dtoa_r+0x266>
 80058ee:	3101      	adds	r1, #1
 80058f0:	6041      	str	r1, [r0, #4]
 80058f2:	0052      	lsls	r2, r2, #1
 80058f4:	e7a7      	b.n	8005846 <_dtoa_r+0x26e>
 80058f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80058f8:	9a03      	ldr	r2, [sp, #12]
 80058fa:	601a      	str	r2, [r3, #0]
 80058fc:	9b08      	ldr	r3, [sp, #32]
 80058fe:	2b0e      	cmp	r3, #14
 8005900:	f200 80a8 	bhi.w	8005a54 <_dtoa_r+0x47c>
 8005904:	2c00      	cmp	r4, #0
 8005906:	f000 80a5 	beq.w	8005a54 <_dtoa_r+0x47c>
 800590a:	f1ba 0f00 	cmp.w	sl, #0
 800590e:	dd34      	ble.n	800597a <_dtoa_r+0x3a2>
 8005910:	4a9a      	ldr	r2, [pc, #616]	; (8005b7c <_dtoa_r+0x5a4>)
 8005912:	f00a 030f 	and.w	r3, sl, #15
 8005916:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800591a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800591e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005922:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005926:	ea4f 142a 	mov.w	r4, sl, asr #4
 800592a:	d016      	beq.n	800595a <_dtoa_r+0x382>
 800592c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005930:	4b93      	ldr	r3, [pc, #588]	; (8005b80 <_dtoa_r+0x5a8>)
 8005932:	2703      	movs	r7, #3
 8005934:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005938:	f7fa fef8 	bl	800072c <__aeabi_ddiv>
 800593c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005940:	f004 040f 	and.w	r4, r4, #15
 8005944:	4e8e      	ldr	r6, [pc, #568]	; (8005b80 <_dtoa_r+0x5a8>)
 8005946:	b954      	cbnz	r4, 800595e <_dtoa_r+0x386>
 8005948:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800594c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005950:	f7fa feec 	bl	800072c <__aeabi_ddiv>
 8005954:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005958:	e029      	b.n	80059ae <_dtoa_r+0x3d6>
 800595a:	2702      	movs	r7, #2
 800595c:	e7f2      	b.n	8005944 <_dtoa_r+0x36c>
 800595e:	07e1      	lsls	r1, r4, #31
 8005960:	d508      	bpl.n	8005974 <_dtoa_r+0x39c>
 8005962:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005966:	e9d6 2300 	ldrd	r2, r3, [r6]
 800596a:	f7fa fdb5 	bl	80004d8 <__aeabi_dmul>
 800596e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005972:	3701      	adds	r7, #1
 8005974:	1064      	asrs	r4, r4, #1
 8005976:	3608      	adds	r6, #8
 8005978:	e7e5      	b.n	8005946 <_dtoa_r+0x36e>
 800597a:	f000 80a5 	beq.w	8005ac8 <_dtoa_r+0x4f0>
 800597e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005982:	f1ca 0400 	rsb	r4, sl, #0
 8005986:	4b7d      	ldr	r3, [pc, #500]	; (8005b7c <_dtoa_r+0x5a4>)
 8005988:	f004 020f 	and.w	r2, r4, #15
 800598c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005994:	f7fa fda0 	bl	80004d8 <__aeabi_dmul>
 8005998:	2702      	movs	r7, #2
 800599a:	2300      	movs	r3, #0
 800599c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059a0:	4e77      	ldr	r6, [pc, #476]	; (8005b80 <_dtoa_r+0x5a8>)
 80059a2:	1124      	asrs	r4, r4, #4
 80059a4:	2c00      	cmp	r4, #0
 80059a6:	f040 8084 	bne.w	8005ab2 <_dtoa_r+0x4da>
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d1d2      	bne.n	8005954 <_dtoa_r+0x37c>
 80059ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f000 808b 	beq.w	8005acc <_dtoa_r+0x4f4>
 80059b6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80059ba:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80059be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80059c2:	2200      	movs	r2, #0
 80059c4:	4b6f      	ldr	r3, [pc, #444]	; (8005b84 <_dtoa_r+0x5ac>)
 80059c6:	f7fa fff9 	bl	80009bc <__aeabi_dcmplt>
 80059ca:	2800      	cmp	r0, #0
 80059cc:	d07e      	beq.n	8005acc <_dtoa_r+0x4f4>
 80059ce:	9b08      	ldr	r3, [sp, #32]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d07b      	beq.n	8005acc <_dtoa_r+0x4f4>
 80059d4:	f1b9 0f00 	cmp.w	r9, #0
 80059d8:	dd38      	ble.n	8005a4c <_dtoa_r+0x474>
 80059da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80059de:	2200      	movs	r2, #0
 80059e0:	4b69      	ldr	r3, [pc, #420]	; (8005b88 <_dtoa_r+0x5b0>)
 80059e2:	f7fa fd79 	bl	80004d8 <__aeabi_dmul>
 80059e6:	464c      	mov	r4, r9
 80059e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059ec:	f10a 38ff 	add.w	r8, sl, #4294967295
 80059f0:	3701      	adds	r7, #1
 80059f2:	4638      	mov	r0, r7
 80059f4:	f7fa fd06 	bl	8000404 <__aeabi_i2d>
 80059f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059fc:	f7fa fd6c 	bl	80004d8 <__aeabi_dmul>
 8005a00:	2200      	movs	r2, #0
 8005a02:	4b62      	ldr	r3, [pc, #392]	; (8005b8c <_dtoa_r+0x5b4>)
 8005a04:	f7fa fbb2 	bl	800016c <__adddf3>
 8005a08:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005a0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005a10:	9611      	str	r6, [sp, #68]	; 0x44
 8005a12:	2c00      	cmp	r4, #0
 8005a14:	d15d      	bne.n	8005ad2 <_dtoa_r+0x4fa>
 8005a16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	4b5c      	ldr	r3, [pc, #368]	; (8005b90 <_dtoa_r+0x5b8>)
 8005a1e:	f7fa fba3 	bl	8000168 <__aeabi_dsub>
 8005a22:	4602      	mov	r2, r0
 8005a24:	460b      	mov	r3, r1
 8005a26:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005a2a:	4633      	mov	r3, r6
 8005a2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005a2e:	f7fa ffe3 	bl	80009f8 <__aeabi_dcmpgt>
 8005a32:	2800      	cmp	r0, #0
 8005a34:	f040 829c 	bne.w	8005f70 <_dtoa_r+0x998>
 8005a38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005a3e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005a42:	f7fa ffbb 	bl	80009bc <__aeabi_dcmplt>
 8005a46:	2800      	cmp	r0, #0
 8005a48:	f040 8290 	bne.w	8005f6c <_dtoa_r+0x994>
 8005a4c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005a50:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005a54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f2c0 8152 	blt.w	8005d00 <_dtoa_r+0x728>
 8005a5c:	f1ba 0f0e 	cmp.w	sl, #14
 8005a60:	f300 814e 	bgt.w	8005d00 <_dtoa_r+0x728>
 8005a64:	4b45      	ldr	r3, [pc, #276]	; (8005b7c <_dtoa_r+0x5a4>)
 8005a66:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005a6a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005a6e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005a72:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f280 80db 	bge.w	8005c30 <_dtoa_r+0x658>
 8005a7a:	9b08      	ldr	r3, [sp, #32]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	f300 80d7 	bgt.w	8005c30 <_dtoa_r+0x658>
 8005a82:	f040 8272 	bne.w	8005f6a <_dtoa_r+0x992>
 8005a86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	4b40      	ldr	r3, [pc, #256]	; (8005b90 <_dtoa_r+0x5b8>)
 8005a8e:	f7fa fd23 	bl	80004d8 <__aeabi_dmul>
 8005a92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a96:	f7fa ffa5 	bl	80009e4 <__aeabi_dcmpge>
 8005a9a:	9c08      	ldr	r4, [sp, #32]
 8005a9c:	4626      	mov	r6, r4
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	f040 8248 	bne.w	8005f34 <_dtoa_r+0x95c>
 8005aa4:	2331      	movs	r3, #49	; 0x31
 8005aa6:	9f03      	ldr	r7, [sp, #12]
 8005aa8:	f10a 0a01 	add.w	sl, sl, #1
 8005aac:	f807 3b01 	strb.w	r3, [r7], #1
 8005ab0:	e244      	b.n	8005f3c <_dtoa_r+0x964>
 8005ab2:	07e2      	lsls	r2, r4, #31
 8005ab4:	d505      	bpl.n	8005ac2 <_dtoa_r+0x4ea>
 8005ab6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005aba:	f7fa fd0d 	bl	80004d8 <__aeabi_dmul>
 8005abe:	2301      	movs	r3, #1
 8005ac0:	3701      	adds	r7, #1
 8005ac2:	1064      	asrs	r4, r4, #1
 8005ac4:	3608      	adds	r6, #8
 8005ac6:	e76d      	b.n	80059a4 <_dtoa_r+0x3cc>
 8005ac8:	2702      	movs	r7, #2
 8005aca:	e770      	b.n	80059ae <_dtoa_r+0x3d6>
 8005acc:	46d0      	mov	r8, sl
 8005ace:	9c08      	ldr	r4, [sp, #32]
 8005ad0:	e78f      	b.n	80059f2 <_dtoa_r+0x41a>
 8005ad2:	9903      	ldr	r1, [sp, #12]
 8005ad4:	4b29      	ldr	r3, [pc, #164]	; (8005b7c <_dtoa_r+0x5a4>)
 8005ad6:	4421      	add	r1, r4
 8005ad8:	9112      	str	r1, [sp, #72]	; 0x48
 8005ada:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005adc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005ae0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005ae4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005ae8:	2900      	cmp	r1, #0
 8005aea:	d055      	beq.n	8005b98 <_dtoa_r+0x5c0>
 8005aec:	2000      	movs	r0, #0
 8005aee:	4929      	ldr	r1, [pc, #164]	; (8005b94 <_dtoa_r+0x5bc>)
 8005af0:	f7fa fe1c 	bl	800072c <__aeabi_ddiv>
 8005af4:	463b      	mov	r3, r7
 8005af6:	4632      	mov	r2, r6
 8005af8:	f7fa fb36 	bl	8000168 <__aeabi_dsub>
 8005afc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005b00:	9f03      	ldr	r7, [sp, #12]
 8005b02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b06:	f7fa ff97 	bl	8000a38 <__aeabi_d2iz>
 8005b0a:	4604      	mov	r4, r0
 8005b0c:	f7fa fc7a 	bl	8000404 <__aeabi_i2d>
 8005b10:	4602      	mov	r2, r0
 8005b12:	460b      	mov	r3, r1
 8005b14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b18:	f7fa fb26 	bl	8000168 <__aeabi_dsub>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	460b      	mov	r3, r1
 8005b20:	3430      	adds	r4, #48	; 0x30
 8005b22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005b26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005b2a:	f807 4b01 	strb.w	r4, [r7], #1
 8005b2e:	f7fa ff45 	bl	80009bc <__aeabi_dcmplt>
 8005b32:	2800      	cmp	r0, #0
 8005b34:	d174      	bne.n	8005c20 <_dtoa_r+0x648>
 8005b36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b3a:	2000      	movs	r0, #0
 8005b3c:	4911      	ldr	r1, [pc, #68]	; (8005b84 <_dtoa_r+0x5ac>)
 8005b3e:	f7fa fb13 	bl	8000168 <__aeabi_dsub>
 8005b42:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005b46:	f7fa ff39 	bl	80009bc <__aeabi_dcmplt>
 8005b4a:	2800      	cmp	r0, #0
 8005b4c:	f040 80b7 	bne.w	8005cbe <_dtoa_r+0x6e6>
 8005b50:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b52:	429f      	cmp	r7, r3
 8005b54:	f43f af7a 	beq.w	8005a4c <_dtoa_r+0x474>
 8005b58:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	4b0a      	ldr	r3, [pc, #40]	; (8005b88 <_dtoa_r+0x5b0>)
 8005b60:	f7fa fcba 	bl	80004d8 <__aeabi_dmul>
 8005b64:	2200      	movs	r2, #0
 8005b66:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005b6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b6e:	4b06      	ldr	r3, [pc, #24]	; (8005b88 <_dtoa_r+0x5b0>)
 8005b70:	f7fa fcb2 	bl	80004d8 <__aeabi_dmul>
 8005b74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b78:	e7c3      	b.n	8005b02 <_dtoa_r+0x52a>
 8005b7a:	bf00      	nop
 8005b7c:	08008660 	.word	0x08008660
 8005b80:	08008638 	.word	0x08008638
 8005b84:	3ff00000 	.word	0x3ff00000
 8005b88:	40240000 	.word	0x40240000
 8005b8c:	401c0000 	.word	0x401c0000
 8005b90:	40140000 	.word	0x40140000
 8005b94:	3fe00000 	.word	0x3fe00000
 8005b98:	4630      	mov	r0, r6
 8005b9a:	4639      	mov	r1, r7
 8005b9c:	f7fa fc9c 	bl	80004d8 <__aeabi_dmul>
 8005ba0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005ba2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005ba6:	9c03      	ldr	r4, [sp, #12]
 8005ba8:	9314      	str	r3, [sp, #80]	; 0x50
 8005baa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bae:	f7fa ff43 	bl	8000a38 <__aeabi_d2iz>
 8005bb2:	9015      	str	r0, [sp, #84]	; 0x54
 8005bb4:	f7fa fc26 	bl	8000404 <__aeabi_i2d>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	460b      	mov	r3, r1
 8005bbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bc0:	f7fa fad2 	bl	8000168 <__aeabi_dsub>
 8005bc4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005bc6:	4606      	mov	r6, r0
 8005bc8:	3330      	adds	r3, #48	; 0x30
 8005bca:	f804 3b01 	strb.w	r3, [r4], #1
 8005bce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005bd0:	460f      	mov	r7, r1
 8005bd2:	429c      	cmp	r4, r3
 8005bd4:	f04f 0200 	mov.w	r2, #0
 8005bd8:	d124      	bne.n	8005c24 <_dtoa_r+0x64c>
 8005bda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005bde:	4bb0      	ldr	r3, [pc, #704]	; (8005ea0 <_dtoa_r+0x8c8>)
 8005be0:	f7fa fac4 	bl	800016c <__adddf3>
 8005be4:	4602      	mov	r2, r0
 8005be6:	460b      	mov	r3, r1
 8005be8:	4630      	mov	r0, r6
 8005bea:	4639      	mov	r1, r7
 8005bec:	f7fa ff04 	bl	80009f8 <__aeabi_dcmpgt>
 8005bf0:	2800      	cmp	r0, #0
 8005bf2:	d163      	bne.n	8005cbc <_dtoa_r+0x6e4>
 8005bf4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005bf8:	2000      	movs	r0, #0
 8005bfa:	49a9      	ldr	r1, [pc, #676]	; (8005ea0 <_dtoa_r+0x8c8>)
 8005bfc:	f7fa fab4 	bl	8000168 <__aeabi_dsub>
 8005c00:	4602      	mov	r2, r0
 8005c02:	460b      	mov	r3, r1
 8005c04:	4630      	mov	r0, r6
 8005c06:	4639      	mov	r1, r7
 8005c08:	f7fa fed8 	bl	80009bc <__aeabi_dcmplt>
 8005c0c:	2800      	cmp	r0, #0
 8005c0e:	f43f af1d 	beq.w	8005a4c <_dtoa_r+0x474>
 8005c12:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005c14:	1e7b      	subs	r3, r7, #1
 8005c16:	9314      	str	r3, [sp, #80]	; 0x50
 8005c18:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005c1c:	2b30      	cmp	r3, #48	; 0x30
 8005c1e:	d0f8      	beq.n	8005c12 <_dtoa_r+0x63a>
 8005c20:	46c2      	mov	sl, r8
 8005c22:	e03b      	b.n	8005c9c <_dtoa_r+0x6c4>
 8005c24:	4b9f      	ldr	r3, [pc, #636]	; (8005ea4 <_dtoa_r+0x8cc>)
 8005c26:	f7fa fc57 	bl	80004d8 <__aeabi_dmul>
 8005c2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c2e:	e7bc      	b.n	8005baa <_dtoa_r+0x5d2>
 8005c30:	9f03      	ldr	r7, [sp, #12]
 8005c32:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8005c36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c3a:	4640      	mov	r0, r8
 8005c3c:	4649      	mov	r1, r9
 8005c3e:	f7fa fd75 	bl	800072c <__aeabi_ddiv>
 8005c42:	f7fa fef9 	bl	8000a38 <__aeabi_d2iz>
 8005c46:	4604      	mov	r4, r0
 8005c48:	f7fa fbdc 	bl	8000404 <__aeabi_i2d>
 8005c4c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c50:	f7fa fc42 	bl	80004d8 <__aeabi_dmul>
 8005c54:	4602      	mov	r2, r0
 8005c56:	460b      	mov	r3, r1
 8005c58:	4640      	mov	r0, r8
 8005c5a:	4649      	mov	r1, r9
 8005c5c:	f7fa fa84 	bl	8000168 <__aeabi_dsub>
 8005c60:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005c64:	f807 6b01 	strb.w	r6, [r7], #1
 8005c68:	9e03      	ldr	r6, [sp, #12]
 8005c6a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005c6e:	1bbe      	subs	r6, r7, r6
 8005c70:	45b4      	cmp	ip, r6
 8005c72:	4602      	mov	r2, r0
 8005c74:	460b      	mov	r3, r1
 8005c76:	d136      	bne.n	8005ce6 <_dtoa_r+0x70e>
 8005c78:	f7fa fa78 	bl	800016c <__adddf3>
 8005c7c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c80:	4680      	mov	r8, r0
 8005c82:	4689      	mov	r9, r1
 8005c84:	f7fa feb8 	bl	80009f8 <__aeabi_dcmpgt>
 8005c88:	bb58      	cbnz	r0, 8005ce2 <_dtoa_r+0x70a>
 8005c8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c8e:	4640      	mov	r0, r8
 8005c90:	4649      	mov	r1, r9
 8005c92:	f7fa fe89 	bl	80009a8 <__aeabi_dcmpeq>
 8005c96:	b108      	cbz	r0, 8005c9c <_dtoa_r+0x6c4>
 8005c98:	07e1      	lsls	r1, r4, #31
 8005c9a:	d422      	bmi.n	8005ce2 <_dtoa_r+0x70a>
 8005c9c:	4628      	mov	r0, r5
 8005c9e:	4659      	mov	r1, fp
 8005ca0:	f000 fe68 	bl	8006974 <_Bfree>
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	703b      	strb	r3, [r7, #0]
 8005ca8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005caa:	f10a 0001 	add.w	r0, sl, #1
 8005cae:	6018      	str	r0, [r3, #0]
 8005cb0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f43f acde 	beq.w	8005674 <_dtoa_r+0x9c>
 8005cb8:	601f      	str	r7, [r3, #0]
 8005cba:	e4db      	b.n	8005674 <_dtoa_r+0x9c>
 8005cbc:	4627      	mov	r7, r4
 8005cbe:	463b      	mov	r3, r7
 8005cc0:	461f      	mov	r7, r3
 8005cc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cc6:	2a39      	cmp	r2, #57	; 0x39
 8005cc8:	d107      	bne.n	8005cda <_dtoa_r+0x702>
 8005cca:	9a03      	ldr	r2, [sp, #12]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d1f7      	bne.n	8005cc0 <_dtoa_r+0x6e8>
 8005cd0:	2230      	movs	r2, #48	; 0x30
 8005cd2:	9903      	ldr	r1, [sp, #12]
 8005cd4:	f108 0801 	add.w	r8, r8, #1
 8005cd8:	700a      	strb	r2, [r1, #0]
 8005cda:	781a      	ldrb	r2, [r3, #0]
 8005cdc:	3201      	adds	r2, #1
 8005cde:	701a      	strb	r2, [r3, #0]
 8005ce0:	e79e      	b.n	8005c20 <_dtoa_r+0x648>
 8005ce2:	46d0      	mov	r8, sl
 8005ce4:	e7eb      	b.n	8005cbe <_dtoa_r+0x6e6>
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	4b6e      	ldr	r3, [pc, #440]	; (8005ea4 <_dtoa_r+0x8cc>)
 8005cea:	f7fa fbf5 	bl	80004d8 <__aeabi_dmul>
 8005cee:	2200      	movs	r2, #0
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	4680      	mov	r8, r0
 8005cf4:	4689      	mov	r9, r1
 8005cf6:	f7fa fe57 	bl	80009a8 <__aeabi_dcmpeq>
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	d09b      	beq.n	8005c36 <_dtoa_r+0x65e>
 8005cfe:	e7cd      	b.n	8005c9c <_dtoa_r+0x6c4>
 8005d00:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005d02:	2a00      	cmp	r2, #0
 8005d04:	f000 80d0 	beq.w	8005ea8 <_dtoa_r+0x8d0>
 8005d08:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005d0a:	2a01      	cmp	r2, #1
 8005d0c:	f300 80ae 	bgt.w	8005e6c <_dtoa_r+0x894>
 8005d10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005d12:	2a00      	cmp	r2, #0
 8005d14:	f000 80a6 	beq.w	8005e64 <_dtoa_r+0x88c>
 8005d18:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005d1c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005d1e:	9f06      	ldr	r7, [sp, #24]
 8005d20:	9a06      	ldr	r2, [sp, #24]
 8005d22:	2101      	movs	r1, #1
 8005d24:	441a      	add	r2, r3
 8005d26:	9206      	str	r2, [sp, #24]
 8005d28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d2a:	4628      	mov	r0, r5
 8005d2c:	441a      	add	r2, r3
 8005d2e:	9209      	str	r2, [sp, #36]	; 0x24
 8005d30:	f000 ff20 	bl	8006b74 <__i2b>
 8005d34:	4606      	mov	r6, r0
 8005d36:	2f00      	cmp	r7, #0
 8005d38:	dd0c      	ble.n	8005d54 <_dtoa_r+0x77c>
 8005d3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	dd09      	ble.n	8005d54 <_dtoa_r+0x77c>
 8005d40:	42bb      	cmp	r3, r7
 8005d42:	bfa8      	it	ge
 8005d44:	463b      	movge	r3, r7
 8005d46:	9a06      	ldr	r2, [sp, #24]
 8005d48:	1aff      	subs	r7, r7, r3
 8005d4a:	1ad2      	subs	r2, r2, r3
 8005d4c:	9206      	str	r2, [sp, #24]
 8005d4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	9309      	str	r3, [sp, #36]	; 0x24
 8005d54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d56:	b1f3      	cbz	r3, 8005d96 <_dtoa_r+0x7be>
 8005d58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	f000 80a8 	beq.w	8005eb0 <_dtoa_r+0x8d8>
 8005d60:	2c00      	cmp	r4, #0
 8005d62:	dd10      	ble.n	8005d86 <_dtoa_r+0x7ae>
 8005d64:	4631      	mov	r1, r6
 8005d66:	4622      	mov	r2, r4
 8005d68:	4628      	mov	r0, r5
 8005d6a:	f000 ffc1 	bl	8006cf0 <__pow5mult>
 8005d6e:	465a      	mov	r2, fp
 8005d70:	4601      	mov	r1, r0
 8005d72:	4606      	mov	r6, r0
 8005d74:	4628      	mov	r0, r5
 8005d76:	f000 ff13 	bl	8006ba0 <__multiply>
 8005d7a:	4680      	mov	r8, r0
 8005d7c:	4659      	mov	r1, fp
 8005d7e:	4628      	mov	r0, r5
 8005d80:	f000 fdf8 	bl	8006974 <_Bfree>
 8005d84:	46c3      	mov	fp, r8
 8005d86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d88:	1b1a      	subs	r2, r3, r4
 8005d8a:	d004      	beq.n	8005d96 <_dtoa_r+0x7be>
 8005d8c:	4659      	mov	r1, fp
 8005d8e:	4628      	mov	r0, r5
 8005d90:	f000 ffae 	bl	8006cf0 <__pow5mult>
 8005d94:	4683      	mov	fp, r0
 8005d96:	2101      	movs	r1, #1
 8005d98:	4628      	mov	r0, r5
 8005d9a:	f000 feeb 	bl	8006b74 <__i2b>
 8005d9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005da0:	4604      	mov	r4, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f340 8086 	ble.w	8005eb4 <_dtoa_r+0x8dc>
 8005da8:	461a      	mov	r2, r3
 8005daa:	4601      	mov	r1, r0
 8005dac:	4628      	mov	r0, r5
 8005dae:	f000 ff9f 	bl	8006cf0 <__pow5mult>
 8005db2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005db4:	4604      	mov	r4, r0
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	dd7f      	ble.n	8005eba <_dtoa_r+0x8e2>
 8005dba:	f04f 0800 	mov.w	r8, #0
 8005dbe:	6923      	ldr	r3, [r4, #16]
 8005dc0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005dc4:	6918      	ldr	r0, [r3, #16]
 8005dc6:	f000 fe87 	bl	8006ad8 <__hi0bits>
 8005dca:	f1c0 0020 	rsb	r0, r0, #32
 8005dce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dd0:	4418      	add	r0, r3
 8005dd2:	f010 001f 	ands.w	r0, r0, #31
 8005dd6:	f000 8092 	beq.w	8005efe <_dtoa_r+0x926>
 8005dda:	f1c0 0320 	rsb	r3, r0, #32
 8005dde:	2b04      	cmp	r3, #4
 8005de0:	f340 808a 	ble.w	8005ef8 <_dtoa_r+0x920>
 8005de4:	f1c0 001c 	rsb	r0, r0, #28
 8005de8:	9b06      	ldr	r3, [sp, #24]
 8005dea:	4407      	add	r7, r0
 8005dec:	4403      	add	r3, r0
 8005dee:	9306      	str	r3, [sp, #24]
 8005df0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005df2:	4403      	add	r3, r0
 8005df4:	9309      	str	r3, [sp, #36]	; 0x24
 8005df6:	9b06      	ldr	r3, [sp, #24]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	dd05      	ble.n	8005e08 <_dtoa_r+0x830>
 8005dfc:	4659      	mov	r1, fp
 8005dfe:	461a      	mov	r2, r3
 8005e00:	4628      	mov	r0, r5
 8005e02:	f000 ffcf 	bl	8006da4 <__lshift>
 8005e06:	4683      	mov	fp, r0
 8005e08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	dd05      	ble.n	8005e1a <_dtoa_r+0x842>
 8005e0e:	4621      	mov	r1, r4
 8005e10:	461a      	mov	r2, r3
 8005e12:	4628      	mov	r0, r5
 8005e14:	f000 ffc6 	bl	8006da4 <__lshift>
 8005e18:	4604      	mov	r4, r0
 8005e1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d070      	beq.n	8005f02 <_dtoa_r+0x92a>
 8005e20:	4621      	mov	r1, r4
 8005e22:	4658      	mov	r0, fp
 8005e24:	f001 f82e 	bl	8006e84 <__mcmp>
 8005e28:	2800      	cmp	r0, #0
 8005e2a:	da6a      	bge.n	8005f02 <_dtoa_r+0x92a>
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	4659      	mov	r1, fp
 8005e30:	220a      	movs	r2, #10
 8005e32:	4628      	mov	r0, r5
 8005e34:	f000 fdc0 	bl	80069b8 <__multadd>
 8005e38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e3a:	4683      	mov	fp, r0
 8005e3c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f000 8194 	beq.w	800616e <_dtoa_r+0xb96>
 8005e46:	4631      	mov	r1, r6
 8005e48:	2300      	movs	r3, #0
 8005e4a:	220a      	movs	r2, #10
 8005e4c:	4628      	mov	r0, r5
 8005e4e:	f000 fdb3 	bl	80069b8 <__multadd>
 8005e52:	f1b9 0f00 	cmp.w	r9, #0
 8005e56:	4606      	mov	r6, r0
 8005e58:	f300 8093 	bgt.w	8005f82 <_dtoa_r+0x9aa>
 8005e5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e5e:	2b02      	cmp	r3, #2
 8005e60:	dc57      	bgt.n	8005f12 <_dtoa_r+0x93a>
 8005e62:	e08e      	b.n	8005f82 <_dtoa_r+0x9aa>
 8005e64:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005e66:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005e6a:	e757      	b.n	8005d1c <_dtoa_r+0x744>
 8005e6c:	9b08      	ldr	r3, [sp, #32]
 8005e6e:	1e5c      	subs	r4, r3, #1
 8005e70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e72:	42a3      	cmp	r3, r4
 8005e74:	bfb7      	itett	lt
 8005e76:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005e78:	1b1c      	subge	r4, r3, r4
 8005e7a:	1ae2      	sublt	r2, r4, r3
 8005e7c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005e7e:	bfbe      	ittt	lt
 8005e80:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005e82:	189b      	addlt	r3, r3, r2
 8005e84:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005e86:	9b08      	ldr	r3, [sp, #32]
 8005e88:	bfb8      	it	lt
 8005e8a:	2400      	movlt	r4, #0
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	bfbb      	ittet	lt
 8005e90:	9b06      	ldrlt	r3, [sp, #24]
 8005e92:	9a08      	ldrlt	r2, [sp, #32]
 8005e94:	9f06      	ldrge	r7, [sp, #24]
 8005e96:	1a9f      	sublt	r7, r3, r2
 8005e98:	bfac      	ite	ge
 8005e9a:	9b08      	ldrge	r3, [sp, #32]
 8005e9c:	2300      	movlt	r3, #0
 8005e9e:	e73f      	b.n	8005d20 <_dtoa_r+0x748>
 8005ea0:	3fe00000 	.word	0x3fe00000
 8005ea4:	40240000 	.word	0x40240000
 8005ea8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005eaa:	9f06      	ldr	r7, [sp, #24]
 8005eac:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005eae:	e742      	b.n	8005d36 <_dtoa_r+0x75e>
 8005eb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005eb2:	e76b      	b.n	8005d8c <_dtoa_r+0x7b4>
 8005eb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	dc19      	bgt.n	8005eee <_dtoa_r+0x916>
 8005eba:	9b04      	ldr	r3, [sp, #16]
 8005ebc:	b9bb      	cbnz	r3, 8005eee <_dtoa_r+0x916>
 8005ebe:	9b05      	ldr	r3, [sp, #20]
 8005ec0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ec4:	b99b      	cbnz	r3, 8005eee <_dtoa_r+0x916>
 8005ec6:	9b05      	ldr	r3, [sp, #20]
 8005ec8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ecc:	0d1b      	lsrs	r3, r3, #20
 8005ece:	051b      	lsls	r3, r3, #20
 8005ed0:	b183      	cbz	r3, 8005ef4 <_dtoa_r+0x91c>
 8005ed2:	f04f 0801 	mov.w	r8, #1
 8005ed6:	9b06      	ldr	r3, [sp, #24]
 8005ed8:	3301      	adds	r3, #1
 8005eda:	9306      	str	r3, [sp, #24]
 8005edc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ede:	3301      	adds	r3, #1
 8005ee0:	9309      	str	r3, [sp, #36]	; 0x24
 8005ee2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f47f af6a 	bne.w	8005dbe <_dtoa_r+0x7e6>
 8005eea:	2001      	movs	r0, #1
 8005eec:	e76f      	b.n	8005dce <_dtoa_r+0x7f6>
 8005eee:	f04f 0800 	mov.w	r8, #0
 8005ef2:	e7f6      	b.n	8005ee2 <_dtoa_r+0x90a>
 8005ef4:	4698      	mov	r8, r3
 8005ef6:	e7f4      	b.n	8005ee2 <_dtoa_r+0x90a>
 8005ef8:	f43f af7d 	beq.w	8005df6 <_dtoa_r+0x81e>
 8005efc:	4618      	mov	r0, r3
 8005efe:	301c      	adds	r0, #28
 8005f00:	e772      	b.n	8005de8 <_dtoa_r+0x810>
 8005f02:	9b08      	ldr	r3, [sp, #32]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	dc36      	bgt.n	8005f76 <_dtoa_r+0x99e>
 8005f08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f0a:	2b02      	cmp	r3, #2
 8005f0c:	dd33      	ble.n	8005f76 <_dtoa_r+0x99e>
 8005f0e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f12:	f1b9 0f00 	cmp.w	r9, #0
 8005f16:	d10d      	bne.n	8005f34 <_dtoa_r+0x95c>
 8005f18:	4621      	mov	r1, r4
 8005f1a:	464b      	mov	r3, r9
 8005f1c:	2205      	movs	r2, #5
 8005f1e:	4628      	mov	r0, r5
 8005f20:	f000 fd4a 	bl	80069b8 <__multadd>
 8005f24:	4601      	mov	r1, r0
 8005f26:	4604      	mov	r4, r0
 8005f28:	4658      	mov	r0, fp
 8005f2a:	f000 ffab 	bl	8006e84 <__mcmp>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	f73f adb8 	bgt.w	8005aa4 <_dtoa_r+0x4cc>
 8005f34:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005f36:	9f03      	ldr	r7, [sp, #12]
 8005f38:	ea6f 0a03 	mvn.w	sl, r3
 8005f3c:	f04f 0800 	mov.w	r8, #0
 8005f40:	4621      	mov	r1, r4
 8005f42:	4628      	mov	r0, r5
 8005f44:	f000 fd16 	bl	8006974 <_Bfree>
 8005f48:	2e00      	cmp	r6, #0
 8005f4a:	f43f aea7 	beq.w	8005c9c <_dtoa_r+0x6c4>
 8005f4e:	f1b8 0f00 	cmp.w	r8, #0
 8005f52:	d005      	beq.n	8005f60 <_dtoa_r+0x988>
 8005f54:	45b0      	cmp	r8, r6
 8005f56:	d003      	beq.n	8005f60 <_dtoa_r+0x988>
 8005f58:	4641      	mov	r1, r8
 8005f5a:	4628      	mov	r0, r5
 8005f5c:	f000 fd0a 	bl	8006974 <_Bfree>
 8005f60:	4631      	mov	r1, r6
 8005f62:	4628      	mov	r0, r5
 8005f64:	f000 fd06 	bl	8006974 <_Bfree>
 8005f68:	e698      	b.n	8005c9c <_dtoa_r+0x6c4>
 8005f6a:	2400      	movs	r4, #0
 8005f6c:	4626      	mov	r6, r4
 8005f6e:	e7e1      	b.n	8005f34 <_dtoa_r+0x95c>
 8005f70:	46c2      	mov	sl, r8
 8005f72:	4626      	mov	r6, r4
 8005f74:	e596      	b.n	8005aa4 <_dtoa_r+0x4cc>
 8005f76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	f000 80fd 	beq.w	800617c <_dtoa_r+0xba4>
 8005f82:	2f00      	cmp	r7, #0
 8005f84:	dd05      	ble.n	8005f92 <_dtoa_r+0x9ba>
 8005f86:	4631      	mov	r1, r6
 8005f88:	463a      	mov	r2, r7
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	f000 ff0a 	bl	8006da4 <__lshift>
 8005f90:	4606      	mov	r6, r0
 8005f92:	f1b8 0f00 	cmp.w	r8, #0
 8005f96:	d05c      	beq.n	8006052 <_dtoa_r+0xa7a>
 8005f98:	4628      	mov	r0, r5
 8005f9a:	6871      	ldr	r1, [r6, #4]
 8005f9c:	f000 fcaa 	bl	80068f4 <_Balloc>
 8005fa0:	4607      	mov	r7, r0
 8005fa2:	b928      	cbnz	r0, 8005fb0 <_dtoa_r+0x9d8>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005faa:	4b7f      	ldr	r3, [pc, #508]	; (80061a8 <_dtoa_r+0xbd0>)
 8005fac:	f7ff bb28 	b.w	8005600 <_dtoa_r+0x28>
 8005fb0:	6932      	ldr	r2, [r6, #16]
 8005fb2:	f106 010c 	add.w	r1, r6, #12
 8005fb6:	3202      	adds	r2, #2
 8005fb8:	0092      	lsls	r2, r2, #2
 8005fba:	300c      	adds	r0, #12
 8005fbc:	f000 fc8c 	bl	80068d8 <memcpy>
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	4639      	mov	r1, r7
 8005fc4:	4628      	mov	r0, r5
 8005fc6:	f000 feed 	bl	8006da4 <__lshift>
 8005fca:	46b0      	mov	r8, r6
 8005fcc:	4606      	mov	r6, r0
 8005fce:	9b03      	ldr	r3, [sp, #12]
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	9308      	str	r3, [sp, #32]
 8005fd4:	9b03      	ldr	r3, [sp, #12]
 8005fd6:	444b      	add	r3, r9
 8005fd8:	930a      	str	r3, [sp, #40]	; 0x28
 8005fda:	9b04      	ldr	r3, [sp, #16]
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	9309      	str	r3, [sp, #36]	; 0x24
 8005fe2:	9b08      	ldr	r3, [sp, #32]
 8005fe4:	4621      	mov	r1, r4
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	4658      	mov	r0, fp
 8005fea:	9304      	str	r3, [sp, #16]
 8005fec:	f7ff fa68 	bl	80054c0 <quorem>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	4641      	mov	r1, r8
 8005ff4:	3330      	adds	r3, #48	; 0x30
 8005ff6:	9006      	str	r0, [sp, #24]
 8005ff8:	4658      	mov	r0, fp
 8005ffa:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ffc:	f000 ff42 	bl	8006e84 <__mcmp>
 8006000:	4632      	mov	r2, r6
 8006002:	4681      	mov	r9, r0
 8006004:	4621      	mov	r1, r4
 8006006:	4628      	mov	r0, r5
 8006008:	f000 ff58 	bl	8006ebc <__mdiff>
 800600c:	68c2      	ldr	r2, [r0, #12]
 800600e:	4607      	mov	r7, r0
 8006010:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006012:	bb02      	cbnz	r2, 8006056 <_dtoa_r+0xa7e>
 8006014:	4601      	mov	r1, r0
 8006016:	4658      	mov	r0, fp
 8006018:	f000 ff34 	bl	8006e84 <__mcmp>
 800601c:	4602      	mov	r2, r0
 800601e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006020:	4639      	mov	r1, r7
 8006022:	4628      	mov	r0, r5
 8006024:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006028:	f000 fca4 	bl	8006974 <_Bfree>
 800602c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800602e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006030:	9f08      	ldr	r7, [sp, #32]
 8006032:	ea43 0102 	orr.w	r1, r3, r2
 8006036:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006038:	430b      	orrs	r3, r1
 800603a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800603c:	d10d      	bne.n	800605a <_dtoa_r+0xa82>
 800603e:	2b39      	cmp	r3, #57	; 0x39
 8006040:	d029      	beq.n	8006096 <_dtoa_r+0xabe>
 8006042:	f1b9 0f00 	cmp.w	r9, #0
 8006046:	dd01      	ble.n	800604c <_dtoa_r+0xa74>
 8006048:	9b06      	ldr	r3, [sp, #24]
 800604a:	3331      	adds	r3, #49	; 0x31
 800604c:	9a04      	ldr	r2, [sp, #16]
 800604e:	7013      	strb	r3, [r2, #0]
 8006050:	e776      	b.n	8005f40 <_dtoa_r+0x968>
 8006052:	4630      	mov	r0, r6
 8006054:	e7b9      	b.n	8005fca <_dtoa_r+0x9f2>
 8006056:	2201      	movs	r2, #1
 8006058:	e7e2      	b.n	8006020 <_dtoa_r+0xa48>
 800605a:	f1b9 0f00 	cmp.w	r9, #0
 800605e:	db06      	blt.n	800606e <_dtoa_r+0xa96>
 8006060:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006062:	ea41 0909 	orr.w	r9, r1, r9
 8006066:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006068:	ea59 0101 	orrs.w	r1, r9, r1
 800606c:	d120      	bne.n	80060b0 <_dtoa_r+0xad8>
 800606e:	2a00      	cmp	r2, #0
 8006070:	ddec      	ble.n	800604c <_dtoa_r+0xa74>
 8006072:	4659      	mov	r1, fp
 8006074:	2201      	movs	r2, #1
 8006076:	4628      	mov	r0, r5
 8006078:	9308      	str	r3, [sp, #32]
 800607a:	f000 fe93 	bl	8006da4 <__lshift>
 800607e:	4621      	mov	r1, r4
 8006080:	4683      	mov	fp, r0
 8006082:	f000 feff 	bl	8006e84 <__mcmp>
 8006086:	2800      	cmp	r0, #0
 8006088:	9b08      	ldr	r3, [sp, #32]
 800608a:	dc02      	bgt.n	8006092 <_dtoa_r+0xaba>
 800608c:	d1de      	bne.n	800604c <_dtoa_r+0xa74>
 800608e:	07da      	lsls	r2, r3, #31
 8006090:	d5dc      	bpl.n	800604c <_dtoa_r+0xa74>
 8006092:	2b39      	cmp	r3, #57	; 0x39
 8006094:	d1d8      	bne.n	8006048 <_dtoa_r+0xa70>
 8006096:	2339      	movs	r3, #57	; 0x39
 8006098:	9a04      	ldr	r2, [sp, #16]
 800609a:	7013      	strb	r3, [r2, #0]
 800609c:	463b      	mov	r3, r7
 800609e:	461f      	mov	r7, r3
 80060a0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80060a4:	3b01      	subs	r3, #1
 80060a6:	2a39      	cmp	r2, #57	; 0x39
 80060a8:	d050      	beq.n	800614c <_dtoa_r+0xb74>
 80060aa:	3201      	adds	r2, #1
 80060ac:	701a      	strb	r2, [r3, #0]
 80060ae:	e747      	b.n	8005f40 <_dtoa_r+0x968>
 80060b0:	2a00      	cmp	r2, #0
 80060b2:	dd03      	ble.n	80060bc <_dtoa_r+0xae4>
 80060b4:	2b39      	cmp	r3, #57	; 0x39
 80060b6:	d0ee      	beq.n	8006096 <_dtoa_r+0xabe>
 80060b8:	3301      	adds	r3, #1
 80060ba:	e7c7      	b.n	800604c <_dtoa_r+0xa74>
 80060bc:	9a08      	ldr	r2, [sp, #32]
 80060be:	990a      	ldr	r1, [sp, #40]	; 0x28
 80060c0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80060c4:	428a      	cmp	r2, r1
 80060c6:	d02a      	beq.n	800611e <_dtoa_r+0xb46>
 80060c8:	4659      	mov	r1, fp
 80060ca:	2300      	movs	r3, #0
 80060cc:	220a      	movs	r2, #10
 80060ce:	4628      	mov	r0, r5
 80060d0:	f000 fc72 	bl	80069b8 <__multadd>
 80060d4:	45b0      	cmp	r8, r6
 80060d6:	4683      	mov	fp, r0
 80060d8:	f04f 0300 	mov.w	r3, #0
 80060dc:	f04f 020a 	mov.w	r2, #10
 80060e0:	4641      	mov	r1, r8
 80060e2:	4628      	mov	r0, r5
 80060e4:	d107      	bne.n	80060f6 <_dtoa_r+0xb1e>
 80060e6:	f000 fc67 	bl	80069b8 <__multadd>
 80060ea:	4680      	mov	r8, r0
 80060ec:	4606      	mov	r6, r0
 80060ee:	9b08      	ldr	r3, [sp, #32]
 80060f0:	3301      	adds	r3, #1
 80060f2:	9308      	str	r3, [sp, #32]
 80060f4:	e775      	b.n	8005fe2 <_dtoa_r+0xa0a>
 80060f6:	f000 fc5f 	bl	80069b8 <__multadd>
 80060fa:	4631      	mov	r1, r6
 80060fc:	4680      	mov	r8, r0
 80060fe:	2300      	movs	r3, #0
 8006100:	220a      	movs	r2, #10
 8006102:	4628      	mov	r0, r5
 8006104:	f000 fc58 	bl	80069b8 <__multadd>
 8006108:	4606      	mov	r6, r0
 800610a:	e7f0      	b.n	80060ee <_dtoa_r+0xb16>
 800610c:	f1b9 0f00 	cmp.w	r9, #0
 8006110:	bfcc      	ite	gt
 8006112:	464f      	movgt	r7, r9
 8006114:	2701      	movle	r7, #1
 8006116:	f04f 0800 	mov.w	r8, #0
 800611a:	9a03      	ldr	r2, [sp, #12]
 800611c:	4417      	add	r7, r2
 800611e:	4659      	mov	r1, fp
 8006120:	2201      	movs	r2, #1
 8006122:	4628      	mov	r0, r5
 8006124:	9308      	str	r3, [sp, #32]
 8006126:	f000 fe3d 	bl	8006da4 <__lshift>
 800612a:	4621      	mov	r1, r4
 800612c:	4683      	mov	fp, r0
 800612e:	f000 fea9 	bl	8006e84 <__mcmp>
 8006132:	2800      	cmp	r0, #0
 8006134:	dcb2      	bgt.n	800609c <_dtoa_r+0xac4>
 8006136:	d102      	bne.n	800613e <_dtoa_r+0xb66>
 8006138:	9b08      	ldr	r3, [sp, #32]
 800613a:	07db      	lsls	r3, r3, #31
 800613c:	d4ae      	bmi.n	800609c <_dtoa_r+0xac4>
 800613e:	463b      	mov	r3, r7
 8006140:	461f      	mov	r7, r3
 8006142:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006146:	2a30      	cmp	r2, #48	; 0x30
 8006148:	d0fa      	beq.n	8006140 <_dtoa_r+0xb68>
 800614a:	e6f9      	b.n	8005f40 <_dtoa_r+0x968>
 800614c:	9a03      	ldr	r2, [sp, #12]
 800614e:	429a      	cmp	r2, r3
 8006150:	d1a5      	bne.n	800609e <_dtoa_r+0xac6>
 8006152:	2331      	movs	r3, #49	; 0x31
 8006154:	f10a 0a01 	add.w	sl, sl, #1
 8006158:	e779      	b.n	800604e <_dtoa_r+0xa76>
 800615a:	4b14      	ldr	r3, [pc, #80]	; (80061ac <_dtoa_r+0xbd4>)
 800615c:	f7ff baa8 	b.w	80056b0 <_dtoa_r+0xd8>
 8006160:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006162:	2b00      	cmp	r3, #0
 8006164:	f47f aa81 	bne.w	800566a <_dtoa_r+0x92>
 8006168:	4b11      	ldr	r3, [pc, #68]	; (80061b0 <_dtoa_r+0xbd8>)
 800616a:	f7ff baa1 	b.w	80056b0 <_dtoa_r+0xd8>
 800616e:	f1b9 0f00 	cmp.w	r9, #0
 8006172:	dc03      	bgt.n	800617c <_dtoa_r+0xba4>
 8006174:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006176:	2b02      	cmp	r3, #2
 8006178:	f73f aecb 	bgt.w	8005f12 <_dtoa_r+0x93a>
 800617c:	9f03      	ldr	r7, [sp, #12]
 800617e:	4621      	mov	r1, r4
 8006180:	4658      	mov	r0, fp
 8006182:	f7ff f99d 	bl	80054c0 <quorem>
 8006186:	9a03      	ldr	r2, [sp, #12]
 8006188:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800618c:	f807 3b01 	strb.w	r3, [r7], #1
 8006190:	1aba      	subs	r2, r7, r2
 8006192:	4591      	cmp	r9, r2
 8006194:	ddba      	ble.n	800610c <_dtoa_r+0xb34>
 8006196:	4659      	mov	r1, fp
 8006198:	2300      	movs	r3, #0
 800619a:	220a      	movs	r2, #10
 800619c:	4628      	mov	r0, r5
 800619e:	f000 fc0b 	bl	80069b8 <__multadd>
 80061a2:	4683      	mov	fp, r0
 80061a4:	e7eb      	b.n	800617e <_dtoa_r+0xba6>
 80061a6:	bf00      	nop
 80061a8:	08008550 	.word	0x08008550
 80061ac:	08008354 	.word	0x08008354
 80061b0:	080084d1 	.word	0x080084d1

080061b4 <rshift>:
 80061b4:	6903      	ldr	r3, [r0, #16]
 80061b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80061ba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80061be:	f100 0414 	add.w	r4, r0, #20
 80061c2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80061c6:	dd46      	ble.n	8006256 <rshift+0xa2>
 80061c8:	f011 011f 	ands.w	r1, r1, #31
 80061cc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80061d0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80061d4:	d10c      	bne.n	80061f0 <rshift+0x3c>
 80061d6:	4629      	mov	r1, r5
 80061d8:	f100 0710 	add.w	r7, r0, #16
 80061dc:	42b1      	cmp	r1, r6
 80061de:	d335      	bcc.n	800624c <rshift+0x98>
 80061e0:	1a9b      	subs	r3, r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	1eea      	subs	r2, r5, #3
 80061e6:	4296      	cmp	r6, r2
 80061e8:	bf38      	it	cc
 80061ea:	2300      	movcc	r3, #0
 80061ec:	4423      	add	r3, r4
 80061ee:	e015      	b.n	800621c <rshift+0x68>
 80061f0:	46a1      	mov	r9, r4
 80061f2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80061f6:	f1c1 0820 	rsb	r8, r1, #32
 80061fa:	40cf      	lsrs	r7, r1
 80061fc:	f105 0e04 	add.w	lr, r5, #4
 8006200:	4576      	cmp	r6, lr
 8006202:	46f4      	mov	ip, lr
 8006204:	d816      	bhi.n	8006234 <rshift+0x80>
 8006206:	1a9a      	subs	r2, r3, r2
 8006208:	0092      	lsls	r2, r2, #2
 800620a:	3a04      	subs	r2, #4
 800620c:	3501      	adds	r5, #1
 800620e:	42ae      	cmp	r6, r5
 8006210:	bf38      	it	cc
 8006212:	2200      	movcc	r2, #0
 8006214:	18a3      	adds	r3, r4, r2
 8006216:	50a7      	str	r7, [r4, r2]
 8006218:	b107      	cbz	r7, 800621c <rshift+0x68>
 800621a:	3304      	adds	r3, #4
 800621c:	42a3      	cmp	r3, r4
 800621e:	eba3 0204 	sub.w	r2, r3, r4
 8006222:	bf08      	it	eq
 8006224:	2300      	moveq	r3, #0
 8006226:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800622a:	6102      	str	r2, [r0, #16]
 800622c:	bf08      	it	eq
 800622e:	6143      	streq	r3, [r0, #20]
 8006230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006234:	f8dc c000 	ldr.w	ip, [ip]
 8006238:	fa0c fc08 	lsl.w	ip, ip, r8
 800623c:	ea4c 0707 	orr.w	r7, ip, r7
 8006240:	f849 7b04 	str.w	r7, [r9], #4
 8006244:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006248:	40cf      	lsrs	r7, r1
 800624a:	e7d9      	b.n	8006200 <rshift+0x4c>
 800624c:	f851 cb04 	ldr.w	ip, [r1], #4
 8006250:	f847 cf04 	str.w	ip, [r7, #4]!
 8006254:	e7c2      	b.n	80061dc <rshift+0x28>
 8006256:	4623      	mov	r3, r4
 8006258:	e7e0      	b.n	800621c <rshift+0x68>

0800625a <__hexdig_fun>:
 800625a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800625e:	2b09      	cmp	r3, #9
 8006260:	d802      	bhi.n	8006268 <__hexdig_fun+0xe>
 8006262:	3820      	subs	r0, #32
 8006264:	b2c0      	uxtb	r0, r0
 8006266:	4770      	bx	lr
 8006268:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800626c:	2b05      	cmp	r3, #5
 800626e:	d801      	bhi.n	8006274 <__hexdig_fun+0x1a>
 8006270:	3847      	subs	r0, #71	; 0x47
 8006272:	e7f7      	b.n	8006264 <__hexdig_fun+0xa>
 8006274:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006278:	2b05      	cmp	r3, #5
 800627a:	d801      	bhi.n	8006280 <__hexdig_fun+0x26>
 800627c:	3827      	subs	r0, #39	; 0x27
 800627e:	e7f1      	b.n	8006264 <__hexdig_fun+0xa>
 8006280:	2000      	movs	r0, #0
 8006282:	4770      	bx	lr

08006284 <__gethex>:
 8006284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006288:	b08b      	sub	sp, #44	; 0x2c
 800628a:	9305      	str	r3, [sp, #20]
 800628c:	4bb2      	ldr	r3, [pc, #712]	; (8006558 <__gethex+0x2d4>)
 800628e:	9002      	str	r0, [sp, #8]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	468b      	mov	fp, r1
 8006294:	4618      	mov	r0, r3
 8006296:	4690      	mov	r8, r2
 8006298:	9303      	str	r3, [sp, #12]
 800629a:	f7f9 ff59 	bl	8000150 <strlen>
 800629e:	4682      	mov	sl, r0
 80062a0:	9b03      	ldr	r3, [sp, #12]
 80062a2:	f8db 2000 	ldr.w	r2, [fp]
 80062a6:	4403      	add	r3, r0
 80062a8:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80062ac:	9306      	str	r3, [sp, #24]
 80062ae:	1c93      	adds	r3, r2, #2
 80062b0:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80062b4:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80062b8:	32fe      	adds	r2, #254	; 0xfe
 80062ba:	18d1      	adds	r1, r2, r3
 80062bc:	461f      	mov	r7, r3
 80062be:	f813 0b01 	ldrb.w	r0, [r3], #1
 80062c2:	9101      	str	r1, [sp, #4]
 80062c4:	2830      	cmp	r0, #48	; 0x30
 80062c6:	d0f8      	beq.n	80062ba <__gethex+0x36>
 80062c8:	f7ff ffc7 	bl	800625a <__hexdig_fun>
 80062cc:	4604      	mov	r4, r0
 80062ce:	2800      	cmp	r0, #0
 80062d0:	d13a      	bne.n	8006348 <__gethex+0xc4>
 80062d2:	4652      	mov	r2, sl
 80062d4:	4638      	mov	r0, r7
 80062d6:	9903      	ldr	r1, [sp, #12]
 80062d8:	f001 fa26 	bl	8007728 <strncmp>
 80062dc:	4605      	mov	r5, r0
 80062de:	2800      	cmp	r0, #0
 80062e0:	d166      	bne.n	80063b0 <__gethex+0x12c>
 80062e2:	f817 000a 	ldrb.w	r0, [r7, sl]
 80062e6:	eb07 060a 	add.w	r6, r7, sl
 80062ea:	f7ff ffb6 	bl	800625a <__hexdig_fun>
 80062ee:	2800      	cmp	r0, #0
 80062f0:	d060      	beq.n	80063b4 <__gethex+0x130>
 80062f2:	4633      	mov	r3, r6
 80062f4:	7818      	ldrb	r0, [r3, #0]
 80062f6:	461f      	mov	r7, r3
 80062f8:	2830      	cmp	r0, #48	; 0x30
 80062fa:	f103 0301 	add.w	r3, r3, #1
 80062fe:	d0f9      	beq.n	80062f4 <__gethex+0x70>
 8006300:	f7ff ffab 	bl	800625a <__hexdig_fun>
 8006304:	2301      	movs	r3, #1
 8006306:	fab0 f480 	clz	r4, r0
 800630a:	4635      	mov	r5, r6
 800630c:	0964      	lsrs	r4, r4, #5
 800630e:	9301      	str	r3, [sp, #4]
 8006310:	463a      	mov	r2, r7
 8006312:	4616      	mov	r6, r2
 8006314:	7830      	ldrb	r0, [r6, #0]
 8006316:	3201      	adds	r2, #1
 8006318:	f7ff ff9f 	bl	800625a <__hexdig_fun>
 800631c:	2800      	cmp	r0, #0
 800631e:	d1f8      	bne.n	8006312 <__gethex+0x8e>
 8006320:	4652      	mov	r2, sl
 8006322:	4630      	mov	r0, r6
 8006324:	9903      	ldr	r1, [sp, #12]
 8006326:	f001 f9ff 	bl	8007728 <strncmp>
 800632a:	b980      	cbnz	r0, 800634e <__gethex+0xca>
 800632c:	b94d      	cbnz	r5, 8006342 <__gethex+0xbe>
 800632e:	eb06 050a 	add.w	r5, r6, sl
 8006332:	462a      	mov	r2, r5
 8006334:	4616      	mov	r6, r2
 8006336:	7830      	ldrb	r0, [r6, #0]
 8006338:	3201      	adds	r2, #1
 800633a:	f7ff ff8e 	bl	800625a <__hexdig_fun>
 800633e:	2800      	cmp	r0, #0
 8006340:	d1f8      	bne.n	8006334 <__gethex+0xb0>
 8006342:	1bad      	subs	r5, r5, r6
 8006344:	00ad      	lsls	r5, r5, #2
 8006346:	e004      	b.n	8006352 <__gethex+0xce>
 8006348:	2400      	movs	r4, #0
 800634a:	4625      	mov	r5, r4
 800634c:	e7e0      	b.n	8006310 <__gethex+0x8c>
 800634e:	2d00      	cmp	r5, #0
 8006350:	d1f7      	bne.n	8006342 <__gethex+0xbe>
 8006352:	7833      	ldrb	r3, [r6, #0]
 8006354:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006358:	2b50      	cmp	r3, #80	; 0x50
 800635a:	d139      	bne.n	80063d0 <__gethex+0x14c>
 800635c:	7873      	ldrb	r3, [r6, #1]
 800635e:	2b2b      	cmp	r3, #43	; 0x2b
 8006360:	d02a      	beq.n	80063b8 <__gethex+0x134>
 8006362:	2b2d      	cmp	r3, #45	; 0x2d
 8006364:	d02c      	beq.n	80063c0 <__gethex+0x13c>
 8006366:	f04f 0900 	mov.w	r9, #0
 800636a:	1c71      	adds	r1, r6, #1
 800636c:	7808      	ldrb	r0, [r1, #0]
 800636e:	f7ff ff74 	bl	800625a <__hexdig_fun>
 8006372:	1e43      	subs	r3, r0, #1
 8006374:	b2db      	uxtb	r3, r3
 8006376:	2b18      	cmp	r3, #24
 8006378:	d82a      	bhi.n	80063d0 <__gethex+0x14c>
 800637a:	f1a0 0210 	sub.w	r2, r0, #16
 800637e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006382:	f7ff ff6a 	bl	800625a <__hexdig_fun>
 8006386:	1e43      	subs	r3, r0, #1
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b18      	cmp	r3, #24
 800638c:	d91b      	bls.n	80063c6 <__gethex+0x142>
 800638e:	f1b9 0f00 	cmp.w	r9, #0
 8006392:	d000      	beq.n	8006396 <__gethex+0x112>
 8006394:	4252      	negs	r2, r2
 8006396:	4415      	add	r5, r2
 8006398:	f8cb 1000 	str.w	r1, [fp]
 800639c:	b1d4      	cbz	r4, 80063d4 <__gethex+0x150>
 800639e:	9b01      	ldr	r3, [sp, #4]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	bf14      	ite	ne
 80063a4:	2700      	movne	r7, #0
 80063a6:	2706      	moveq	r7, #6
 80063a8:	4638      	mov	r0, r7
 80063aa:	b00b      	add	sp, #44	; 0x2c
 80063ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063b0:	463e      	mov	r6, r7
 80063b2:	4625      	mov	r5, r4
 80063b4:	2401      	movs	r4, #1
 80063b6:	e7cc      	b.n	8006352 <__gethex+0xce>
 80063b8:	f04f 0900 	mov.w	r9, #0
 80063bc:	1cb1      	adds	r1, r6, #2
 80063be:	e7d5      	b.n	800636c <__gethex+0xe8>
 80063c0:	f04f 0901 	mov.w	r9, #1
 80063c4:	e7fa      	b.n	80063bc <__gethex+0x138>
 80063c6:	230a      	movs	r3, #10
 80063c8:	fb03 0202 	mla	r2, r3, r2, r0
 80063cc:	3a10      	subs	r2, #16
 80063ce:	e7d6      	b.n	800637e <__gethex+0xfa>
 80063d0:	4631      	mov	r1, r6
 80063d2:	e7e1      	b.n	8006398 <__gethex+0x114>
 80063d4:	4621      	mov	r1, r4
 80063d6:	1bf3      	subs	r3, r6, r7
 80063d8:	3b01      	subs	r3, #1
 80063da:	2b07      	cmp	r3, #7
 80063dc:	dc0a      	bgt.n	80063f4 <__gethex+0x170>
 80063de:	9802      	ldr	r0, [sp, #8]
 80063e0:	f000 fa88 	bl	80068f4 <_Balloc>
 80063e4:	4604      	mov	r4, r0
 80063e6:	b940      	cbnz	r0, 80063fa <__gethex+0x176>
 80063e8:	4602      	mov	r2, r0
 80063ea:	21de      	movs	r1, #222	; 0xde
 80063ec:	4b5b      	ldr	r3, [pc, #364]	; (800655c <__gethex+0x2d8>)
 80063ee:	485c      	ldr	r0, [pc, #368]	; (8006560 <__gethex+0x2dc>)
 80063f0:	f001 f9bc 	bl	800776c <__assert_func>
 80063f4:	3101      	adds	r1, #1
 80063f6:	105b      	asrs	r3, r3, #1
 80063f8:	e7ef      	b.n	80063da <__gethex+0x156>
 80063fa:	f04f 0b00 	mov.w	fp, #0
 80063fe:	f100 0914 	add.w	r9, r0, #20
 8006402:	f1ca 0301 	rsb	r3, sl, #1
 8006406:	f8cd 9010 	str.w	r9, [sp, #16]
 800640a:	f8cd b004 	str.w	fp, [sp, #4]
 800640e:	9308      	str	r3, [sp, #32]
 8006410:	42b7      	cmp	r7, r6
 8006412:	d33f      	bcc.n	8006494 <__gethex+0x210>
 8006414:	9f04      	ldr	r7, [sp, #16]
 8006416:	9b01      	ldr	r3, [sp, #4]
 8006418:	f847 3b04 	str.w	r3, [r7], #4
 800641c:	eba7 0709 	sub.w	r7, r7, r9
 8006420:	10bf      	asrs	r7, r7, #2
 8006422:	6127      	str	r7, [r4, #16]
 8006424:	4618      	mov	r0, r3
 8006426:	f000 fb57 	bl	8006ad8 <__hi0bits>
 800642a:	017f      	lsls	r7, r7, #5
 800642c:	f8d8 6000 	ldr.w	r6, [r8]
 8006430:	1a3f      	subs	r7, r7, r0
 8006432:	42b7      	cmp	r7, r6
 8006434:	dd62      	ble.n	80064fc <__gethex+0x278>
 8006436:	1bbf      	subs	r7, r7, r6
 8006438:	4639      	mov	r1, r7
 800643a:	4620      	mov	r0, r4
 800643c:	f000 fef1 	bl	8007222 <__any_on>
 8006440:	4682      	mov	sl, r0
 8006442:	b1a8      	cbz	r0, 8006470 <__gethex+0x1ec>
 8006444:	f04f 0a01 	mov.w	sl, #1
 8006448:	1e7b      	subs	r3, r7, #1
 800644a:	1159      	asrs	r1, r3, #5
 800644c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006450:	f003 021f 	and.w	r2, r3, #31
 8006454:	fa0a f202 	lsl.w	r2, sl, r2
 8006458:	420a      	tst	r2, r1
 800645a:	d009      	beq.n	8006470 <__gethex+0x1ec>
 800645c:	4553      	cmp	r3, sl
 800645e:	dd05      	ble.n	800646c <__gethex+0x1e8>
 8006460:	4620      	mov	r0, r4
 8006462:	1eb9      	subs	r1, r7, #2
 8006464:	f000 fedd 	bl	8007222 <__any_on>
 8006468:	2800      	cmp	r0, #0
 800646a:	d144      	bne.n	80064f6 <__gethex+0x272>
 800646c:	f04f 0a02 	mov.w	sl, #2
 8006470:	4639      	mov	r1, r7
 8006472:	4620      	mov	r0, r4
 8006474:	f7ff fe9e 	bl	80061b4 <rshift>
 8006478:	443d      	add	r5, r7
 800647a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800647e:	42ab      	cmp	r3, r5
 8006480:	da4a      	bge.n	8006518 <__gethex+0x294>
 8006482:	4621      	mov	r1, r4
 8006484:	9802      	ldr	r0, [sp, #8]
 8006486:	f000 fa75 	bl	8006974 <_Bfree>
 800648a:	2300      	movs	r3, #0
 800648c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800648e:	27a3      	movs	r7, #163	; 0xa3
 8006490:	6013      	str	r3, [r2, #0]
 8006492:	e789      	b.n	80063a8 <__gethex+0x124>
 8006494:	1e73      	subs	r3, r6, #1
 8006496:	9a06      	ldr	r2, [sp, #24]
 8006498:	9307      	str	r3, [sp, #28]
 800649a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800649e:	4293      	cmp	r3, r2
 80064a0:	d019      	beq.n	80064d6 <__gethex+0x252>
 80064a2:	f1bb 0f20 	cmp.w	fp, #32
 80064a6:	d107      	bne.n	80064b8 <__gethex+0x234>
 80064a8:	9b04      	ldr	r3, [sp, #16]
 80064aa:	9a01      	ldr	r2, [sp, #4]
 80064ac:	f843 2b04 	str.w	r2, [r3], #4
 80064b0:	9304      	str	r3, [sp, #16]
 80064b2:	2300      	movs	r3, #0
 80064b4:	469b      	mov	fp, r3
 80064b6:	9301      	str	r3, [sp, #4]
 80064b8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80064bc:	f7ff fecd 	bl	800625a <__hexdig_fun>
 80064c0:	9b01      	ldr	r3, [sp, #4]
 80064c2:	f000 000f 	and.w	r0, r0, #15
 80064c6:	fa00 f00b 	lsl.w	r0, r0, fp
 80064ca:	4303      	orrs	r3, r0
 80064cc:	9301      	str	r3, [sp, #4]
 80064ce:	f10b 0b04 	add.w	fp, fp, #4
 80064d2:	9b07      	ldr	r3, [sp, #28]
 80064d4:	e00d      	b.n	80064f2 <__gethex+0x26e>
 80064d6:	9a08      	ldr	r2, [sp, #32]
 80064d8:	1e73      	subs	r3, r6, #1
 80064da:	4413      	add	r3, r2
 80064dc:	42bb      	cmp	r3, r7
 80064de:	d3e0      	bcc.n	80064a2 <__gethex+0x21e>
 80064e0:	4618      	mov	r0, r3
 80064e2:	4652      	mov	r2, sl
 80064e4:	9903      	ldr	r1, [sp, #12]
 80064e6:	9309      	str	r3, [sp, #36]	; 0x24
 80064e8:	f001 f91e 	bl	8007728 <strncmp>
 80064ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064ee:	2800      	cmp	r0, #0
 80064f0:	d1d7      	bne.n	80064a2 <__gethex+0x21e>
 80064f2:	461e      	mov	r6, r3
 80064f4:	e78c      	b.n	8006410 <__gethex+0x18c>
 80064f6:	f04f 0a03 	mov.w	sl, #3
 80064fa:	e7b9      	b.n	8006470 <__gethex+0x1ec>
 80064fc:	da09      	bge.n	8006512 <__gethex+0x28e>
 80064fe:	1bf7      	subs	r7, r6, r7
 8006500:	4621      	mov	r1, r4
 8006502:	463a      	mov	r2, r7
 8006504:	9802      	ldr	r0, [sp, #8]
 8006506:	f000 fc4d 	bl	8006da4 <__lshift>
 800650a:	4604      	mov	r4, r0
 800650c:	1bed      	subs	r5, r5, r7
 800650e:	f100 0914 	add.w	r9, r0, #20
 8006512:	f04f 0a00 	mov.w	sl, #0
 8006516:	e7b0      	b.n	800647a <__gethex+0x1f6>
 8006518:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800651c:	42a8      	cmp	r0, r5
 800651e:	dd72      	ble.n	8006606 <__gethex+0x382>
 8006520:	1b45      	subs	r5, r0, r5
 8006522:	42ae      	cmp	r6, r5
 8006524:	dc35      	bgt.n	8006592 <__gethex+0x30e>
 8006526:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800652a:	2b02      	cmp	r3, #2
 800652c:	d029      	beq.n	8006582 <__gethex+0x2fe>
 800652e:	2b03      	cmp	r3, #3
 8006530:	d02b      	beq.n	800658a <__gethex+0x306>
 8006532:	2b01      	cmp	r3, #1
 8006534:	d11c      	bne.n	8006570 <__gethex+0x2ec>
 8006536:	42ae      	cmp	r6, r5
 8006538:	d11a      	bne.n	8006570 <__gethex+0x2ec>
 800653a:	2e01      	cmp	r6, #1
 800653c:	d112      	bne.n	8006564 <__gethex+0x2e0>
 800653e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006542:	9a05      	ldr	r2, [sp, #20]
 8006544:	2762      	movs	r7, #98	; 0x62
 8006546:	6013      	str	r3, [r2, #0]
 8006548:	2301      	movs	r3, #1
 800654a:	6123      	str	r3, [r4, #16]
 800654c:	f8c9 3000 	str.w	r3, [r9]
 8006550:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006552:	601c      	str	r4, [r3, #0]
 8006554:	e728      	b.n	80063a8 <__gethex+0x124>
 8006556:	bf00      	nop
 8006558:	080085c8 	.word	0x080085c8
 800655c:	08008550 	.word	0x08008550
 8006560:	08008561 	.word	0x08008561
 8006564:	4620      	mov	r0, r4
 8006566:	1e71      	subs	r1, r6, #1
 8006568:	f000 fe5b 	bl	8007222 <__any_on>
 800656c:	2800      	cmp	r0, #0
 800656e:	d1e6      	bne.n	800653e <__gethex+0x2ba>
 8006570:	4621      	mov	r1, r4
 8006572:	9802      	ldr	r0, [sp, #8]
 8006574:	f000 f9fe 	bl	8006974 <_Bfree>
 8006578:	2300      	movs	r3, #0
 800657a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800657c:	2750      	movs	r7, #80	; 0x50
 800657e:	6013      	str	r3, [r2, #0]
 8006580:	e712      	b.n	80063a8 <__gethex+0x124>
 8006582:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006584:	2b00      	cmp	r3, #0
 8006586:	d1f3      	bne.n	8006570 <__gethex+0x2ec>
 8006588:	e7d9      	b.n	800653e <__gethex+0x2ba>
 800658a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1d6      	bne.n	800653e <__gethex+0x2ba>
 8006590:	e7ee      	b.n	8006570 <__gethex+0x2ec>
 8006592:	1e6f      	subs	r7, r5, #1
 8006594:	f1ba 0f00 	cmp.w	sl, #0
 8006598:	d132      	bne.n	8006600 <__gethex+0x37c>
 800659a:	b127      	cbz	r7, 80065a6 <__gethex+0x322>
 800659c:	4639      	mov	r1, r7
 800659e:	4620      	mov	r0, r4
 80065a0:	f000 fe3f 	bl	8007222 <__any_on>
 80065a4:	4682      	mov	sl, r0
 80065a6:	2101      	movs	r1, #1
 80065a8:	117b      	asrs	r3, r7, #5
 80065aa:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80065ae:	f007 071f 	and.w	r7, r7, #31
 80065b2:	fa01 f707 	lsl.w	r7, r1, r7
 80065b6:	421f      	tst	r7, r3
 80065b8:	f04f 0702 	mov.w	r7, #2
 80065bc:	4629      	mov	r1, r5
 80065be:	4620      	mov	r0, r4
 80065c0:	bf18      	it	ne
 80065c2:	f04a 0a02 	orrne.w	sl, sl, #2
 80065c6:	1b76      	subs	r6, r6, r5
 80065c8:	f7ff fdf4 	bl	80061b4 <rshift>
 80065cc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80065d0:	f1ba 0f00 	cmp.w	sl, #0
 80065d4:	d048      	beq.n	8006668 <__gethex+0x3e4>
 80065d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80065da:	2b02      	cmp	r3, #2
 80065dc:	d015      	beq.n	800660a <__gethex+0x386>
 80065de:	2b03      	cmp	r3, #3
 80065e0:	d017      	beq.n	8006612 <__gethex+0x38e>
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	d109      	bne.n	80065fa <__gethex+0x376>
 80065e6:	f01a 0f02 	tst.w	sl, #2
 80065ea:	d006      	beq.n	80065fa <__gethex+0x376>
 80065ec:	f8d9 0000 	ldr.w	r0, [r9]
 80065f0:	ea4a 0a00 	orr.w	sl, sl, r0
 80065f4:	f01a 0f01 	tst.w	sl, #1
 80065f8:	d10e      	bne.n	8006618 <__gethex+0x394>
 80065fa:	f047 0710 	orr.w	r7, r7, #16
 80065fe:	e033      	b.n	8006668 <__gethex+0x3e4>
 8006600:	f04f 0a01 	mov.w	sl, #1
 8006604:	e7cf      	b.n	80065a6 <__gethex+0x322>
 8006606:	2701      	movs	r7, #1
 8006608:	e7e2      	b.n	80065d0 <__gethex+0x34c>
 800660a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800660c:	f1c3 0301 	rsb	r3, r3, #1
 8006610:	9315      	str	r3, [sp, #84]	; 0x54
 8006612:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006614:	2b00      	cmp	r3, #0
 8006616:	d0f0      	beq.n	80065fa <__gethex+0x376>
 8006618:	f04f 0c00 	mov.w	ip, #0
 800661c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006620:	f104 0314 	add.w	r3, r4, #20
 8006624:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006628:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800662c:	4618      	mov	r0, r3
 800662e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006632:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006636:	d01c      	beq.n	8006672 <__gethex+0x3ee>
 8006638:	3201      	adds	r2, #1
 800663a:	6002      	str	r2, [r0, #0]
 800663c:	2f02      	cmp	r7, #2
 800663e:	f104 0314 	add.w	r3, r4, #20
 8006642:	d13d      	bne.n	80066c0 <__gethex+0x43c>
 8006644:	f8d8 2000 	ldr.w	r2, [r8]
 8006648:	3a01      	subs	r2, #1
 800664a:	42b2      	cmp	r2, r6
 800664c:	d10a      	bne.n	8006664 <__gethex+0x3e0>
 800664e:	2201      	movs	r2, #1
 8006650:	1171      	asrs	r1, r6, #5
 8006652:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006656:	f006 061f 	and.w	r6, r6, #31
 800665a:	fa02 f606 	lsl.w	r6, r2, r6
 800665e:	421e      	tst	r6, r3
 8006660:	bf18      	it	ne
 8006662:	4617      	movne	r7, r2
 8006664:	f047 0720 	orr.w	r7, r7, #32
 8006668:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800666a:	601c      	str	r4, [r3, #0]
 800666c:	9b05      	ldr	r3, [sp, #20]
 800666e:	601d      	str	r5, [r3, #0]
 8006670:	e69a      	b.n	80063a8 <__gethex+0x124>
 8006672:	4299      	cmp	r1, r3
 8006674:	f843 cc04 	str.w	ip, [r3, #-4]
 8006678:	d8d8      	bhi.n	800662c <__gethex+0x3a8>
 800667a:	68a3      	ldr	r3, [r4, #8]
 800667c:	459b      	cmp	fp, r3
 800667e:	db17      	blt.n	80066b0 <__gethex+0x42c>
 8006680:	6861      	ldr	r1, [r4, #4]
 8006682:	9802      	ldr	r0, [sp, #8]
 8006684:	3101      	adds	r1, #1
 8006686:	f000 f935 	bl	80068f4 <_Balloc>
 800668a:	4681      	mov	r9, r0
 800668c:	b918      	cbnz	r0, 8006696 <__gethex+0x412>
 800668e:	4602      	mov	r2, r0
 8006690:	2184      	movs	r1, #132	; 0x84
 8006692:	4b19      	ldr	r3, [pc, #100]	; (80066f8 <__gethex+0x474>)
 8006694:	e6ab      	b.n	80063ee <__gethex+0x16a>
 8006696:	6922      	ldr	r2, [r4, #16]
 8006698:	f104 010c 	add.w	r1, r4, #12
 800669c:	3202      	adds	r2, #2
 800669e:	0092      	lsls	r2, r2, #2
 80066a0:	300c      	adds	r0, #12
 80066a2:	f000 f919 	bl	80068d8 <memcpy>
 80066a6:	4621      	mov	r1, r4
 80066a8:	9802      	ldr	r0, [sp, #8]
 80066aa:	f000 f963 	bl	8006974 <_Bfree>
 80066ae:	464c      	mov	r4, r9
 80066b0:	6923      	ldr	r3, [r4, #16]
 80066b2:	1c5a      	adds	r2, r3, #1
 80066b4:	6122      	str	r2, [r4, #16]
 80066b6:	2201      	movs	r2, #1
 80066b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80066bc:	615a      	str	r2, [r3, #20]
 80066be:	e7bd      	b.n	800663c <__gethex+0x3b8>
 80066c0:	6922      	ldr	r2, [r4, #16]
 80066c2:	455a      	cmp	r2, fp
 80066c4:	dd0b      	ble.n	80066de <__gethex+0x45a>
 80066c6:	2101      	movs	r1, #1
 80066c8:	4620      	mov	r0, r4
 80066ca:	f7ff fd73 	bl	80061b4 <rshift>
 80066ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80066d2:	3501      	adds	r5, #1
 80066d4:	42ab      	cmp	r3, r5
 80066d6:	f6ff aed4 	blt.w	8006482 <__gethex+0x1fe>
 80066da:	2701      	movs	r7, #1
 80066dc:	e7c2      	b.n	8006664 <__gethex+0x3e0>
 80066de:	f016 061f 	ands.w	r6, r6, #31
 80066e2:	d0fa      	beq.n	80066da <__gethex+0x456>
 80066e4:	4453      	add	r3, sl
 80066e6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80066ea:	f000 f9f5 	bl	8006ad8 <__hi0bits>
 80066ee:	f1c6 0620 	rsb	r6, r6, #32
 80066f2:	42b0      	cmp	r0, r6
 80066f4:	dbe7      	blt.n	80066c6 <__gethex+0x442>
 80066f6:	e7f0      	b.n	80066da <__gethex+0x456>
 80066f8:	08008550 	.word	0x08008550

080066fc <L_shift>:
 80066fc:	f1c2 0208 	rsb	r2, r2, #8
 8006700:	0092      	lsls	r2, r2, #2
 8006702:	b570      	push	{r4, r5, r6, lr}
 8006704:	f1c2 0620 	rsb	r6, r2, #32
 8006708:	6843      	ldr	r3, [r0, #4]
 800670a:	6804      	ldr	r4, [r0, #0]
 800670c:	fa03 f506 	lsl.w	r5, r3, r6
 8006710:	432c      	orrs	r4, r5
 8006712:	40d3      	lsrs	r3, r2
 8006714:	6004      	str	r4, [r0, #0]
 8006716:	f840 3f04 	str.w	r3, [r0, #4]!
 800671a:	4288      	cmp	r0, r1
 800671c:	d3f4      	bcc.n	8006708 <L_shift+0xc>
 800671e:	bd70      	pop	{r4, r5, r6, pc}

08006720 <__match>:
 8006720:	b530      	push	{r4, r5, lr}
 8006722:	6803      	ldr	r3, [r0, #0]
 8006724:	3301      	adds	r3, #1
 8006726:	f811 4b01 	ldrb.w	r4, [r1], #1
 800672a:	b914      	cbnz	r4, 8006732 <__match+0x12>
 800672c:	6003      	str	r3, [r0, #0]
 800672e:	2001      	movs	r0, #1
 8006730:	bd30      	pop	{r4, r5, pc}
 8006732:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006736:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800673a:	2d19      	cmp	r5, #25
 800673c:	bf98      	it	ls
 800673e:	3220      	addls	r2, #32
 8006740:	42a2      	cmp	r2, r4
 8006742:	d0f0      	beq.n	8006726 <__match+0x6>
 8006744:	2000      	movs	r0, #0
 8006746:	e7f3      	b.n	8006730 <__match+0x10>

08006748 <__hexnan>:
 8006748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800674c:	2500      	movs	r5, #0
 800674e:	680b      	ldr	r3, [r1, #0]
 8006750:	4682      	mov	sl, r0
 8006752:	115e      	asrs	r6, r3, #5
 8006754:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006758:	f013 031f 	ands.w	r3, r3, #31
 800675c:	bf18      	it	ne
 800675e:	3604      	addne	r6, #4
 8006760:	1f37      	subs	r7, r6, #4
 8006762:	46b9      	mov	r9, r7
 8006764:	463c      	mov	r4, r7
 8006766:	46ab      	mov	fp, r5
 8006768:	b087      	sub	sp, #28
 800676a:	4690      	mov	r8, r2
 800676c:	6802      	ldr	r2, [r0, #0]
 800676e:	9301      	str	r3, [sp, #4]
 8006770:	f846 5c04 	str.w	r5, [r6, #-4]
 8006774:	9502      	str	r5, [sp, #8]
 8006776:	7851      	ldrb	r1, [r2, #1]
 8006778:	1c53      	adds	r3, r2, #1
 800677a:	9303      	str	r3, [sp, #12]
 800677c:	b341      	cbz	r1, 80067d0 <__hexnan+0x88>
 800677e:	4608      	mov	r0, r1
 8006780:	9205      	str	r2, [sp, #20]
 8006782:	9104      	str	r1, [sp, #16]
 8006784:	f7ff fd69 	bl	800625a <__hexdig_fun>
 8006788:	2800      	cmp	r0, #0
 800678a:	d14f      	bne.n	800682c <__hexnan+0xe4>
 800678c:	9904      	ldr	r1, [sp, #16]
 800678e:	9a05      	ldr	r2, [sp, #20]
 8006790:	2920      	cmp	r1, #32
 8006792:	d818      	bhi.n	80067c6 <__hexnan+0x7e>
 8006794:	9b02      	ldr	r3, [sp, #8]
 8006796:	459b      	cmp	fp, r3
 8006798:	dd13      	ble.n	80067c2 <__hexnan+0x7a>
 800679a:	454c      	cmp	r4, r9
 800679c:	d206      	bcs.n	80067ac <__hexnan+0x64>
 800679e:	2d07      	cmp	r5, #7
 80067a0:	dc04      	bgt.n	80067ac <__hexnan+0x64>
 80067a2:	462a      	mov	r2, r5
 80067a4:	4649      	mov	r1, r9
 80067a6:	4620      	mov	r0, r4
 80067a8:	f7ff ffa8 	bl	80066fc <L_shift>
 80067ac:	4544      	cmp	r4, r8
 80067ae:	d950      	bls.n	8006852 <__hexnan+0x10a>
 80067b0:	2300      	movs	r3, #0
 80067b2:	f1a4 0904 	sub.w	r9, r4, #4
 80067b6:	f844 3c04 	str.w	r3, [r4, #-4]
 80067ba:	461d      	mov	r5, r3
 80067bc:	464c      	mov	r4, r9
 80067be:	f8cd b008 	str.w	fp, [sp, #8]
 80067c2:	9a03      	ldr	r2, [sp, #12]
 80067c4:	e7d7      	b.n	8006776 <__hexnan+0x2e>
 80067c6:	2929      	cmp	r1, #41	; 0x29
 80067c8:	d156      	bne.n	8006878 <__hexnan+0x130>
 80067ca:	3202      	adds	r2, #2
 80067cc:	f8ca 2000 	str.w	r2, [sl]
 80067d0:	f1bb 0f00 	cmp.w	fp, #0
 80067d4:	d050      	beq.n	8006878 <__hexnan+0x130>
 80067d6:	454c      	cmp	r4, r9
 80067d8:	d206      	bcs.n	80067e8 <__hexnan+0xa0>
 80067da:	2d07      	cmp	r5, #7
 80067dc:	dc04      	bgt.n	80067e8 <__hexnan+0xa0>
 80067de:	462a      	mov	r2, r5
 80067e0:	4649      	mov	r1, r9
 80067e2:	4620      	mov	r0, r4
 80067e4:	f7ff ff8a 	bl	80066fc <L_shift>
 80067e8:	4544      	cmp	r4, r8
 80067ea:	d934      	bls.n	8006856 <__hexnan+0x10e>
 80067ec:	4623      	mov	r3, r4
 80067ee:	f1a8 0204 	sub.w	r2, r8, #4
 80067f2:	f853 1b04 	ldr.w	r1, [r3], #4
 80067f6:	429f      	cmp	r7, r3
 80067f8:	f842 1f04 	str.w	r1, [r2, #4]!
 80067fc:	d2f9      	bcs.n	80067f2 <__hexnan+0xaa>
 80067fe:	1b3b      	subs	r3, r7, r4
 8006800:	f023 0303 	bic.w	r3, r3, #3
 8006804:	3304      	adds	r3, #4
 8006806:	3401      	adds	r4, #1
 8006808:	3e03      	subs	r6, #3
 800680a:	42b4      	cmp	r4, r6
 800680c:	bf88      	it	hi
 800680e:	2304      	movhi	r3, #4
 8006810:	2200      	movs	r2, #0
 8006812:	4443      	add	r3, r8
 8006814:	f843 2b04 	str.w	r2, [r3], #4
 8006818:	429f      	cmp	r7, r3
 800681a:	d2fb      	bcs.n	8006814 <__hexnan+0xcc>
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	b91b      	cbnz	r3, 8006828 <__hexnan+0xe0>
 8006820:	4547      	cmp	r7, r8
 8006822:	d127      	bne.n	8006874 <__hexnan+0x12c>
 8006824:	2301      	movs	r3, #1
 8006826:	603b      	str	r3, [r7, #0]
 8006828:	2005      	movs	r0, #5
 800682a:	e026      	b.n	800687a <__hexnan+0x132>
 800682c:	3501      	adds	r5, #1
 800682e:	2d08      	cmp	r5, #8
 8006830:	f10b 0b01 	add.w	fp, fp, #1
 8006834:	dd06      	ble.n	8006844 <__hexnan+0xfc>
 8006836:	4544      	cmp	r4, r8
 8006838:	d9c3      	bls.n	80067c2 <__hexnan+0x7a>
 800683a:	2300      	movs	r3, #0
 800683c:	2501      	movs	r5, #1
 800683e:	f844 3c04 	str.w	r3, [r4, #-4]
 8006842:	3c04      	subs	r4, #4
 8006844:	6822      	ldr	r2, [r4, #0]
 8006846:	f000 000f 	and.w	r0, r0, #15
 800684a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800684e:	6022      	str	r2, [r4, #0]
 8006850:	e7b7      	b.n	80067c2 <__hexnan+0x7a>
 8006852:	2508      	movs	r5, #8
 8006854:	e7b5      	b.n	80067c2 <__hexnan+0x7a>
 8006856:	9b01      	ldr	r3, [sp, #4]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d0df      	beq.n	800681c <__hexnan+0xd4>
 800685c:	f04f 32ff 	mov.w	r2, #4294967295
 8006860:	f1c3 0320 	rsb	r3, r3, #32
 8006864:	fa22 f303 	lsr.w	r3, r2, r3
 8006868:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800686c:	401a      	ands	r2, r3
 800686e:	f846 2c04 	str.w	r2, [r6, #-4]
 8006872:	e7d3      	b.n	800681c <__hexnan+0xd4>
 8006874:	3f04      	subs	r7, #4
 8006876:	e7d1      	b.n	800681c <__hexnan+0xd4>
 8006878:	2004      	movs	r0, #4
 800687a:	b007      	add	sp, #28
 800687c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006880 <_localeconv_r>:
 8006880:	4800      	ldr	r0, [pc, #0]	; (8006884 <_localeconv_r+0x4>)
 8006882:	4770      	bx	lr
 8006884:	20000164 	.word	0x20000164

08006888 <malloc>:
 8006888:	4b02      	ldr	r3, [pc, #8]	; (8006894 <malloc+0xc>)
 800688a:	4601      	mov	r1, r0
 800688c:	6818      	ldr	r0, [r3, #0]
 800688e:	f000 bd65 	b.w	800735c <_malloc_r>
 8006892:	bf00      	nop
 8006894:	2000000c 	.word	0x2000000c

08006898 <__ascii_mbtowc>:
 8006898:	b082      	sub	sp, #8
 800689a:	b901      	cbnz	r1, 800689e <__ascii_mbtowc+0x6>
 800689c:	a901      	add	r1, sp, #4
 800689e:	b142      	cbz	r2, 80068b2 <__ascii_mbtowc+0x1a>
 80068a0:	b14b      	cbz	r3, 80068b6 <__ascii_mbtowc+0x1e>
 80068a2:	7813      	ldrb	r3, [r2, #0]
 80068a4:	600b      	str	r3, [r1, #0]
 80068a6:	7812      	ldrb	r2, [r2, #0]
 80068a8:	1e10      	subs	r0, r2, #0
 80068aa:	bf18      	it	ne
 80068ac:	2001      	movne	r0, #1
 80068ae:	b002      	add	sp, #8
 80068b0:	4770      	bx	lr
 80068b2:	4610      	mov	r0, r2
 80068b4:	e7fb      	b.n	80068ae <__ascii_mbtowc+0x16>
 80068b6:	f06f 0001 	mvn.w	r0, #1
 80068ba:	e7f8      	b.n	80068ae <__ascii_mbtowc+0x16>

080068bc <memchr>:
 80068bc:	4603      	mov	r3, r0
 80068be:	b510      	push	{r4, lr}
 80068c0:	b2c9      	uxtb	r1, r1
 80068c2:	4402      	add	r2, r0
 80068c4:	4293      	cmp	r3, r2
 80068c6:	4618      	mov	r0, r3
 80068c8:	d101      	bne.n	80068ce <memchr+0x12>
 80068ca:	2000      	movs	r0, #0
 80068cc:	e003      	b.n	80068d6 <memchr+0x1a>
 80068ce:	7804      	ldrb	r4, [r0, #0]
 80068d0:	3301      	adds	r3, #1
 80068d2:	428c      	cmp	r4, r1
 80068d4:	d1f6      	bne.n	80068c4 <memchr+0x8>
 80068d6:	bd10      	pop	{r4, pc}

080068d8 <memcpy>:
 80068d8:	440a      	add	r2, r1
 80068da:	4291      	cmp	r1, r2
 80068dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80068e0:	d100      	bne.n	80068e4 <memcpy+0xc>
 80068e2:	4770      	bx	lr
 80068e4:	b510      	push	{r4, lr}
 80068e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068ea:	4291      	cmp	r1, r2
 80068ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068f0:	d1f9      	bne.n	80068e6 <memcpy+0xe>
 80068f2:	bd10      	pop	{r4, pc}

080068f4 <_Balloc>:
 80068f4:	b570      	push	{r4, r5, r6, lr}
 80068f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80068f8:	4604      	mov	r4, r0
 80068fa:	460d      	mov	r5, r1
 80068fc:	b976      	cbnz	r6, 800691c <_Balloc+0x28>
 80068fe:	2010      	movs	r0, #16
 8006900:	f7ff ffc2 	bl	8006888 <malloc>
 8006904:	4602      	mov	r2, r0
 8006906:	6260      	str	r0, [r4, #36]	; 0x24
 8006908:	b920      	cbnz	r0, 8006914 <_Balloc+0x20>
 800690a:	2166      	movs	r1, #102	; 0x66
 800690c:	4b17      	ldr	r3, [pc, #92]	; (800696c <_Balloc+0x78>)
 800690e:	4818      	ldr	r0, [pc, #96]	; (8006970 <_Balloc+0x7c>)
 8006910:	f000 ff2c 	bl	800776c <__assert_func>
 8006914:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006918:	6006      	str	r6, [r0, #0]
 800691a:	60c6      	str	r6, [r0, #12]
 800691c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800691e:	68f3      	ldr	r3, [r6, #12]
 8006920:	b183      	cbz	r3, 8006944 <_Balloc+0x50>
 8006922:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800692a:	b9b8      	cbnz	r0, 800695c <_Balloc+0x68>
 800692c:	2101      	movs	r1, #1
 800692e:	fa01 f605 	lsl.w	r6, r1, r5
 8006932:	1d72      	adds	r2, r6, #5
 8006934:	4620      	mov	r0, r4
 8006936:	0092      	lsls	r2, r2, #2
 8006938:	f000 fc94 	bl	8007264 <_calloc_r>
 800693c:	b160      	cbz	r0, 8006958 <_Balloc+0x64>
 800693e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006942:	e00e      	b.n	8006962 <_Balloc+0x6e>
 8006944:	2221      	movs	r2, #33	; 0x21
 8006946:	2104      	movs	r1, #4
 8006948:	4620      	mov	r0, r4
 800694a:	f000 fc8b 	bl	8007264 <_calloc_r>
 800694e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006950:	60f0      	str	r0, [r6, #12]
 8006952:	68db      	ldr	r3, [r3, #12]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1e4      	bne.n	8006922 <_Balloc+0x2e>
 8006958:	2000      	movs	r0, #0
 800695a:	bd70      	pop	{r4, r5, r6, pc}
 800695c:	6802      	ldr	r2, [r0, #0]
 800695e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006962:	2300      	movs	r3, #0
 8006964:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006968:	e7f7      	b.n	800695a <_Balloc+0x66>
 800696a:	bf00      	nop
 800696c:	080084de 	.word	0x080084de
 8006970:	080085dc 	.word	0x080085dc

08006974 <_Bfree>:
 8006974:	b570      	push	{r4, r5, r6, lr}
 8006976:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006978:	4605      	mov	r5, r0
 800697a:	460c      	mov	r4, r1
 800697c:	b976      	cbnz	r6, 800699c <_Bfree+0x28>
 800697e:	2010      	movs	r0, #16
 8006980:	f7ff ff82 	bl	8006888 <malloc>
 8006984:	4602      	mov	r2, r0
 8006986:	6268      	str	r0, [r5, #36]	; 0x24
 8006988:	b920      	cbnz	r0, 8006994 <_Bfree+0x20>
 800698a:	218a      	movs	r1, #138	; 0x8a
 800698c:	4b08      	ldr	r3, [pc, #32]	; (80069b0 <_Bfree+0x3c>)
 800698e:	4809      	ldr	r0, [pc, #36]	; (80069b4 <_Bfree+0x40>)
 8006990:	f000 feec 	bl	800776c <__assert_func>
 8006994:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006998:	6006      	str	r6, [r0, #0]
 800699a:	60c6      	str	r6, [r0, #12]
 800699c:	b13c      	cbz	r4, 80069ae <_Bfree+0x3a>
 800699e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80069a0:	6862      	ldr	r2, [r4, #4]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80069a8:	6021      	str	r1, [r4, #0]
 80069aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80069ae:	bd70      	pop	{r4, r5, r6, pc}
 80069b0:	080084de 	.word	0x080084de
 80069b4:	080085dc 	.word	0x080085dc

080069b8 <__multadd>:
 80069b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069bc:	4607      	mov	r7, r0
 80069be:	460c      	mov	r4, r1
 80069c0:	461e      	mov	r6, r3
 80069c2:	2000      	movs	r0, #0
 80069c4:	690d      	ldr	r5, [r1, #16]
 80069c6:	f101 0c14 	add.w	ip, r1, #20
 80069ca:	f8dc 3000 	ldr.w	r3, [ip]
 80069ce:	3001      	adds	r0, #1
 80069d0:	b299      	uxth	r1, r3
 80069d2:	fb02 6101 	mla	r1, r2, r1, r6
 80069d6:	0c1e      	lsrs	r6, r3, #16
 80069d8:	0c0b      	lsrs	r3, r1, #16
 80069da:	fb02 3306 	mla	r3, r2, r6, r3
 80069de:	b289      	uxth	r1, r1
 80069e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80069e4:	4285      	cmp	r5, r0
 80069e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80069ea:	f84c 1b04 	str.w	r1, [ip], #4
 80069ee:	dcec      	bgt.n	80069ca <__multadd+0x12>
 80069f0:	b30e      	cbz	r6, 8006a36 <__multadd+0x7e>
 80069f2:	68a3      	ldr	r3, [r4, #8]
 80069f4:	42ab      	cmp	r3, r5
 80069f6:	dc19      	bgt.n	8006a2c <__multadd+0x74>
 80069f8:	6861      	ldr	r1, [r4, #4]
 80069fa:	4638      	mov	r0, r7
 80069fc:	3101      	adds	r1, #1
 80069fe:	f7ff ff79 	bl	80068f4 <_Balloc>
 8006a02:	4680      	mov	r8, r0
 8006a04:	b928      	cbnz	r0, 8006a12 <__multadd+0x5a>
 8006a06:	4602      	mov	r2, r0
 8006a08:	21b5      	movs	r1, #181	; 0xb5
 8006a0a:	4b0c      	ldr	r3, [pc, #48]	; (8006a3c <__multadd+0x84>)
 8006a0c:	480c      	ldr	r0, [pc, #48]	; (8006a40 <__multadd+0x88>)
 8006a0e:	f000 fead 	bl	800776c <__assert_func>
 8006a12:	6922      	ldr	r2, [r4, #16]
 8006a14:	f104 010c 	add.w	r1, r4, #12
 8006a18:	3202      	adds	r2, #2
 8006a1a:	0092      	lsls	r2, r2, #2
 8006a1c:	300c      	adds	r0, #12
 8006a1e:	f7ff ff5b 	bl	80068d8 <memcpy>
 8006a22:	4621      	mov	r1, r4
 8006a24:	4638      	mov	r0, r7
 8006a26:	f7ff ffa5 	bl	8006974 <_Bfree>
 8006a2a:	4644      	mov	r4, r8
 8006a2c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a30:	3501      	adds	r5, #1
 8006a32:	615e      	str	r6, [r3, #20]
 8006a34:	6125      	str	r5, [r4, #16]
 8006a36:	4620      	mov	r0, r4
 8006a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a3c:	08008550 	.word	0x08008550
 8006a40:	080085dc 	.word	0x080085dc

08006a44 <__s2b>:
 8006a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a48:	4615      	mov	r5, r2
 8006a4a:	2209      	movs	r2, #9
 8006a4c:	461f      	mov	r7, r3
 8006a4e:	3308      	adds	r3, #8
 8006a50:	460c      	mov	r4, r1
 8006a52:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a56:	4606      	mov	r6, r0
 8006a58:	2201      	movs	r2, #1
 8006a5a:	2100      	movs	r1, #0
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	db09      	blt.n	8006a74 <__s2b+0x30>
 8006a60:	4630      	mov	r0, r6
 8006a62:	f7ff ff47 	bl	80068f4 <_Balloc>
 8006a66:	b940      	cbnz	r0, 8006a7a <__s2b+0x36>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	21ce      	movs	r1, #206	; 0xce
 8006a6c:	4b18      	ldr	r3, [pc, #96]	; (8006ad0 <__s2b+0x8c>)
 8006a6e:	4819      	ldr	r0, [pc, #100]	; (8006ad4 <__s2b+0x90>)
 8006a70:	f000 fe7c 	bl	800776c <__assert_func>
 8006a74:	0052      	lsls	r2, r2, #1
 8006a76:	3101      	adds	r1, #1
 8006a78:	e7f0      	b.n	8006a5c <__s2b+0x18>
 8006a7a:	9b08      	ldr	r3, [sp, #32]
 8006a7c:	2d09      	cmp	r5, #9
 8006a7e:	6143      	str	r3, [r0, #20]
 8006a80:	f04f 0301 	mov.w	r3, #1
 8006a84:	6103      	str	r3, [r0, #16]
 8006a86:	dd16      	ble.n	8006ab6 <__s2b+0x72>
 8006a88:	f104 0909 	add.w	r9, r4, #9
 8006a8c:	46c8      	mov	r8, r9
 8006a8e:	442c      	add	r4, r5
 8006a90:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006a94:	4601      	mov	r1, r0
 8006a96:	220a      	movs	r2, #10
 8006a98:	4630      	mov	r0, r6
 8006a9a:	3b30      	subs	r3, #48	; 0x30
 8006a9c:	f7ff ff8c 	bl	80069b8 <__multadd>
 8006aa0:	45a0      	cmp	r8, r4
 8006aa2:	d1f5      	bne.n	8006a90 <__s2b+0x4c>
 8006aa4:	f1a5 0408 	sub.w	r4, r5, #8
 8006aa8:	444c      	add	r4, r9
 8006aaa:	1b2d      	subs	r5, r5, r4
 8006aac:	1963      	adds	r3, r4, r5
 8006aae:	42bb      	cmp	r3, r7
 8006ab0:	db04      	blt.n	8006abc <__s2b+0x78>
 8006ab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ab6:	2509      	movs	r5, #9
 8006ab8:	340a      	adds	r4, #10
 8006aba:	e7f6      	b.n	8006aaa <__s2b+0x66>
 8006abc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006ac0:	4601      	mov	r1, r0
 8006ac2:	220a      	movs	r2, #10
 8006ac4:	4630      	mov	r0, r6
 8006ac6:	3b30      	subs	r3, #48	; 0x30
 8006ac8:	f7ff ff76 	bl	80069b8 <__multadd>
 8006acc:	e7ee      	b.n	8006aac <__s2b+0x68>
 8006ace:	bf00      	nop
 8006ad0:	08008550 	.word	0x08008550
 8006ad4:	080085dc 	.word	0x080085dc

08006ad8 <__hi0bits>:
 8006ad8:	0c02      	lsrs	r2, r0, #16
 8006ada:	0412      	lsls	r2, r2, #16
 8006adc:	4603      	mov	r3, r0
 8006ade:	b9ca      	cbnz	r2, 8006b14 <__hi0bits+0x3c>
 8006ae0:	0403      	lsls	r3, r0, #16
 8006ae2:	2010      	movs	r0, #16
 8006ae4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006ae8:	bf04      	itt	eq
 8006aea:	021b      	lsleq	r3, r3, #8
 8006aec:	3008      	addeq	r0, #8
 8006aee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006af2:	bf04      	itt	eq
 8006af4:	011b      	lsleq	r3, r3, #4
 8006af6:	3004      	addeq	r0, #4
 8006af8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006afc:	bf04      	itt	eq
 8006afe:	009b      	lsleq	r3, r3, #2
 8006b00:	3002      	addeq	r0, #2
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	db05      	blt.n	8006b12 <__hi0bits+0x3a>
 8006b06:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006b0a:	f100 0001 	add.w	r0, r0, #1
 8006b0e:	bf08      	it	eq
 8006b10:	2020      	moveq	r0, #32
 8006b12:	4770      	bx	lr
 8006b14:	2000      	movs	r0, #0
 8006b16:	e7e5      	b.n	8006ae4 <__hi0bits+0xc>

08006b18 <__lo0bits>:
 8006b18:	6803      	ldr	r3, [r0, #0]
 8006b1a:	4602      	mov	r2, r0
 8006b1c:	f013 0007 	ands.w	r0, r3, #7
 8006b20:	d00b      	beq.n	8006b3a <__lo0bits+0x22>
 8006b22:	07d9      	lsls	r1, r3, #31
 8006b24:	d421      	bmi.n	8006b6a <__lo0bits+0x52>
 8006b26:	0798      	lsls	r0, r3, #30
 8006b28:	bf49      	itett	mi
 8006b2a:	085b      	lsrmi	r3, r3, #1
 8006b2c:	089b      	lsrpl	r3, r3, #2
 8006b2e:	2001      	movmi	r0, #1
 8006b30:	6013      	strmi	r3, [r2, #0]
 8006b32:	bf5c      	itt	pl
 8006b34:	2002      	movpl	r0, #2
 8006b36:	6013      	strpl	r3, [r2, #0]
 8006b38:	4770      	bx	lr
 8006b3a:	b299      	uxth	r1, r3
 8006b3c:	b909      	cbnz	r1, 8006b42 <__lo0bits+0x2a>
 8006b3e:	2010      	movs	r0, #16
 8006b40:	0c1b      	lsrs	r3, r3, #16
 8006b42:	b2d9      	uxtb	r1, r3
 8006b44:	b909      	cbnz	r1, 8006b4a <__lo0bits+0x32>
 8006b46:	3008      	adds	r0, #8
 8006b48:	0a1b      	lsrs	r3, r3, #8
 8006b4a:	0719      	lsls	r1, r3, #28
 8006b4c:	bf04      	itt	eq
 8006b4e:	091b      	lsreq	r3, r3, #4
 8006b50:	3004      	addeq	r0, #4
 8006b52:	0799      	lsls	r1, r3, #30
 8006b54:	bf04      	itt	eq
 8006b56:	089b      	lsreq	r3, r3, #2
 8006b58:	3002      	addeq	r0, #2
 8006b5a:	07d9      	lsls	r1, r3, #31
 8006b5c:	d403      	bmi.n	8006b66 <__lo0bits+0x4e>
 8006b5e:	085b      	lsrs	r3, r3, #1
 8006b60:	f100 0001 	add.w	r0, r0, #1
 8006b64:	d003      	beq.n	8006b6e <__lo0bits+0x56>
 8006b66:	6013      	str	r3, [r2, #0]
 8006b68:	4770      	bx	lr
 8006b6a:	2000      	movs	r0, #0
 8006b6c:	4770      	bx	lr
 8006b6e:	2020      	movs	r0, #32
 8006b70:	4770      	bx	lr
	...

08006b74 <__i2b>:
 8006b74:	b510      	push	{r4, lr}
 8006b76:	460c      	mov	r4, r1
 8006b78:	2101      	movs	r1, #1
 8006b7a:	f7ff febb 	bl	80068f4 <_Balloc>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	b928      	cbnz	r0, 8006b8e <__i2b+0x1a>
 8006b82:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006b86:	4b04      	ldr	r3, [pc, #16]	; (8006b98 <__i2b+0x24>)
 8006b88:	4804      	ldr	r0, [pc, #16]	; (8006b9c <__i2b+0x28>)
 8006b8a:	f000 fdef 	bl	800776c <__assert_func>
 8006b8e:	2301      	movs	r3, #1
 8006b90:	6144      	str	r4, [r0, #20]
 8006b92:	6103      	str	r3, [r0, #16]
 8006b94:	bd10      	pop	{r4, pc}
 8006b96:	bf00      	nop
 8006b98:	08008550 	.word	0x08008550
 8006b9c:	080085dc 	.word	0x080085dc

08006ba0 <__multiply>:
 8006ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ba4:	4691      	mov	r9, r2
 8006ba6:	690a      	ldr	r2, [r1, #16]
 8006ba8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006bac:	460c      	mov	r4, r1
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	bfbe      	ittt	lt
 8006bb2:	460b      	movlt	r3, r1
 8006bb4:	464c      	movlt	r4, r9
 8006bb6:	4699      	movlt	r9, r3
 8006bb8:	6927      	ldr	r7, [r4, #16]
 8006bba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006bbe:	68a3      	ldr	r3, [r4, #8]
 8006bc0:	6861      	ldr	r1, [r4, #4]
 8006bc2:	eb07 060a 	add.w	r6, r7, sl
 8006bc6:	42b3      	cmp	r3, r6
 8006bc8:	b085      	sub	sp, #20
 8006bca:	bfb8      	it	lt
 8006bcc:	3101      	addlt	r1, #1
 8006bce:	f7ff fe91 	bl	80068f4 <_Balloc>
 8006bd2:	b930      	cbnz	r0, 8006be2 <__multiply+0x42>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	f240 115d 	movw	r1, #349	; 0x15d
 8006bda:	4b43      	ldr	r3, [pc, #268]	; (8006ce8 <__multiply+0x148>)
 8006bdc:	4843      	ldr	r0, [pc, #268]	; (8006cec <__multiply+0x14c>)
 8006bde:	f000 fdc5 	bl	800776c <__assert_func>
 8006be2:	f100 0514 	add.w	r5, r0, #20
 8006be6:	462b      	mov	r3, r5
 8006be8:	2200      	movs	r2, #0
 8006bea:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006bee:	4543      	cmp	r3, r8
 8006bf0:	d321      	bcc.n	8006c36 <__multiply+0x96>
 8006bf2:	f104 0314 	add.w	r3, r4, #20
 8006bf6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006bfa:	f109 0314 	add.w	r3, r9, #20
 8006bfe:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006c02:	9202      	str	r2, [sp, #8]
 8006c04:	1b3a      	subs	r2, r7, r4
 8006c06:	3a15      	subs	r2, #21
 8006c08:	f022 0203 	bic.w	r2, r2, #3
 8006c0c:	3204      	adds	r2, #4
 8006c0e:	f104 0115 	add.w	r1, r4, #21
 8006c12:	428f      	cmp	r7, r1
 8006c14:	bf38      	it	cc
 8006c16:	2204      	movcc	r2, #4
 8006c18:	9201      	str	r2, [sp, #4]
 8006c1a:	9a02      	ldr	r2, [sp, #8]
 8006c1c:	9303      	str	r3, [sp, #12]
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d80c      	bhi.n	8006c3c <__multiply+0x9c>
 8006c22:	2e00      	cmp	r6, #0
 8006c24:	dd03      	ble.n	8006c2e <__multiply+0x8e>
 8006c26:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d059      	beq.n	8006ce2 <__multiply+0x142>
 8006c2e:	6106      	str	r6, [r0, #16]
 8006c30:	b005      	add	sp, #20
 8006c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c36:	f843 2b04 	str.w	r2, [r3], #4
 8006c3a:	e7d8      	b.n	8006bee <__multiply+0x4e>
 8006c3c:	f8b3 a000 	ldrh.w	sl, [r3]
 8006c40:	f1ba 0f00 	cmp.w	sl, #0
 8006c44:	d023      	beq.n	8006c8e <__multiply+0xee>
 8006c46:	46a9      	mov	r9, r5
 8006c48:	f04f 0c00 	mov.w	ip, #0
 8006c4c:	f104 0e14 	add.w	lr, r4, #20
 8006c50:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006c54:	f8d9 1000 	ldr.w	r1, [r9]
 8006c58:	fa1f fb82 	uxth.w	fp, r2
 8006c5c:	b289      	uxth	r1, r1
 8006c5e:	fb0a 110b 	mla	r1, sl, fp, r1
 8006c62:	4461      	add	r1, ip
 8006c64:	f8d9 c000 	ldr.w	ip, [r9]
 8006c68:	0c12      	lsrs	r2, r2, #16
 8006c6a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006c6e:	fb0a c202 	mla	r2, sl, r2, ip
 8006c72:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006c76:	b289      	uxth	r1, r1
 8006c78:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006c7c:	4577      	cmp	r7, lr
 8006c7e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006c82:	f849 1b04 	str.w	r1, [r9], #4
 8006c86:	d8e3      	bhi.n	8006c50 <__multiply+0xb0>
 8006c88:	9a01      	ldr	r2, [sp, #4]
 8006c8a:	f845 c002 	str.w	ip, [r5, r2]
 8006c8e:	9a03      	ldr	r2, [sp, #12]
 8006c90:	3304      	adds	r3, #4
 8006c92:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006c96:	f1b9 0f00 	cmp.w	r9, #0
 8006c9a:	d020      	beq.n	8006cde <__multiply+0x13e>
 8006c9c:	46ae      	mov	lr, r5
 8006c9e:	f04f 0a00 	mov.w	sl, #0
 8006ca2:	6829      	ldr	r1, [r5, #0]
 8006ca4:	f104 0c14 	add.w	ip, r4, #20
 8006ca8:	f8bc b000 	ldrh.w	fp, [ip]
 8006cac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006cb0:	b289      	uxth	r1, r1
 8006cb2:	fb09 220b 	mla	r2, r9, fp, r2
 8006cb6:	4492      	add	sl, r2
 8006cb8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006cbc:	f84e 1b04 	str.w	r1, [lr], #4
 8006cc0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006cc4:	f8be 1000 	ldrh.w	r1, [lr]
 8006cc8:	0c12      	lsrs	r2, r2, #16
 8006cca:	fb09 1102 	mla	r1, r9, r2, r1
 8006cce:	4567      	cmp	r7, ip
 8006cd0:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006cd4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006cd8:	d8e6      	bhi.n	8006ca8 <__multiply+0x108>
 8006cda:	9a01      	ldr	r2, [sp, #4]
 8006cdc:	50a9      	str	r1, [r5, r2]
 8006cde:	3504      	adds	r5, #4
 8006ce0:	e79b      	b.n	8006c1a <__multiply+0x7a>
 8006ce2:	3e01      	subs	r6, #1
 8006ce4:	e79d      	b.n	8006c22 <__multiply+0x82>
 8006ce6:	bf00      	nop
 8006ce8:	08008550 	.word	0x08008550
 8006cec:	080085dc 	.word	0x080085dc

08006cf0 <__pow5mult>:
 8006cf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cf4:	4615      	mov	r5, r2
 8006cf6:	f012 0203 	ands.w	r2, r2, #3
 8006cfa:	4606      	mov	r6, r0
 8006cfc:	460f      	mov	r7, r1
 8006cfe:	d007      	beq.n	8006d10 <__pow5mult+0x20>
 8006d00:	4c25      	ldr	r4, [pc, #148]	; (8006d98 <__pow5mult+0xa8>)
 8006d02:	3a01      	subs	r2, #1
 8006d04:	2300      	movs	r3, #0
 8006d06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d0a:	f7ff fe55 	bl	80069b8 <__multadd>
 8006d0e:	4607      	mov	r7, r0
 8006d10:	10ad      	asrs	r5, r5, #2
 8006d12:	d03d      	beq.n	8006d90 <__pow5mult+0xa0>
 8006d14:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006d16:	b97c      	cbnz	r4, 8006d38 <__pow5mult+0x48>
 8006d18:	2010      	movs	r0, #16
 8006d1a:	f7ff fdb5 	bl	8006888 <malloc>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	6270      	str	r0, [r6, #36]	; 0x24
 8006d22:	b928      	cbnz	r0, 8006d30 <__pow5mult+0x40>
 8006d24:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006d28:	4b1c      	ldr	r3, [pc, #112]	; (8006d9c <__pow5mult+0xac>)
 8006d2a:	481d      	ldr	r0, [pc, #116]	; (8006da0 <__pow5mult+0xb0>)
 8006d2c:	f000 fd1e 	bl	800776c <__assert_func>
 8006d30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d34:	6004      	str	r4, [r0, #0]
 8006d36:	60c4      	str	r4, [r0, #12]
 8006d38:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006d3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006d40:	b94c      	cbnz	r4, 8006d56 <__pow5mult+0x66>
 8006d42:	f240 2171 	movw	r1, #625	; 0x271
 8006d46:	4630      	mov	r0, r6
 8006d48:	f7ff ff14 	bl	8006b74 <__i2b>
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	4604      	mov	r4, r0
 8006d50:	f8c8 0008 	str.w	r0, [r8, #8]
 8006d54:	6003      	str	r3, [r0, #0]
 8006d56:	f04f 0900 	mov.w	r9, #0
 8006d5a:	07eb      	lsls	r3, r5, #31
 8006d5c:	d50a      	bpl.n	8006d74 <__pow5mult+0x84>
 8006d5e:	4639      	mov	r1, r7
 8006d60:	4622      	mov	r2, r4
 8006d62:	4630      	mov	r0, r6
 8006d64:	f7ff ff1c 	bl	8006ba0 <__multiply>
 8006d68:	4680      	mov	r8, r0
 8006d6a:	4639      	mov	r1, r7
 8006d6c:	4630      	mov	r0, r6
 8006d6e:	f7ff fe01 	bl	8006974 <_Bfree>
 8006d72:	4647      	mov	r7, r8
 8006d74:	106d      	asrs	r5, r5, #1
 8006d76:	d00b      	beq.n	8006d90 <__pow5mult+0xa0>
 8006d78:	6820      	ldr	r0, [r4, #0]
 8006d7a:	b938      	cbnz	r0, 8006d8c <__pow5mult+0x9c>
 8006d7c:	4622      	mov	r2, r4
 8006d7e:	4621      	mov	r1, r4
 8006d80:	4630      	mov	r0, r6
 8006d82:	f7ff ff0d 	bl	8006ba0 <__multiply>
 8006d86:	6020      	str	r0, [r4, #0]
 8006d88:	f8c0 9000 	str.w	r9, [r0]
 8006d8c:	4604      	mov	r4, r0
 8006d8e:	e7e4      	b.n	8006d5a <__pow5mult+0x6a>
 8006d90:	4638      	mov	r0, r7
 8006d92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d96:	bf00      	nop
 8006d98:	08008728 	.word	0x08008728
 8006d9c:	080084de 	.word	0x080084de
 8006da0:	080085dc 	.word	0x080085dc

08006da4 <__lshift>:
 8006da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006da8:	460c      	mov	r4, r1
 8006daa:	4607      	mov	r7, r0
 8006dac:	4691      	mov	r9, r2
 8006dae:	6923      	ldr	r3, [r4, #16]
 8006db0:	6849      	ldr	r1, [r1, #4]
 8006db2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006db6:	68a3      	ldr	r3, [r4, #8]
 8006db8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006dbc:	f108 0601 	add.w	r6, r8, #1
 8006dc0:	42b3      	cmp	r3, r6
 8006dc2:	db0b      	blt.n	8006ddc <__lshift+0x38>
 8006dc4:	4638      	mov	r0, r7
 8006dc6:	f7ff fd95 	bl	80068f4 <_Balloc>
 8006dca:	4605      	mov	r5, r0
 8006dcc:	b948      	cbnz	r0, 8006de2 <__lshift+0x3e>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006dd4:	4b29      	ldr	r3, [pc, #164]	; (8006e7c <__lshift+0xd8>)
 8006dd6:	482a      	ldr	r0, [pc, #168]	; (8006e80 <__lshift+0xdc>)
 8006dd8:	f000 fcc8 	bl	800776c <__assert_func>
 8006ddc:	3101      	adds	r1, #1
 8006dde:	005b      	lsls	r3, r3, #1
 8006de0:	e7ee      	b.n	8006dc0 <__lshift+0x1c>
 8006de2:	2300      	movs	r3, #0
 8006de4:	f100 0114 	add.w	r1, r0, #20
 8006de8:	f100 0210 	add.w	r2, r0, #16
 8006dec:	4618      	mov	r0, r3
 8006dee:	4553      	cmp	r3, sl
 8006df0:	db37      	blt.n	8006e62 <__lshift+0xbe>
 8006df2:	6920      	ldr	r0, [r4, #16]
 8006df4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006df8:	f104 0314 	add.w	r3, r4, #20
 8006dfc:	f019 091f 	ands.w	r9, r9, #31
 8006e00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006e04:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006e08:	d02f      	beq.n	8006e6a <__lshift+0xc6>
 8006e0a:	468a      	mov	sl, r1
 8006e0c:	f04f 0c00 	mov.w	ip, #0
 8006e10:	f1c9 0e20 	rsb	lr, r9, #32
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	fa02 f209 	lsl.w	r2, r2, r9
 8006e1a:	ea42 020c 	orr.w	r2, r2, ip
 8006e1e:	f84a 2b04 	str.w	r2, [sl], #4
 8006e22:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e26:	4298      	cmp	r0, r3
 8006e28:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006e2c:	d8f2      	bhi.n	8006e14 <__lshift+0x70>
 8006e2e:	1b03      	subs	r3, r0, r4
 8006e30:	3b15      	subs	r3, #21
 8006e32:	f023 0303 	bic.w	r3, r3, #3
 8006e36:	3304      	adds	r3, #4
 8006e38:	f104 0215 	add.w	r2, r4, #21
 8006e3c:	4290      	cmp	r0, r2
 8006e3e:	bf38      	it	cc
 8006e40:	2304      	movcc	r3, #4
 8006e42:	f841 c003 	str.w	ip, [r1, r3]
 8006e46:	f1bc 0f00 	cmp.w	ip, #0
 8006e4a:	d001      	beq.n	8006e50 <__lshift+0xac>
 8006e4c:	f108 0602 	add.w	r6, r8, #2
 8006e50:	3e01      	subs	r6, #1
 8006e52:	4638      	mov	r0, r7
 8006e54:	4621      	mov	r1, r4
 8006e56:	612e      	str	r6, [r5, #16]
 8006e58:	f7ff fd8c 	bl	8006974 <_Bfree>
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e62:	f842 0f04 	str.w	r0, [r2, #4]!
 8006e66:	3301      	adds	r3, #1
 8006e68:	e7c1      	b.n	8006dee <__lshift+0x4a>
 8006e6a:	3904      	subs	r1, #4
 8006e6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e70:	4298      	cmp	r0, r3
 8006e72:	f841 2f04 	str.w	r2, [r1, #4]!
 8006e76:	d8f9      	bhi.n	8006e6c <__lshift+0xc8>
 8006e78:	e7ea      	b.n	8006e50 <__lshift+0xac>
 8006e7a:	bf00      	nop
 8006e7c:	08008550 	.word	0x08008550
 8006e80:	080085dc 	.word	0x080085dc

08006e84 <__mcmp>:
 8006e84:	4603      	mov	r3, r0
 8006e86:	690a      	ldr	r2, [r1, #16]
 8006e88:	6900      	ldr	r0, [r0, #16]
 8006e8a:	b530      	push	{r4, r5, lr}
 8006e8c:	1a80      	subs	r0, r0, r2
 8006e8e:	d10d      	bne.n	8006eac <__mcmp+0x28>
 8006e90:	3314      	adds	r3, #20
 8006e92:	3114      	adds	r1, #20
 8006e94:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006e98:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006e9c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006ea0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006ea4:	4295      	cmp	r5, r2
 8006ea6:	d002      	beq.n	8006eae <__mcmp+0x2a>
 8006ea8:	d304      	bcc.n	8006eb4 <__mcmp+0x30>
 8006eaa:	2001      	movs	r0, #1
 8006eac:	bd30      	pop	{r4, r5, pc}
 8006eae:	42a3      	cmp	r3, r4
 8006eb0:	d3f4      	bcc.n	8006e9c <__mcmp+0x18>
 8006eb2:	e7fb      	b.n	8006eac <__mcmp+0x28>
 8006eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006eb8:	e7f8      	b.n	8006eac <__mcmp+0x28>
	...

08006ebc <__mdiff>:
 8006ebc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ec0:	460d      	mov	r5, r1
 8006ec2:	4607      	mov	r7, r0
 8006ec4:	4611      	mov	r1, r2
 8006ec6:	4628      	mov	r0, r5
 8006ec8:	4614      	mov	r4, r2
 8006eca:	f7ff ffdb 	bl	8006e84 <__mcmp>
 8006ece:	1e06      	subs	r6, r0, #0
 8006ed0:	d111      	bne.n	8006ef6 <__mdiff+0x3a>
 8006ed2:	4631      	mov	r1, r6
 8006ed4:	4638      	mov	r0, r7
 8006ed6:	f7ff fd0d 	bl	80068f4 <_Balloc>
 8006eda:	4602      	mov	r2, r0
 8006edc:	b928      	cbnz	r0, 8006eea <__mdiff+0x2e>
 8006ede:	f240 2132 	movw	r1, #562	; 0x232
 8006ee2:	4b3a      	ldr	r3, [pc, #232]	; (8006fcc <__mdiff+0x110>)
 8006ee4:	483a      	ldr	r0, [pc, #232]	; (8006fd0 <__mdiff+0x114>)
 8006ee6:	f000 fc41 	bl	800776c <__assert_func>
 8006eea:	2301      	movs	r3, #1
 8006eec:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006ef0:	4610      	mov	r0, r2
 8006ef2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ef6:	bfa4      	itt	ge
 8006ef8:	4623      	movge	r3, r4
 8006efa:	462c      	movge	r4, r5
 8006efc:	4638      	mov	r0, r7
 8006efe:	6861      	ldr	r1, [r4, #4]
 8006f00:	bfa6      	itte	ge
 8006f02:	461d      	movge	r5, r3
 8006f04:	2600      	movge	r6, #0
 8006f06:	2601      	movlt	r6, #1
 8006f08:	f7ff fcf4 	bl	80068f4 <_Balloc>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	b918      	cbnz	r0, 8006f18 <__mdiff+0x5c>
 8006f10:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006f14:	4b2d      	ldr	r3, [pc, #180]	; (8006fcc <__mdiff+0x110>)
 8006f16:	e7e5      	b.n	8006ee4 <__mdiff+0x28>
 8006f18:	f102 0814 	add.w	r8, r2, #20
 8006f1c:	46c2      	mov	sl, r8
 8006f1e:	f04f 0c00 	mov.w	ip, #0
 8006f22:	6927      	ldr	r7, [r4, #16]
 8006f24:	60c6      	str	r6, [r0, #12]
 8006f26:	692e      	ldr	r6, [r5, #16]
 8006f28:	f104 0014 	add.w	r0, r4, #20
 8006f2c:	f105 0914 	add.w	r9, r5, #20
 8006f30:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006f34:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006f38:	3410      	adds	r4, #16
 8006f3a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006f3e:	f859 3b04 	ldr.w	r3, [r9], #4
 8006f42:	fa1f f18b 	uxth.w	r1, fp
 8006f46:	448c      	add	ip, r1
 8006f48:	b299      	uxth	r1, r3
 8006f4a:	0c1b      	lsrs	r3, r3, #16
 8006f4c:	ebac 0101 	sub.w	r1, ip, r1
 8006f50:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006f54:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006f58:	b289      	uxth	r1, r1
 8006f5a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006f5e:	454e      	cmp	r6, r9
 8006f60:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006f64:	f84a 3b04 	str.w	r3, [sl], #4
 8006f68:	d8e7      	bhi.n	8006f3a <__mdiff+0x7e>
 8006f6a:	1b73      	subs	r3, r6, r5
 8006f6c:	3b15      	subs	r3, #21
 8006f6e:	f023 0303 	bic.w	r3, r3, #3
 8006f72:	3515      	adds	r5, #21
 8006f74:	3304      	adds	r3, #4
 8006f76:	42ae      	cmp	r6, r5
 8006f78:	bf38      	it	cc
 8006f7a:	2304      	movcc	r3, #4
 8006f7c:	4418      	add	r0, r3
 8006f7e:	4443      	add	r3, r8
 8006f80:	461e      	mov	r6, r3
 8006f82:	4605      	mov	r5, r0
 8006f84:	4575      	cmp	r5, lr
 8006f86:	d30e      	bcc.n	8006fa6 <__mdiff+0xea>
 8006f88:	f10e 0103 	add.w	r1, lr, #3
 8006f8c:	1a09      	subs	r1, r1, r0
 8006f8e:	f021 0103 	bic.w	r1, r1, #3
 8006f92:	3803      	subs	r0, #3
 8006f94:	4586      	cmp	lr, r0
 8006f96:	bf38      	it	cc
 8006f98:	2100      	movcc	r1, #0
 8006f9a:	4419      	add	r1, r3
 8006f9c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006fa0:	b18b      	cbz	r3, 8006fc6 <__mdiff+0x10a>
 8006fa2:	6117      	str	r7, [r2, #16]
 8006fa4:	e7a4      	b.n	8006ef0 <__mdiff+0x34>
 8006fa6:	f855 8b04 	ldr.w	r8, [r5], #4
 8006faa:	fa1f f188 	uxth.w	r1, r8
 8006fae:	4461      	add	r1, ip
 8006fb0:	140c      	asrs	r4, r1, #16
 8006fb2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006fb6:	b289      	uxth	r1, r1
 8006fb8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006fbc:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006fc0:	f846 1b04 	str.w	r1, [r6], #4
 8006fc4:	e7de      	b.n	8006f84 <__mdiff+0xc8>
 8006fc6:	3f01      	subs	r7, #1
 8006fc8:	e7e8      	b.n	8006f9c <__mdiff+0xe0>
 8006fca:	bf00      	nop
 8006fcc:	08008550 	.word	0x08008550
 8006fd0:	080085dc 	.word	0x080085dc

08006fd4 <__ulp>:
 8006fd4:	4b11      	ldr	r3, [pc, #68]	; (800701c <__ulp+0x48>)
 8006fd6:	400b      	ands	r3, r1
 8006fd8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	dd02      	ble.n	8006fe6 <__ulp+0x12>
 8006fe0:	2000      	movs	r0, #0
 8006fe2:	4619      	mov	r1, r3
 8006fe4:	4770      	bx	lr
 8006fe6:	425b      	negs	r3, r3
 8006fe8:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006fec:	f04f 0000 	mov.w	r0, #0
 8006ff0:	f04f 0100 	mov.w	r1, #0
 8006ff4:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006ff8:	da04      	bge.n	8007004 <__ulp+0x30>
 8006ffa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006ffe:	fa43 f102 	asr.w	r1, r3, r2
 8007002:	4770      	bx	lr
 8007004:	f1a2 0314 	sub.w	r3, r2, #20
 8007008:	2b1e      	cmp	r3, #30
 800700a:	bfd6      	itet	le
 800700c:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007010:	2301      	movgt	r3, #1
 8007012:	fa22 f303 	lsrle.w	r3, r2, r3
 8007016:	4618      	mov	r0, r3
 8007018:	4770      	bx	lr
 800701a:	bf00      	nop
 800701c:	7ff00000 	.word	0x7ff00000

08007020 <__b2d>:
 8007020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007024:	6907      	ldr	r7, [r0, #16]
 8007026:	f100 0914 	add.w	r9, r0, #20
 800702a:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800702e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8007032:	f1a7 0804 	sub.w	r8, r7, #4
 8007036:	4630      	mov	r0, r6
 8007038:	f7ff fd4e 	bl	8006ad8 <__hi0bits>
 800703c:	f1c0 0320 	rsb	r3, r0, #32
 8007040:	280a      	cmp	r0, #10
 8007042:	600b      	str	r3, [r1, #0]
 8007044:	491f      	ldr	r1, [pc, #124]	; (80070c4 <__b2d+0xa4>)
 8007046:	dc17      	bgt.n	8007078 <__b2d+0x58>
 8007048:	45c1      	cmp	r9, r8
 800704a:	bf28      	it	cs
 800704c:	2200      	movcs	r2, #0
 800704e:	f1c0 0c0b 	rsb	ip, r0, #11
 8007052:	fa26 f30c 	lsr.w	r3, r6, ip
 8007056:	bf38      	it	cc
 8007058:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800705c:	ea43 0501 	orr.w	r5, r3, r1
 8007060:	f100 0315 	add.w	r3, r0, #21
 8007064:	fa06 f303 	lsl.w	r3, r6, r3
 8007068:	fa22 f20c 	lsr.w	r2, r2, ip
 800706c:	ea43 0402 	orr.w	r4, r3, r2
 8007070:	4620      	mov	r0, r4
 8007072:	4629      	mov	r1, r5
 8007074:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007078:	45c1      	cmp	r9, r8
 800707a:	bf2e      	itee	cs
 800707c:	2200      	movcs	r2, #0
 800707e:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007082:	f1a7 0808 	subcc.w	r8, r7, #8
 8007086:	f1b0 030b 	subs.w	r3, r0, #11
 800708a:	d016      	beq.n	80070ba <__b2d+0x9a>
 800708c:	f1c3 0720 	rsb	r7, r3, #32
 8007090:	fa22 f107 	lsr.w	r1, r2, r7
 8007094:	45c8      	cmp	r8, r9
 8007096:	fa06 f603 	lsl.w	r6, r6, r3
 800709a:	ea46 0601 	orr.w	r6, r6, r1
 800709e:	bf94      	ite	ls
 80070a0:	2100      	movls	r1, #0
 80070a2:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80070a6:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 80070aa:	fa02 f003 	lsl.w	r0, r2, r3
 80070ae:	40f9      	lsrs	r1, r7
 80070b0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80070b4:	ea40 0401 	orr.w	r4, r0, r1
 80070b8:	e7da      	b.n	8007070 <__b2d+0x50>
 80070ba:	4614      	mov	r4, r2
 80070bc:	ea46 0501 	orr.w	r5, r6, r1
 80070c0:	e7d6      	b.n	8007070 <__b2d+0x50>
 80070c2:	bf00      	nop
 80070c4:	3ff00000 	.word	0x3ff00000

080070c8 <__d2b>:
 80070c8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80070cc:	2101      	movs	r1, #1
 80070ce:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80070d2:	4690      	mov	r8, r2
 80070d4:	461d      	mov	r5, r3
 80070d6:	f7ff fc0d 	bl	80068f4 <_Balloc>
 80070da:	4604      	mov	r4, r0
 80070dc:	b930      	cbnz	r0, 80070ec <__d2b+0x24>
 80070de:	4602      	mov	r2, r0
 80070e0:	f240 310a 	movw	r1, #778	; 0x30a
 80070e4:	4b24      	ldr	r3, [pc, #144]	; (8007178 <__d2b+0xb0>)
 80070e6:	4825      	ldr	r0, [pc, #148]	; (800717c <__d2b+0xb4>)
 80070e8:	f000 fb40 	bl	800776c <__assert_func>
 80070ec:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80070f0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80070f4:	bb2d      	cbnz	r5, 8007142 <__d2b+0x7a>
 80070f6:	9301      	str	r3, [sp, #4]
 80070f8:	f1b8 0300 	subs.w	r3, r8, #0
 80070fc:	d026      	beq.n	800714c <__d2b+0x84>
 80070fe:	4668      	mov	r0, sp
 8007100:	9300      	str	r3, [sp, #0]
 8007102:	f7ff fd09 	bl	8006b18 <__lo0bits>
 8007106:	9900      	ldr	r1, [sp, #0]
 8007108:	b1f0      	cbz	r0, 8007148 <__d2b+0x80>
 800710a:	9a01      	ldr	r2, [sp, #4]
 800710c:	f1c0 0320 	rsb	r3, r0, #32
 8007110:	fa02 f303 	lsl.w	r3, r2, r3
 8007114:	430b      	orrs	r3, r1
 8007116:	40c2      	lsrs	r2, r0
 8007118:	6163      	str	r3, [r4, #20]
 800711a:	9201      	str	r2, [sp, #4]
 800711c:	9b01      	ldr	r3, [sp, #4]
 800711e:	2b00      	cmp	r3, #0
 8007120:	bf14      	ite	ne
 8007122:	2102      	movne	r1, #2
 8007124:	2101      	moveq	r1, #1
 8007126:	61a3      	str	r3, [r4, #24]
 8007128:	6121      	str	r1, [r4, #16]
 800712a:	b1c5      	cbz	r5, 800715e <__d2b+0x96>
 800712c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007130:	4405      	add	r5, r0
 8007132:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007136:	603d      	str	r5, [r7, #0]
 8007138:	6030      	str	r0, [r6, #0]
 800713a:	4620      	mov	r0, r4
 800713c:	b002      	add	sp, #8
 800713e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007142:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007146:	e7d6      	b.n	80070f6 <__d2b+0x2e>
 8007148:	6161      	str	r1, [r4, #20]
 800714a:	e7e7      	b.n	800711c <__d2b+0x54>
 800714c:	a801      	add	r0, sp, #4
 800714e:	f7ff fce3 	bl	8006b18 <__lo0bits>
 8007152:	2101      	movs	r1, #1
 8007154:	9b01      	ldr	r3, [sp, #4]
 8007156:	6121      	str	r1, [r4, #16]
 8007158:	6163      	str	r3, [r4, #20]
 800715a:	3020      	adds	r0, #32
 800715c:	e7e5      	b.n	800712a <__d2b+0x62>
 800715e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007162:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007166:	6038      	str	r0, [r7, #0]
 8007168:	6918      	ldr	r0, [r3, #16]
 800716a:	f7ff fcb5 	bl	8006ad8 <__hi0bits>
 800716e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007172:	6031      	str	r1, [r6, #0]
 8007174:	e7e1      	b.n	800713a <__d2b+0x72>
 8007176:	bf00      	nop
 8007178:	08008550 	.word	0x08008550
 800717c:	080085dc 	.word	0x080085dc

08007180 <__ratio>:
 8007180:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007184:	4688      	mov	r8, r1
 8007186:	4669      	mov	r1, sp
 8007188:	4681      	mov	r9, r0
 800718a:	f7ff ff49 	bl	8007020 <__b2d>
 800718e:	460f      	mov	r7, r1
 8007190:	4604      	mov	r4, r0
 8007192:	460d      	mov	r5, r1
 8007194:	4640      	mov	r0, r8
 8007196:	a901      	add	r1, sp, #4
 8007198:	f7ff ff42 	bl	8007020 <__b2d>
 800719c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80071a0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80071a4:	468b      	mov	fp, r1
 80071a6:	eba3 0c02 	sub.w	ip, r3, r2
 80071aa:	e9dd 3200 	ldrd	r3, r2, [sp]
 80071ae:	1a9b      	subs	r3, r3, r2
 80071b0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	bfd5      	itete	le
 80071b8:	460a      	movle	r2, r1
 80071ba:	462a      	movgt	r2, r5
 80071bc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80071c0:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80071c4:	bfd8      	it	le
 80071c6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80071ca:	465b      	mov	r3, fp
 80071cc:	4602      	mov	r2, r0
 80071ce:	4639      	mov	r1, r7
 80071d0:	4620      	mov	r0, r4
 80071d2:	f7f9 faab 	bl	800072c <__aeabi_ddiv>
 80071d6:	b003      	add	sp, #12
 80071d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080071dc <__copybits>:
 80071dc:	3901      	subs	r1, #1
 80071de:	b570      	push	{r4, r5, r6, lr}
 80071e0:	1149      	asrs	r1, r1, #5
 80071e2:	6914      	ldr	r4, [r2, #16]
 80071e4:	3101      	adds	r1, #1
 80071e6:	f102 0314 	add.w	r3, r2, #20
 80071ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80071ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80071f2:	1f05      	subs	r5, r0, #4
 80071f4:	42a3      	cmp	r3, r4
 80071f6:	d30c      	bcc.n	8007212 <__copybits+0x36>
 80071f8:	1aa3      	subs	r3, r4, r2
 80071fa:	3b11      	subs	r3, #17
 80071fc:	f023 0303 	bic.w	r3, r3, #3
 8007200:	3211      	adds	r2, #17
 8007202:	42a2      	cmp	r2, r4
 8007204:	bf88      	it	hi
 8007206:	2300      	movhi	r3, #0
 8007208:	4418      	add	r0, r3
 800720a:	2300      	movs	r3, #0
 800720c:	4288      	cmp	r0, r1
 800720e:	d305      	bcc.n	800721c <__copybits+0x40>
 8007210:	bd70      	pop	{r4, r5, r6, pc}
 8007212:	f853 6b04 	ldr.w	r6, [r3], #4
 8007216:	f845 6f04 	str.w	r6, [r5, #4]!
 800721a:	e7eb      	b.n	80071f4 <__copybits+0x18>
 800721c:	f840 3b04 	str.w	r3, [r0], #4
 8007220:	e7f4      	b.n	800720c <__copybits+0x30>

08007222 <__any_on>:
 8007222:	f100 0214 	add.w	r2, r0, #20
 8007226:	6900      	ldr	r0, [r0, #16]
 8007228:	114b      	asrs	r3, r1, #5
 800722a:	4298      	cmp	r0, r3
 800722c:	b510      	push	{r4, lr}
 800722e:	db11      	blt.n	8007254 <__any_on+0x32>
 8007230:	dd0a      	ble.n	8007248 <__any_on+0x26>
 8007232:	f011 011f 	ands.w	r1, r1, #31
 8007236:	d007      	beq.n	8007248 <__any_on+0x26>
 8007238:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800723c:	fa24 f001 	lsr.w	r0, r4, r1
 8007240:	fa00 f101 	lsl.w	r1, r0, r1
 8007244:	428c      	cmp	r4, r1
 8007246:	d10b      	bne.n	8007260 <__any_on+0x3e>
 8007248:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800724c:	4293      	cmp	r3, r2
 800724e:	d803      	bhi.n	8007258 <__any_on+0x36>
 8007250:	2000      	movs	r0, #0
 8007252:	bd10      	pop	{r4, pc}
 8007254:	4603      	mov	r3, r0
 8007256:	e7f7      	b.n	8007248 <__any_on+0x26>
 8007258:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800725c:	2900      	cmp	r1, #0
 800725e:	d0f5      	beq.n	800724c <__any_on+0x2a>
 8007260:	2001      	movs	r0, #1
 8007262:	e7f6      	b.n	8007252 <__any_on+0x30>

08007264 <_calloc_r>:
 8007264:	b570      	push	{r4, r5, r6, lr}
 8007266:	fba1 5402 	umull	r5, r4, r1, r2
 800726a:	b934      	cbnz	r4, 800727a <_calloc_r+0x16>
 800726c:	4629      	mov	r1, r5
 800726e:	f000 f875 	bl	800735c <_malloc_r>
 8007272:	4606      	mov	r6, r0
 8007274:	b928      	cbnz	r0, 8007282 <_calloc_r+0x1e>
 8007276:	4630      	mov	r0, r6
 8007278:	bd70      	pop	{r4, r5, r6, pc}
 800727a:	220c      	movs	r2, #12
 800727c:	2600      	movs	r6, #0
 800727e:	6002      	str	r2, [r0, #0]
 8007280:	e7f9      	b.n	8007276 <_calloc_r+0x12>
 8007282:	462a      	mov	r2, r5
 8007284:	4621      	mov	r1, r4
 8007286:	f7fc fbbd 	bl	8003a04 <memset>
 800728a:	e7f4      	b.n	8007276 <_calloc_r+0x12>

0800728c <_free_r>:
 800728c:	b538      	push	{r3, r4, r5, lr}
 800728e:	4605      	mov	r5, r0
 8007290:	2900      	cmp	r1, #0
 8007292:	d040      	beq.n	8007316 <_free_r+0x8a>
 8007294:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007298:	1f0c      	subs	r4, r1, #4
 800729a:	2b00      	cmp	r3, #0
 800729c:	bfb8      	it	lt
 800729e:	18e4      	addlt	r4, r4, r3
 80072a0:	f000 faae 	bl	8007800 <__malloc_lock>
 80072a4:	4a1c      	ldr	r2, [pc, #112]	; (8007318 <_free_r+0x8c>)
 80072a6:	6813      	ldr	r3, [r2, #0]
 80072a8:	b933      	cbnz	r3, 80072b8 <_free_r+0x2c>
 80072aa:	6063      	str	r3, [r4, #4]
 80072ac:	6014      	str	r4, [r2, #0]
 80072ae:	4628      	mov	r0, r5
 80072b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072b4:	f000 baaa 	b.w	800780c <__malloc_unlock>
 80072b8:	42a3      	cmp	r3, r4
 80072ba:	d908      	bls.n	80072ce <_free_r+0x42>
 80072bc:	6820      	ldr	r0, [r4, #0]
 80072be:	1821      	adds	r1, r4, r0
 80072c0:	428b      	cmp	r3, r1
 80072c2:	bf01      	itttt	eq
 80072c4:	6819      	ldreq	r1, [r3, #0]
 80072c6:	685b      	ldreq	r3, [r3, #4]
 80072c8:	1809      	addeq	r1, r1, r0
 80072ca:	6021      	streq	r1, [r4, #0]
 80072cc:	e7ed      	b.n	80072aa <_free_r+0x1e>
 80072ce:	461a      	mov	r2, r3
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	b10b      	cbz	r3, 80072d8 <_free_r+0x4c>
 80072d4:	42a3      	cmp	r3, r4
 80072d6:	d9fa      	bls.n	80072ce <_free_r+0x42>
 80072d8:	6811      	ldr	r1, [r2, #0]
 80072da:	1850      	adds	r0, r2, r1
 80072dc:	42a0      	cmp	r0, r4
 80072de:	d10b      	bne.n	80072f8 <_free_r+0x6c>
 80072e0:	6820      	ldr	r0, [r4, #0]
 80072e2:	4401      	add	r1, r0
 80072e4:	1850      	adds	r0, r2, r1
 80072e6:	4283      	cmp	r3, r0
 80072e8:	6011      	str	r1, [r2, #0]
 80072ea:	d1e0      	bne.n	80072ae <_free_r+0x22>
 80072ec:	6818      	ldr	r0, [r3, #0]
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	4401      	add	r1, r0
 80072f2:	6011      	str	r1, [r2, #0]
 80072f4:	6053      	str	r3, [r2, #4]
 80072f6:	e7da      	b.n	80072ae <_free_r+0x22>
 80072f8:	d902      	bls.n	8007300 <_free_r+0x74>
 80072fa:	230c      	movs	r3, #12
 80072fc:	602b      	str	r3, [r5, #0]
 80072fe:	e7d6      	b.n	80072ae <_free_r+0x22>
 8007300:	6820      	ldr	r0, [r4, #0]
 8007302:	1821      	adds	r1, r4, r0
 8007304:	428b      	cmp	r3, r1
 8007306:	bf01      	itttt	eq
 8007308:	6819      	ldreq	r1, [r3, #0]
 800730a:	685b      	ldreq	r3, [r3, #4]
 800730c:	1809      	addeq	r1, r1, r0
 800730e:	6021      	streq	r1, [r4, #0]
 8007310:	6063      	str	r3, [r4, #4]
 8007312:	6054      	str	r4, [r2, #4]
 8007314:	e7cb      	b.n	80072ae <_free_r+0x22>
 8007316:	bd38      	pop	{r3, r4, r5, pc}
 8007318:	20000360 	.word	0x20000360

0800731c <sbrk_aligned>:
 800731c:	b570      	push	{r4, r5, r6, lr}
 800731e:	4e0e      	ldr	r6, [pc, #56]	; (8007358 <sbrk_aligned+0x3c>)
 8007320:	460c      	mov	r4, r1
 8007322:	6831      	ldr	r1, [r6, #0]
 8007324:	4605      	mov	r5, r0
 8007326:	b911      	cbnz	r1, 800732e <sbrk_aligned+0x12>
 8007328:	f000 f9ee 	bl	8007708 <_sbrk_r>
 800732c:	6030      	str	r0, [r6, #0]
 800732e:	4621      	mov	r1, r4
 8007330:	4628      	mov	r0, r5
 8007332:	f000 f9e9 	bl	8007708 <_sbrk_r>
 8007336:	1c43      	adds	r3, r0, #1
 8007338:	d00a      	beq.n	8007350 <sbrk_aligned+0x34>
 800733a:	1cc4      	adds	r4, r0, #3
 800733c:	f024 0403 	bic.w	r4, r4, #3
 8007340:	42a0      	cmp	r0, r4
 8007342:	d007      	beq.n	8007354 <sbrk_aligned+0x38>
 8007344:	1a21      	subs	r1, r4, r0
 8007346:	4628      	mov	r0, r5
 8007348:	f000 f9de 	bl	8007708 <_sbrk_r>
 800734c:	3001      	adds	r0, #1
 800734e:	d101      	bne.n	8007354 <sbrk_aligned+0x38>
 8007350:	f04f 34ff 	mov.w	r4, #4294967295
 8007354:	4620      	mov	r0, r4
 8007356:	bd70      	pop	{r4, r5, r6, pc}
 8007358:	20000364 	.word	0x20000364

0800735c <_malloc_r>:
 800735c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007360:	1ccd      	adds	r5, r1, #3
 8007362:	f025 0503 	bic.w	r5, r5, #3
 8007366:	3508      	adds	r5, #8
 8007368:	2d0c      	cmp	r5, #12
 800736a:	bf38      	it	cc
 800736c:	250c      	movcc	r5, #12
 800736e:	2d00      	cmp	r5, #0
 8007370:	4607      	mov	r7, r0
 8007372:	db01      	blt.n	8007378 <_malloc_r+0x1c>
 8007374:	42a9      	cmp	r1, r5
 8007376:	d905      	bls.n	8007384 <_malloc_r+0x28>
 8007378:	230c      	movs	r3, #12
 800737a:	2600      	movs	r6, #0
 800737c:	603b      	str	r3, [r7, #0]
 800737e:	4630      	mov	r0, r6
 8007380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007384:	4e2e      	ldr	r6, [pc, #184]	; (8007440 <_malloc_r+0xe4>)
 8007386:	f000 fa3b 	bl	8007800 <__malloc_lock>
 800738a:	6833      	ldr	r3, [r6, #0]
 800738c:	461c      	mov	r4, r3
 800738e:	bb34      	cbnz	r4, 80073de <_malloc_r+0x82>
 8007390:	4629      	mov	r1, r5
 8007392:	4638      	mov	r0, r7
 8007394:	f7ff ffc2 	bl	800731c <sbrk_aligned>
 8007398:	1c43      	adds	r3, r0, #1
 800739a:	4604      	mov	r4, r0
 800739c:	d14d      	bne.n	800743a <_malloc_r+0xde>
 800739e:	6834      	ldr	r4, [r6, #0]
 80073a0:	4626      	mov	r6, r4
 80073a2:	2e00      	cmp	r6, #0
 80073a4:	d140      	bne.n	8007428 <_malloc_r+0xcc>
 80073a6:	6823      	ldr	r3, [r4, #0]
 80073a8:	4631      	mov	r1, r6
 80073aa:	4638      	mov	r0, r7
 80073ac:	eb04 0803 	add.w	r8, r4, r3
 80073b0:	f000 f9aa 	bl	8007708 <_sbrk_r>
 80073b4:	4580      	cmp	r8, r0
 80073b6:	d13a      	bne.n	800742e <_malloc_r+0xd2>
 80073b8:	6821      	ldr	r1, [r4, #0]
 80073ba:	3503      	adds	r5, #3
 80073bc:	1a6d      	subs	r5, r5, r1
 80073be:	f025 0503 	bic.w	r5, r5, #3
 80073c2:	3508      	adds	r5, #8
 80073c4:	2d0c      	cmp	r5, #12
 80073c6:	bf38      	it	cc
 80073c8:	250c      	movcc	r5, #12
 80073ca:	4638      	mov	r0, r7
 80073cc:	4629      	mov	r1, r5
 80073ce:	f7ff ffa5 	bl	800731c <sbrk_aligned>
 80073d2:	3001      	adds	r0, #1
 80073d4:	d02b      	beq.n	800742e <_malloc_r+0xd2>
 80073d6:	6823      	ldr	r3, [r4, #0]
 80073d8:	442b      	add	r3, r5
 80073da:	6023      	str	r3, [r4, #0]
 80073dc:	e00e      	b.n	80073fc <_malloc_r+0xa0>
 80073de:	6822      	ldr	r2, [r4, #0]
 80073e0:	1b52      	subs	r2, r2, r5
 80073e2:	d41e      	bmi.n	8007422 <_malloc_r+0xc6>
 80073e4:	2a0b      	cmp	r2, #11
 80073e6:	d916      	bls.n	8007416 <_malloc_r+0xba>
 80073e8:	1961      	adds	r1, r4, r5
 80073ea:	42a3      	cmp	r3, r4
 80073ec:	6025      	str	r5, [r4, #0]
 80073ee:	bf18      	it	ne
 80073f0:	6059      	strne	r1, [r3, #4]
 80073f2:	6863      	ldr	r3, [r4, #4]
 80073f4:	bf08      	it	eq
 80073f6:	6031      	streq	r1, [r6, #0]
 80073f8:	5162      	str	r2, [r4, r5]
 80073fa:	604b      	str	r3, [r1, #4]
 80073fc:	4638      	mov	r0, r7
 80073fe:	f104 060b 	add.w	r6, r4, #11
 8007402:	f000 fa03 	bl	800780c <__malloc_unlock>
 8007406:	f026 0607 	bic.w	r6, r6, #7
 800740a:	1d23      	adds	r3, r4, #4
 800740c:	1af2      	subs	r2, r6, r3
 800740e:	d0b6      	beq.n	800737e <_malloc_r+0x22>
 8007410:	1b9b      	subs	r3, r3, r6
 8007412:	50a3      	str	r3, [r4, r2]
 8007414:	e7b3      	b.n	800737e <_malloc_r+0x22>
 8007416:	6862      	ldr	r2, [r4, #4]
 8007418:	42a3      	cmp	r3, r4
 800741a:	bf0c      	ite	eq
 800741c:	6032      	streq	r2, [r6, #0]
 800741e:	605a      	strne	r2, [r3, #4]
 8007420:	e7ec      	b.n	80073fc <_malloc_r+0xa0>
 8007422:	4623      	mov	r3, r4
 8007424:	6864      	ldr	r4, [r4, #4]
 8007426:	e7b2      	b.n	800738e <_malloc_r+0x32>
 8007428:	4634      	mov	r4, r6
 800742a:	6876      	ldr	r6, [r6, #4]
 800742c:	e7b9      	b.n	80073a2 <_malloc_r+0x46>
 800742e:	230c      	movs	r3, #12
 8007430:	4638      	mov	r0, r7
 8007432:	603b      	str	r3, [r7, #0]
 8007434:	f000 f9ea 	bl	800780c <__malloc_unlock>
 8007438:	e7a1      	b.n	800737e <_malloc_r+0x22>
 800743a:	6025      	str	r5, [r4, #0]
 800743c:	e7de      	b.n	80073fc <_malloc_r+0xa0>
 800743e:	bf00      	nop
 8007440:	20000360 	.word	0x20000360

08007444 <__ssputs_r>:
 8007444:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007448:	688e      	ldr	r6, [r1, #8]
 800744a:	4682      	mov	sl, r0
 800744c:	429e      	cmp	r6, r3
 800744e:	460c      	mov	r4, r1
 8007450:	4690      	mov	r8, r2
 8007452:	461f      	mov	r7, r3
 8007454:	d838      	bhi.n	80074c8 <__ssputs_r+0x84>
 8007456:	898a      	ldrh	r2, [r1, #12]
 8007458:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800745c:	d032      	beq.n	80074c4 <__ssputs_r+0x80>
 800745e:	6825      	ldr	r5, [r4, #0]
 8007460:	6909      	ldr	r1, [r1, #16]
 8007462:	3301      	adds	r3, #1
 8007464:	eba5 0901 	sub.w	r9, r5, r1
 8007468:	6965      	ldr	r5, [r4, #20]
 800746a:	444b      	add	r3, r9
 800746c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007470:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007474:	106d      	asrs	r5, r5, #1
 8007476:	429d      	cmp	r5, r3
 8007478:	bf38      	it	cc
 800747a:	461d      	movcc	r5, r3
 800747c:	0553      	lsls	r3, r2, #21
 800747e:	d531      	bpl.n	80074e4 <__ssputs_r+0xa0>
 8007480:	4629      	mov	r1, r5
 8007482:	f7ff ff6b 	bl	800735c <_malloc_r>
 8007486:	4606      	mov	r6, r0
 8007488:	b950      	cbnz	r0, 80074a0 <__ssputs_r+0x5c>
 800748a:	230c      	movs	r3, #12
 800748c:	f04f 30ff 	mov.w	r0, #4294967295
 8007490:	f8ca 3000 	str.w	r3, [sl]
 8007494:	89a3      	ldrh	r3, [r4, #12]
 8007496:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800749a:	81a3      	strh	r3, [r4, #12]
 800749c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074a0:	464a      	mov	r2, r9
 80074a2:	6921      	ldr	r1, [r4, #16]
 80074a4:	f7ff fa18 	bl	80068d8 <memcpy>
 80074a8:	89a3      	ldrh	r3, [r4, #12]
 80074aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80074ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074b2:	81a3      	strh	r3, [r4, #12]
 80074b4:	6126      	str	r6, [r4, #16]
 80074b6:	444e      	add	r6, r9
 80074b8:	6026      	str	r6, [r4, #0]
 80074ba:	463e      	mov	r6, r7
 80074bc:	6165      	str	r5, [r4, #20]
 80074be:	eba5 0509 	sub.w	r5, r5, r9
 80074c2:	60a5      	str	r5, [r4, #8]
 80074c4:	42be      	cmp	r6, r7
 80074c6:	d900      	bls.n	80074ca <__ssputs_r+0x86>
 80074c8:	463e      	mov	r6, r7
 80074ca:	4632      	mov	r2, r6
 80074cc:	4641      	mov	r1, r8
 80074ce:	6820      	ldr	r0, [r4, #0]
 80074d0:	f000 f97c 	bl	80077cc <memmove>
 80074d4:	68a3      	ldr	r3, [r4, #8]
 80074d6:	2000      	movs	r0, #0
 80074d8:	1b9b      	subs	r3, r3, r6
 80074da:	60a3      	str	r3, [r4, #8]
 80074dc:	6823      	ldr	r3, [r4, #0]
 80074de:	4433      	add	r3, r6
 80074e0:	6023      	str	r3, [r4, #0]
 80074e2:	e7db      	b.n	800749c <__ssputs_r+0x58>
 80074e4:	462a      	mov	r2, r5
 80074e6:	f000 f997 	bl	8007818 <_realloc_r>
 80074ea:	4606      	mov	r6, r0
 80074ec:	2800      	cmp	r0, #0
 80074ee:	d1e1      	bne.n	80074b4 <__ssputs_r+0x70>
 80074f0:	4650      	mov	r0, sl
 80074f2:	6921      	ldr	r1, [r4, #16]
 80074f4:	f7ff feca 	bl	800728c <_free_r>
 80074f8:	e7c7      	b.n	800748a <__ssputs_r+0x46>
	...

080074fc <_svfiprintf_r>:
 80074fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007500:	4698      	mov	r8, r3
 8007502:	898b      	ldrh	r3, [r1, #12]
 8007504:	4607      	mov	r7, r0
 8007506:	061b      	lsls	r3, r3, #24
 8007508:	460d      	mov	r5, r1
 800750a:	4614      	mov	r4, r2
 800750c:	b09d      	sub	sp, #116	; 0x74
 800750e:	d50e      	bpl.n	800752e <_svfiprintf_r+0x32>
 8007510:	690b      	ldr	r3, [r1, #16]
 8007512:	b963      	cbnz	r3, 800752e <_svfiprintf_r+0x32>
 8007514:	2140      	movs	r1, #64	; 0x40
 8007516:	f7ff ff21 	bl	800735c <_malloc_r>
 800751a:	6028      	str	r0, [r5, #0]
 800751c:	6128      	str	r0, [r5, #16]
 800751e:	b920      	cbnz	r0, 800752a <_svfiprintf_r+0x2e>
 8007520:	230c      	movs	r3, #12
 8007522:	603b      	str	r3, [r7, #0]
 8007524:	f04f 30ff 	mov.w	r0, #4294967295
 8007528:	e0d1      	b.n	80076ce <_svfiprintf_r+0x1d2>
 800752a:	2340      	movs	r3, #64	; 0x40
 800752c:	616b      	str	r3, [r5, #20]
 800752e:	2300      	movs	r3, #0
 8007530:	9309      	str	r3, [sp, #36]	; 0x24
 8007532:	2320      	movs	r3, #32
 8007534:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007538:	2330      	movs	r3, #48	; 0x30
 800753a:	f04f 0901 	mov.w	r9, #1
 800753e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007542:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80076e8 <_svfiprintf_r+0x1ec>
 8007546:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800754a:	4623      	mov	r3, r4
 800754c:	469a      	mov	sl, r3
 800754e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007552:	b10a      	cbz	r2, 8007558 <_svfiprintf_r+0x5c>
 8007554:	2a25      	cmp	r2, #37	; 0x25
 8007556:	d1f9      	bne.n	800754c <_svfiprintf_r+0x50>
 8007558:	ebba 0b04 	subs.w	fp, sl, r4
 800755c:	d00b      	beq.n	8007576 <_svfiprintf_r+0x7a>
 800755e:	465b      	mov	r3, fp
 8007560:	4622      	mov	r2, r4
 8007562:	4629      	mov	r1, r5
 8007564:	4638      	mov	r0, r7
 8007566:	f7ff ff6d 	bl	8007444 <__ssputs_r>
 800756a:	3001      	adds	r0, #1
 800756c:	f000 80aa 	beq.w	80076c4 <_svfiprintf_r+0x1c8>
 8007570:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007572:	445a      	add	r2, fp
 8007574:	9209      	str	r2, [sp, #36]	; 0x24
 8007576:	f89a 3000 	ldrb.w	r3, [sl]
 800757a:	2b00      	cmp	r3, #0
 800757c:	f000 80a2 	beq.w	80076c4 <_svfiprintf_r+0x1c8>
 8007580:	2300      	movs	r3, #0
 8007582:	f04f 32ff 	mov.w	r2, #4294967295
 8007586:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800758a:	f10a 0a01 	add.w	sl, sl, #1
 800758e:	9304      	str	r3, [sp, #16]
 8007590:	9307      	str	r3, [sp, #28]
 8007592:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007596:	931a      	str	r3, [sp, #104]	; 0x68
 8007598:	4654      	mov	r4, sl
 800759a:	2205      	movs	r2, #5
 800759c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075a0:	4851      	ldr	r0, [pc, #324]	; (80076e8 <_svfiprintf_r+0x1ec>)
 80075a2:	f7ff f98b 	bl	80068bc <memchr>
 80075a6:	9a04      	ldr	r2, [sp, #16]
 80075a8:	b9d8      	cbnz	r0, 80075e2 <_svfiprintf_r+0xe6>
 80075aa:	06d0      	lsls	r0, r2, #27
 80075ac:	bf44      	itt	mi
 80075ae:	2320      	movmi	r3, #32
 80075b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80075b4:	0711      	lsls	r1, r2, #28
 80075b6:	bf44      	itt	mi
 80075b8:	232b      	movmi	r3, #43	; 0x2b
 80075ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80075be:	f89a 3000 	ldrb.w	r3, [sl]
 80075c2:	2b2a      	cmp	r3, #42	; 0x2a
 80075c4:	d015      	beq.n	80075f2 <_svfiprintf_r+0xf6>
 80075c6:	4654      	mov	r4, sl
 80075c8:	2000      	movs	r0, #0
 80075ca:	f04f 0c0a 	mov.w	ip, #10
 80075ce:	9a07      	ldr	r2, [sp, #28]
 80075d0:	4621      	mov	r1, r4
 80075d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075d6:	3b30      	subs	r3, #48	; 0x30
 80075d8:	2b09      	cmp	r3, #9
 80075da:	d94e      	bls.n	800767a <_svfiprintf_r+0x17e>
 80075dc:	b1b0      	cbz	r0, 800760c <_svfiprintf_r+0x110>
 80075de:	9207      	str	r2, [sp, #28]
 80075e0:	e014      	b.n	800760c <_svfiprintf_r+0x110>
 80075e2:	eba0 0308 	sub.w	r3, r0, r8
 80075e6:	fa09 f303 	lsl.w	r3, r9, r3
 80075ea:	4313      	orrs	r3, r2
 80075ec:	46a2      	mov	sl, r4
 80075ee:	9304      	str	r3, [sp, #16]
 80075f0:	e7d2      	b.n	8007598 <_svfiprintf_r+0x9c>
 80075f2:	9b03      	ldr	r3, [sp, #12]
 80075f4:	1d19      	adds	r1, r3, #4
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	9103      	str	r1, [sp, #12]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	bfbb      	ittet	lt
 80075fe:	425b      	neglt	r3, r3
 8007600:	f042 0202 	orrlt.w	r2, r2, #2
 8007604:	9307      	strge	r3, [sp, #28]
 8007606:	9307      	strlt	r3, [sp, #28]
 8007608:	bfb8      	it	lt
 800760a:	9204      	strlt	r2, [sp, #16]
 800760c:	7823      	ldrb	r3, [r4, #0]
 800760e:	2b2e      	cmp	r3, #46	; 0x2e
 8007610:	d10c      	bne.n	800762c <_svfiprintf_r+0x130>
 8007612:	7863      	ldrb	r3, [r4, #1]
 8007614:	2b2a      	cmp	r3, #42	; 0x2a
 8007616:	d135      	bne.n	8007684 <_svfiprintf_r+0x188>
 8007618:	9b03      	ldr	r3, [sp, #12]
 800761a:	3402      	adds	r4, #2
 800761c:	1d1a      	adds	r2, r3, #4
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	9203      	str	r2, [sp, #12]
 8007622:	2b00      	cmp	r3, #0
 8007624:	bfb8      	it	lt
 8007626:	f04f 33ff 	movlt.w	r3, #4294967295
 800762a:	9305      	str	r3, [sp, #20]
 800762c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80076ec <_svfiprintf_r+0x1f0>
 8007630:	2203      	movs	r2, #3
 8007632:	4650      	mov	r0, sl
 8007634:	7821      	ldrb	r1, [r4, #0]
 8007636:	f7ff f941 	bl	80068bc <memchr>
 800763a:	b140      	cbz	r0, 800764e <_svfiprintf_r+0x152>
 800763c:	2340      	movs	r3, #64	; 0x40
 800763e:	eba0 000a 	sub.w	r0, r0, sl
 8007642:	fa03 f000 	lsl.w	r0, r3, r0
 8007646:	9b04      	ldr	r3, [sp, #16]
 8007648:	3401      	adds	r4, #1
 800764a:	4303      	orrs	r3, r0
 800764c:	9304      	str	r3, [sp, #16]
 800764e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007652:	2206      	movs	r2, #6
 8007654:	4826      	ldr	r0, [pc, #152]	; (80076f0 <_svfiprintf_r+0x1f4>)
 8007656:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800765a:	f7ff f92f 	bl	80068bc <memchr>
 800765e:	2800      	cmp	r0, #0
 8007660:	d038      	beq.n	80076d4 <_svfiprintf_r+0x1d8>
 8007662:	4b24      	ldr	r3, [pc, #144]	; (80076f4 <_svfiprintf_r+0x1f8>)
 8007664:	bb1b      	cbnz	r3, 80076ae <_svfiprintf_r+0x1b2>
 8007666:	9b03      	ldr	r3, [sp, #12]
 8007668:	3307      	adds	r3, #7
 800766a:	f023 0307 	bic.w	r3, r3, #7
 800766e:	3308      	adds	r3, #8
 8007670:	9303      	str	r3, [sp, #12]
 8007672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007674:	4433      	add	r3, r6
 8007676:	9309      	str	r3, [sp, #36]	; 0x24
 8007678:	e767      	b.n	800754a <_svfiprintf_r+0x4e>
 800767a:	460c      	mov	r4, r1
 800767c:	2001      	movs	r0, #1
 800767e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007682:	e7a5      	b.n	80075d0 <_svfiprintf_r+0xd4>
 8007684:	2300      	movs	r3, #0
 8007686:	f04f 0c0a 	mov.w	ip, #10
 800768a:	4619      	mov	r1, r3
 800768c:	3401      	adds	r4, #1
 800768e:	9305      	str	r3, [sp, #20]
 8007690:	4620      	mov	r0, r4
 8007692:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007696:	3a30      	subs	r2, #48	; 0x30
 8007698:	2a09      	cmp	r2, #9
 800769a:	d903      	bls.n	80076a4 <_svfiprintf_r+0x1a8>
 800769c:	2b00      	cmp	r3, #0
 800769e:	d0c5      	beq.n	800762c <_svfiprintf_r+0x130>
 80076a0:	9105      	str	r1, [sp, #20]
 80076a2:	e7c3      	b.n	800762c <_svfiprintf_r+0x130>
 80076a4:	4604      	mov	r4, r0
 80076a6:	2301      	movs	r3, #1
 80076a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80076ac:	e7f0      	b.n	8007690 <_svfiprintf_r+0x194>
 80076ae:	ab03      	add	r3, sp, #12
 80076b0:	9300      	str	r3, [sp, #0]
 80076b2:	462a      	mov	r2, r5
 80076b4:	4638      	mov	r0, r7
 80076b6:	4b10      	ldr	r3, [pc, #64]	; (80076f8 <_svfiprintf_r+0x1fc>)
 80076b8:	a904      	add	r1, sp, #16
 80076ba:	f7fc fa49 	bl	8003b50 <_printf_float>
 80076be:	1c42      	adds	r2, r0, #1
 80076c0:	4606      	mov	r6, r0
 80076c2:	d1d6      	bne.n	8007672 <_svfiprintf_r+0x176>
 80076c4:	89ab      	ldrh	r3, [r5, #12]
 80076c6:	065b      	lsls	r3, r3, #25
 80076c8:	f53f af2c 	bmi.w	8007524 <_svfiprintf_r+0x28>
 80076cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80076ce:	b01d      	add	sp, #116	; 0x74
 80076d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076d4:	ab03      	add	r3, sp, #12
 80076d6:	9300      	str	r3, [sp, #0]
 80076d8:	462a      	mov	r2, r5
 80076da:	4638      	mov	r0, r7
 80076dc:	4b06      	ldr	r3, [pc, #24]	; (80076f8 <_svfiprintf_r+0x1fc>)
 80076de:	a904      	add	r1, sp, #16
 80076e0:	f7fc fcd2 	bl	8004088 <_printf_i>
 80076e4:	e7eb      	b.n	80076be <_svfiprintf_r+0x1c2>
 80076e6:	bf00      	nop
 80076e8:	08008734 	.word	0x08008734
 80076ec:	0800873a 	.word	0x0800873a
 80076f0:	0800873e 	.word	0x0800873e
 80076f4:	08003b51 	.word	0x08003b51
 80076f8:	08007445 	.word	0x08007445

080076fc <nan>:
 80076fc:	2000      	movs	r0, #0
 80076fe:	4901      	ldr	r1, [pc, #4]	; (8007704 <nan+0x8>)
 8007700:	4770      	bx	lr
 8007702:	bf00      	nop
 8007704:	7ff80000 	.word	0x7ff80000

08007708 <_sbrk_r>:
 8007708:	b538      	push	{r3, r4, r5, lr}
 800770a:	2300      	movs	r3, #0
 800770c:	4d05      	ldr	r5, [pc, #20]	; (8007724 <_sbrk_r+0x1c>)
 800770e:	4604      	mov	r4, r0
 8007710:	4608      	mov	r0, r1
 8007712:	602b      	str	r3, [r5, #0]
 8007714:	f7f9 fe7a 	bl	800140c <_sbrk>
 8007718:	1c43      	adds	r3, r0, #1
 800771a:	d102      	bne.n	8007722 <_sbrk_r+0x1a>
 800771c:	682b      	ldr	r3, [r5, #0]
 800771e:	b103      	cbz	r3, 8007722 <_sbrk_r+0x1a>
 8007720:	6023      	str	r3, [r4, #0]
 8007722:	bd38      	pop	{r3, r4, r5, pc}
 8007724:	20000368 	.word	0x20000368

08007728 <strncmp>:
 8007728:	4603      	mov	r3, r0
 800772a:	b510      	push	{r4, lr}
 800772c:	b172      	cbz	r2, 800774c <strncmp+0x24>
 800772e:	3901      	subs	r1, #1
 8007730:	1884      	adds	r4, r0, r2
 8007732:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007736:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800773a:	4290      	cmp	r0, r2
 800773c:	d101      	bne.n	8007742 <strncmp+0x1a>
 800773e:	42a3      	cmp	r3, r4
 8007740:	d101      	bne.n	8007746 <strncmp+0x1e>
 8007742:	1a80      	subs	r0, r0, r2
 8007744:	bd10      	pop	{r4, pc}
 8007746:	2800      	cmp	r0, #0
 8007748:	d1f3      	bne.n	8007732 <strncmp+0xa>
 800774a:	e7fa      	b.n	8007742 <strncmp+0x1a>
 800774c:	4610      	mov	r0, r2
 800774e:	e7f9      	b.n	8007744 <strncmp+0x1c>

08007750 <__ascii_wctomb>:
 8007750:	4603      	mov	r3, r0
 8007752:	4608      	mov	r0, r1
 8007754:	b141      	cbz	r1, 8007768 <__ascii_wctomb+0x18>
 8007756:	2aff      	cmp	r2, #255	; 0xff
 8007758:	d904      	bls.n	8007764 <__ascii_wctomb+0x14>
 800775a:	228a      	movs	r2, #138	; 0x8a
 800775c:	f04f 30ff 	mov.w	r0, #4294967295
 8007760:	601a      	str	r2, [r3, #0]
 8007762:	4770      	bx	lr
 8007764:	2001      	movs	r0, #1
 8007766:	700a      	strb	r2, [r1, #0]
 8007768:	4770      	bx	lr
	...

0800776c <__assert_func>:
 800776c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800776e:	4614      	mov	r4, r2
 8007770:	461a      	mov	r2, r3
 8007772:	4b09      	ldr	r3, [pc, #36]	; (8007798 <__assert_func+0x2c>)
 8007774:	4605      	mov	r5, r0
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	68d8      	ldr	r0, [r3, #12]
 800777a:	b14c      	cbz	r4, 8007790 <__assert_func+0x24>
 800777c:	4b07      	ldr	r3, [pc, #28]	; (800779c <__assert_func+0x30>)
 800777e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007782:	9100      	str	r1, [sp, #0]
 8007784:	462b      	mov	r3, r5
 8007786:	4906      	ldr	r1, [pc, #24]	; (80077a0 <__assert_func+0x34>)
 8007788:	f000 f80e 	bl	80077a8 <fiprintf>
 800778c:	f000 fa8a 	bl	8007ca4 <abort>
 8007790:	4b04      	ldr	r3, [pc, #16]	; (80077a4 <__assert_func+0x38>)
 8007792:	461c      	mov	r4, r3
 8007794:	e7f3      	b.n	800777e <__assert_func+0x12>
 8007796:	bf00      	nop
 8007798:	2000000c 	.word	0x2000000c
 800779c:	08008745 	.word	0x08008745
 80077a0:	08008752 	.word	0x08008752
 80077a4:	08008780 	.word	0x08008780

080077a8 <fiprintf>:
 80077a8:	b40e      	push	{r1, r2, r3}
 80077aa:	b503      	push	{r0, r1, lr}
 80077ac:	4601      	mov	r1, r0
 80077ae:	ab03      	add	r3, sp, #12
 80077b0:	4805      	ldr	r0, [pc, #20]	; (80077c8 <fiprintf+0x20>)
 80077b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80077b6:	6800      	ldr	r0, [r0, #0]
 80077b8:	9301      	str	r3, [sp, #4]
 80077ba:	f000 f883 	bl	80078c4 <_vfiprintf_r>
 80077be:	b002      	add	sp, #8
 80077c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80077c4:	b003      	add	sp, #12
 80077c6:	4770      	bx	lr
 80077c8:	2000000c 	.word	0x2000000c

080077cc <memmove>:
 80077cc:	4288      	cmp	r0, r1
 80077ce:	b510      	push	{r4, lr}
 80077d0:	eb01 0402 	add.w	r4, r1, r2
 80077d4:	d902      	bls.n	80077dc <memmove+0x10>
 80077d6:	4284      	cmp	r4, r0
 80077d8:	4623      	mov	r3, r4
 80077da:	d807      	bhi.n	80077ec <memmove+0x20>
 80077dc:	1e43      	subs	r3, r0, #1
 80077de:	42a1      	cmp	r1, r4
 80077e0:	d008      	beq.n	80077f4 <memmove+0x28>
 80077e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80077ea:	e7f8      	b.n	80077de <memmove+0x12>
 80077ec:	4601      	mov	r1, r0
 80077ee:	4402      	add	r2, r0
 80077f0:	428a      	cmp	r2, r1
 80077f2:	d100      	bne.n	80077f6 <memmove+0x2a>
 80077f4:	bd10      	pop	{r4, pc}
 80077f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80077fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80077fe:	e7f7      	b.n	80077f0 <memmove+0x24>

08007800 <__malloc_lock>:
 8007800:	4801      	ldr	r0, [pc, #4]	; (8007808 <__malloc_lock+0x8>)
 8007802:	f000 bc0b 	b.w	800801c <__retarget_lock_acquire_recursive>
 8007806:	bf00      	nop
 8007808:	2000036c 	.word	0x2000036c

0800780c <__malloc_unlock>:
 800780c:	4801      	ldr	r0, [pc, #4]	; (8007814 <__malloc_unlock+0x8>)
 800780e:	f000 bc06 	b.w	800801e <__retarget_lock_release_recursive>
 8007812:	bf00      	nop
 8007814:	2000036c 	.word	0x2000036c

08007818 <_realloc_r>:
 8007818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800781c:	4680      	mov	r8, r0
 800781e:	4614      	mov	r4, r2
 8007820:	460e      	mov	r6, r1
 8007822:	b921      	cbnz	r1, 800782e <_realloc_r+0x16>
 8007824:	4611      	mov	r1, r2
 8007826:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800782a:	f7ff bd97 	b.w	800735c <_malloc_r>
 800782e:	b92a      	cbnz	r2, 800783c <_realloc_r+0x24>
 8007830:	f7ff fd2c 	bl	800728c <_free_r>
 8007834:	4625      	mov	r5, r4
 8007836:	4628      	mov	r0, r5
 8007838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800783c:	f000 fc56 	bl	80080ec <_malloc_usable_size_r>
 8007840:	4284      	cmp	r4, r0
 8007842:	4607      	mov	r7, r0
 8007844:	d802      	bhi.n	800784c <_realloc_r+0x34>
 8007846:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800784a:	d812      	bhi.n	8007872 <_realloc_r+0x5a>
 800784c:	4621      	mov	r1, r4
 800784e:	4640      	mov	r0, r8
 8007850:	f7ff fd84 	bl	800735c <_malloc_r>
 8007854:	4605      	mov	r5, r0
 8007856:	2800      	cmp	r0, #0
 8007858:	d0ed      	beq.n	8007836 <_realloc_r+0x1e>
 800785a:	42bc      	cmp	r4, r7
 800785c:	4622      	mov	r2, r4
 800785e:	4631      	mov	r1, r6
 8007860:	bf28      	it	cs
 8007862:	463a      	movcs	r2, r7
 8007864:	f7ff f838 	bl	80068d8 <memcpy>
 8007868:	4631      	mov	r1, r6
 800786a:	4640      	mov	r0, r8
 800786c:	f7ff fd0e 	bl	800728c <_free_r>
 8007870:	e7e1      	b.n	8007836 <_realloc_r+0x1e>
 8007872:	4635      	mov	r5, r6
 8007874:	e7df      	b.n	8007836 <_realloc_r+0x1e>

08007876 <__sfputc_r>:
 8007876:	6893      	ldr	r3, [r2, #8]
 8007878:	b410      	push	{r4}
 800787a:	3b01      	subs	r3, #1
 800787c:	2b00      	cmp	r3, #0
 800787e:	6093      	str	r3, [r2, #8]
 8007880:	da07      	bge.n	8007892 <__sfputc_r+0x1c>
 8007882:	6994      	ldr	r4, [r2, #24]
 8007884:	42a3      	cmp	r3, r4
 8007886:	db01      	blt.n	800788c <__sfputc_r+0x16>
 8007888:	290a      	cmp	r1, #10
 800788a:	d102      	bne.n	8007892 <__sfputc_r+0x1c>
 800788c:	bc10      	pop	{r4}
 800788e:	f000 b949 	b.w	8007b24 <__swbuf_r>
 8007892:	6813      	ldr	r3, [r2, #0]
 8007894:	1c58      	adds	r0, r3, #1
 8007896:	6010      	str	r0, [r2, #0]
 8007898:	7019      	strb	r1, [r3, #0]
 800789a:	4608      	mov	r0, r1
 800789c:	bc10      	pop	{r4}
 800789e:	4770      	bx	lr

080078a0 <__sfputs_r>:
 80078a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078a2:	4606      	mov	r6, r0
 80078a4:	460f      	mov	r7, r1
 80078a6:	4614      	mov	r4, r2
 80078a8:	18d5      	adds	r5, r2, r3
 80078aa:	42ac      	cmp	r4, r5
 80078ac:	d101      	bne.n	80078b2 <__sfputs_r+0x12>
 80078ae:	2000      	movs	r0, #0
 80078b0:	e007      	b.n	80078c2 <__sfputs_r+0x22>
 80078b2:	463a      	mov	r2, r7
 80078b4:	4630      	mov	r0, r6
 80078b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078ba:	f7ff ffdc 	bl	8007876 <__sfputc_r>
 80078be:	1c43      	adds	r3, r0, #1
 80078c0:	d1f3      	bne.n	80078aa <__sfputs_r+0xa>
 80078c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080078c4 <_vfiprintf_r>:
 80078c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078c8:	460d      	mov	r5, r1
 80078ca:	4614      	mov	r4, r2
 80078cc:	4698      	mov	r8, r3
 80078ce:	4606      	mov	r6, r0
 80078d0:	b09d      	sub	sp, #116	; 0x74
 80078d2:	b118      	cbz	r0, 80078dc <_vfiprintf_r+0x18>
 80078d4:	6983      	ldr	r3, [r0, #24]
 80078d6:	b90b      	cbnz	r3, 80078dc <_vfiprintf_r+0x18>
 80078d8:	f000 fb02 	bl	8007ee0 <__sinit>
 80078dc:	4b89      	ldr	r3, [pc, #548]	; (8007b04 <_vfiprintf_r+0x240>)
 80078de:	429d      	cmp	r5, r3
 80078e0:	d11b      	bne.n	800791a <_vfiprintf_r+0x56>
 80078e2:	6875      	ldr	r5, [r6, #4]
 80078e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80078e6:	07d9      	lsls	r1, r3, #31
 80078e8:	d405      	bmi.n	80078f6 <_vfiprintf_r+0x32>
 80078ea:	89ab      	ldrh	r3, [r5, #12]
 80078ec:	059a      	lsls	r2, r3, #22
 80078ee:	d402      	bmi.n	80078f6 <_vfiprintf_r+0x32>
 80078f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80078f2:	f000 fb93 	bl	800801c <__retarget_lock_acquire_recursive>
 80078f6:	89ab      	ldrh	r3, [r5, #12]
 80078f8:	071b      	lsls	r3, r3, #28
 80078fa:	d501      	bpl.n	8007900 <_vfiprintf_r+0x3c>
 80078fc:	692b      	ldr	r3, [r5, #16]
 80078fe:	b9eb      	cbnz	r3, 800793c <_vfiprintf_r+0x78>
 8007900:	4629      	mov	r1, r5
 8007902:	4630      	mov	r0, r6
 8007904:	f000 f960 	bl	8007bc8 <__swsetup_r>
 8007908:	b1c0      	cbz	r0, 800793c <_vfiprintf_r+0x78>
 800790a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800790c:	07dc      	lsls	r4, r3, #31
 800790e:	d50e      	bpl.n	800792e <_vfiprintf_r+0x6a>
 8007910:	f04f 30ff 	mov.w	r0, #4294967295
 8007914:	b01d      	add	sp, #116	; 0x74
 8007916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800791a:	4b7b      	ldr	r3, [pc, #492]	; (8007b08 <_vfiprintf_r+0x244>)
 800791c:	429d      	cmp	r5, r3
 800791e:	d101      	bne.n	8007924 <_vfiprintf_r+0x60>
 8007920:	68b5      	ldr	r5, [r6, #8]
 8007922:	e7df      	b.n	80078e4 <_vfiprintf_r+0x20>
 8007924:	4b79      	ldr	r3, [pc, #484]	; (8007b0c <_vfiprintf_r+0x248>)
 8007926:	429d      	cmp	r5, r3
 8007928:	bf08      	it	eq
 800792a:	68f5      	ldreq	r5, [r6, #12]
 800792c:	e7da      	b.n	80078e4 <_vfiprintf_r+0x20>
 800792e:	89ab      	ldrh	r3, [r5, #12]
 8007930:	0598      	lsls	r0, r3, #22
 8007932:	d4ed      	bmi.n	8007910 <_vfiprintf_r+0x4c>
 8007934:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007936:	f000 fb72 	bl	800801e <__retarget_lock_release_recursive>
 800793a:	e7e9      	b.n	8007910 <_vfiprintf_r+0x4c>
 800793c:	2300      	movs	r3, #0
 800793e:	9309      	str	r3, [sp, #36]	; 0x24
 8007940:	2320      	movs	r3, #32
 8007942:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007946:	2330      	movs	r3, #48	; 0x30
 8007948:	f04f 0901 	mov.w	r9, #1
 800794c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007950:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007b10 <_vfiprintf_r+0x24c>
 8007954:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007958:	4623      	mov	r3, r4
 800795a:	469a      	mov	sl, r3
 800795c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007960:	b10a      	cbz	r2, 8007966 <_vfiprintf_r+0xa2>
 8007962:	2a25      	cmp	r2, #37	; 0x25
 8007964:	d1f9      	bne.n	800795a <_vfiprintf_r+0x96>
 8007966:	ebba 0b04 	subs.w	fp, sl, r4
 800796a:	d00b      	beq.n	8007984 <_vfiprintf_r+0xc0>
 800796c:	465b      	mov	r3, fp
 800796e:	4622      	mov	r2, r4
 8007970:	4629      	mov	r1, r5
 8007972:	4630      	mov	r0, r6
 8007974:	f7ff ff94 	bl	80078a0 <__sfputs_r>
 8007978:	3001      	adds	r0, #1
 800797a:	f000 80aa 	beq.w	8007ad2 <_vfiprintf_r+0x20e>
 800797e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007980:	445a      	add	r2, fp
 8007982:	9209      	str	r2, [sp, #36]	; 0x24
 8007984:	f89a 3000 	ldrb.w	r3, [sl]
 8007988:	2b00      	cmp	r3, #0
 800798a:	f000 80a2 	beq.w	8007ad2 <_vfiprintf_r+0x20e>
 800798e:	2300      	movs	r3, #0
 8007990:	f04f 32ff 	mov.w	r2, #4294967295
 8007994:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007998:	f10a 0a01 	add.w	sl, sl, #1
 800799c:	9304      	str	r3, [sp, #16]
 800799e:	9307      	str	r3, [sp, #28]
 80079a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80079a4:	931a      	str	r3, [sp, #104]	; 0x68
 80079a6:	4654      	mov	r4, sl
 80079a8:	2205      	movs	r2, #5
 80079aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079ae:	4858      	ldr	r0, [pc, #352]	; (8007b10 <_vfiprintf_r+0x24c>)
 80079b0:	f7fe ff84 	bl	80068bc <memchr>
 80079b4:	9a04      	ldr	r2, [sp, #16]
 80079b6:	b9d8      	cbnz	r0, 80079f0 <_vfiprintf_r+0x12c>
 80079b8:	06d1      	lsls	r1, r2, #27
 80079ba:	bf44      	itt	mi
 80079bc:	2320      	movmi	r3, #32
 80079be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079c2:	0713      	lsls	r3, r2, #28
 80079c4:	bf44      	itt	mi
 80079c6:	232b      	movmi	r3, #43	; 0x2b
 80079c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079cc:	f89a 3000 	ldrb.w	r3, [sl]
 80079d0:	2b2a      	cmp	r3, #42	; 0x2a
 80079d2:	d015      	beq.n	8007a00 <_vfiprintf_r+0x13c>
 80079d4:	4654      	mov	r4, sl
 80079d6:	2000      	movs	r0, #0
 80079d8:	f04f 0c0a 	mov.w	ip, #10
 80079dc:	9a07      	ldr	r2, [sp, #28]
 80079de:	4621      	mov	r1, r4
 80079e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079e4:	3b30      	subs	r3, #48	; 0x30
 80079e6:	2b09      	cmp	r3, #9
 80079e8:	d94e      	bls.n	8007a88 <_vfiprintf_r+0x1c4>
 80079ea:	b1b0      	cbz	r0, 8007a1a <_vfiprintf_r+0x156>
 80079ec:	9207      	str	r2, [sp, #28]
 80079ee:	e014      	b.n	8007a1a <_vfiprintf_r+0x156>
 80079f0:	eba0 0308 	sub.w	r3, r0, r8
 80079f4:	fa09 f303 	lsl.w	r3, r9, r3
 80079f8:	4313      	orrs	r3, r2
 80079fa:	46a2      	mov	sl, r4
 80079fc:	9304      	str	r3, [sp, #16]
 80079fe:	e7d2      	b.n	80079a6 <_vfiprintf_r+0xe2>
 8007a00:	9b03      	ldr	r3, [sp, #12]
 8007a02:	1d19      	adds	r1, r3, #4
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	9103      	str	r1, [sp, #12]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	bfbb      	ittet	lt
 8007a0c:	425b      	neglt	r3, r3
 8007a0e:	f042 0202 	orrlt.w	r2, r2, #2
 8007a12:	9307      	strge	r3, [sp, #28]
 8007a14:	9307      	strlt	r3, [sp, #28]
 8007a16:	bfb8      	it	lt
 8007a18:	9204      	strlt	r2, [sp, #16]
 8007a1a:	7823      	ldrb	r3, [r4, #0]
 8007a1c:	2b2e      	cmp	r3, #46	; 0x2e
 8007a1e:	d10c      	bne.n	8007a3a <_vfiprintf_r+0x176>
 8007a20:	7863      	ldrb	r3, [r4, #1]
 8007a22:	2b2a      	cmp	r3, #42	; 0x2a
 8007a24:	d135      	bne.n	8007a92 <_vfiprintf_r+0x1ce>
 8007a26:	9b03      	ldr	r3, [sp, #12]
 8007a28:	3402      	adds	r4, #2
 8007a2a:	1d1a      	adds	r2, r3, #4
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	9203      	str	r2, [sp, #12]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	bfb8      	it	lt
 8007a34:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a38:	9305      	str	r3, [sp, #20]
 8007a3a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8007b14 <_vfiprintf_r+0x250>
 8007a3e:	2203      	movs	r2, #3
 8007a40:	4650      	mov	r0, sl
 8007a42:	7821      	ldrb	r1, [r4, #0]
 8007a44:	f7fe ff3a 	bl	80068bc <memchr>
 8007a48:	b140      	cbz	r0, 8007a5c <_vfiprintf_r+0x198>
 8007a4a:	2340      	movs	r3, #64	; 0x40
 8007a4c:	eba0 000a 	sub.w	r0, r0, sl
 8007a50:	fa03 f000 	lsl.w	r0, r3, r0
 8007a54:	9b04      	ldr	r3, [sp, #16]
 8007a56:	3401      	adds	r4, #1
 8007a58:	4303      	orrs	r3, r0
 8007a5a:	9304      	str	r3, [sp, #16]
 8007a5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a60:	2206      	movs	r2, #6
 8007a62:	482d      	ldr	r0, [pc, #180]	; (8007b18 <_vfiprintf_r+0x254>)
 8007a64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a68:	f7fe ff28 	bl	80068bc <memchr>
 8007a6c:	2800      	cmp	r0, #0
 8007a6e:	d03f      	beq.n	8007af0 <_vfiprintf_r+0x22c>
 8007a70:	4b2a      	ldr	r3, [pc, #168]	; (8007b1c <_vfiprintf_r+0x258>)
 8007a72:	bb1b      	cbnz	r3, 8007abc <_vfiprintf_r+0x1f8>
 8007a74:	9b03      	ldr	r3, [sp, #12]
 8007a76:	3307      	adds	r3, #7
 8007a78:	f023 0307 	bic.w	r3, r3, #7
 8007a7c:	3308      	adds	r3, #8
 8007a7e:	9303      	str	r3, [sp, #12]
 8007a80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a82:	443b      	add	r3, r7
 8007a84:	9309      	str	r3, [sp, #36]	; 0x24
 8007a86:	e767      	b.n	8007958 <_vfiprintf_r+0x94>
 8007a88:	460c      	mov	r4, r1
 8007a8a:	2001      	movs	r0, #1
 8007a8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a90:	e7a5      	b.n	80079de <_vfiprintf_r+0x11a>
 8007a92:	2300      	movs	r3, #0
 8007a94:	f04f 0c0a 	mov.w	ip, #10
 8007a98:	4619      	mov	r1, r3
 8007a9a:	3401      	adds	r4, #1
 8007a9c:	9305      	str	r3, [sp, #20]
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007aa4:	3a30      	subs	r2, #48	; 0x30
 8007aa6:	2a09      	cmp	r2, #9
 8007aa8:	d903      	bls.n	8007ab2 <_vfiprintf_r+0x1ee>
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d0c5      	beq.n	8007a3a <_vfiprintf_r+0x176>
 8007aae:	9105      	str	r1, [sp, #20]
 8007ab0:	e7c3      	b.n	8007a3a <_vfiprintf_r+0x176>
 8007ab2:	4604      	mov	r4, r0
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007aba:	e7f0      	b.n	8007a9e <_vfiprintf_r+0x1da>
 8007abc:	ab03      	add	r3, sp, #12
 8007abe:	9300      	str	r3, [sp, #0]
 8007ac0:	462a      	mov	r2, r5
 8007ac2:	4630      	mov	r0, r6
 8007ac4:	4b16      	ldr	r3, [pc, #88]	; (8007b20 <_vfiprintf_r+0x25c>)
 8007ac6:	a904      	add	r1, sp, #16
 8007ac8:	f7fc f842 	bl	8003b50 <_printf_float>
 8007acc:	4607      	mov	r7, r0
 8007ace:	1c78      	adds	r0, r7, #1
 8007ad0:	d1d6      	bne.n	8007a80 <_vfiprintf_r+0x1bc>
 8007ad2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ad4:	07d9      	lsls	r1, r3, #31
 8007ad6:	d405      	bmi.n	8007ae4 <_vfiprintf_r+0x220>
 8007ad8:	89ab      	ldrh	r3, [r5, #12]
 8007ada:	059a      	lsls	r2, r3, #22
 8007adc:	d402      	bmi.n	8007ae4 <_vfiprintf_r+0x220>
 8007ade:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ae0:	f000 fa9d 	bl	800801e <__retarget_lock_release_recursive>
 8007ae4:	89ab      	ldrh	r3, [r5, #12]
 8007ae6:	065b      	lsls	r3, r3, #25
 8007ae8:	f53f af12 	bmi.w	8007910 <_vfiprintf_r+0x4c>
 8007aec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007aee:	e711      	b.n	8007914 <_vfiprintf_r+0x50>
 8007af0:	ab03      	add	r3, sp, #12
 8007af2:	9300      	str	r3, [sp, #0]
 8007af4:	462a      	mov	r2, r5
 8007af6:	4630      	mov	r0, r6
 8007af8:	4b09      	ldr	r3, [pc, #36]	; (8007b20 <_vfiprintf_r+0x25c>)
 8007afa:	a904      	add	r1, sp, #16
 8007afc:	f7fc fac4 	bl	8004088 <_printf_i>
 8007b00:	e7e4      	b.n	8007acc <_vfiprintf_r+0x208>
 8007b02:	bf00      	nop
 8007b04:	080087a4 	.word	0x080087a4
 8007b08:	080087c4 	.word	0x080087c4
 8007b0c:	08008784 	.word	0x08008784
 8007b10:	08008734 	.word	0x08008734
 8007b14:	0800873a 	.word	0x0800873a
 8007b18:	0800873e 	.word	0x0800873e
 8007b1c:	08003b51 	.word	0x08003b51
 8007b20:	080078a1 	.word	0x080078a1

08007b24 <__swbuf_r>:
 8007b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b26:	460e      	mov	r6, r1
 8007b28:	4614      	mov	r4, r2
 8007b2a:	4605      	mov	r5, r0
 8007b2c:	b118      	cbz	r0, 8007b36 <__swbuf_r+0x12>
 8007b2e:	6983      	ldr	r3, [r0, #24]
 8007b30:	b90b      	cbnz	r3, 8007b36 <__swbuf_r+0x12>
 8007b32:	f000 f9d5 	bl	8007ee0 <__sinit>
 8007b36:	4b21      	ldr	r3, [pc, #132]	; (8007bbc <__swbuf_r+0x98>)
 8007b38:	429c      	cmp	r4, r3
 8007b3a:	d12b      	bne.n	8007b94 <__swbuf_r+0x70>
 8007b3c:	686c      	ldr	r4, [r5, #4]
 8007b3e:	69a3      	ldr	r3, [r4, #24]
 8007b40:	60a3      	str	r3, [r4, #8]
 8007b42:	89a3      	ldrh	r3, [r4, #12]
 8007b44:	071a      	lsls	r2, r3, #28
 8007b46:	d52f      	bpl.n	8007ba8 <__swbuf_r+0x84>
 8007b48:	6923      	ldr	r3, [r4, #16]
 8007b4a:	b36b      	cbz	r3, 8007ba8 <__swbuf_r+0x84>
 8007b4c:	6923      	ldr	r3, [r4, #16]
 8007b4e:	6820      	ldr	r0, [r4, #0]
 8007b50:	b2f6      	uxtb	r6, r6
 8007b52:	1ac0      	subs	r0, r0, r3
 8007b54:	6963      	ldr	r3, [r4, #20]
 8007b56:	4637      	mov	r7, r6
 8007b58:	4283      	cmp	r3, r0
 8007b5a:	dc04      	bgt.n	8007b66 <__swbuf_r+0x42>
 8007b5c:	4621      	mov	r1, r4
 8007b5e:	4628      	mov	r0, r5
 8007b60:	f000 f92a 	bl	8007db8 <_fflush_r>
 8007b64:	bb30      	cbnz	r0, 8007bb4 <__swbuf_r+0x90>
 8007b66:	68a3      	ldr	r3, [r4, #8]
 8007b68:	3001      	adds	r0, #1
 8007b6a:	3b01      	subs	r3, #1
 8007b6c:	60a3      	str	r3, [r4, #8]
 8007b6e:	6823      	ldr	r3, [r4, #0]
 8007b70:	1c5a      	adds	r2, r3, #1
 8007b72:	6022      	str	r2, [r4, #0]
 8007b74:	701e      	strb	r6, [r3, #0]
 8007b76:	6963      	ldr	r3, [r4, #20]
 8007b78:	4283      	cmp	r3, r0
 8007b7a:	d004      	beq.n	8007b86 <__swbuf_r+0x62>
 8007b7c:	89a3      	ldrh	r3, [r4, #12]
 8007b7e:	07db      	lsls	r3, r3, #31
 8007b80:	d506      	bpl.n	8007b90 <__swbuf_r+0x6c>
 8007b82:	2e0a      	cmp	r6, #10
 8007b84:	d104      	bne.n	8007b90 <__swbuf_r+0x6c>
 8007b86:	4621      	mov	r1, r4
 8007b88:	4628      	mov	r0, r5
 8007b8a:	f000 f915 	bl	8007db8 <_fflush_r>
 8007b8e:	b988      	cbnz	r0, 8007bb4 <__swbuf_r+0x90>
 8007b90:	4638      	mov	r0, r7
 8007b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b94:	4b0a      	ldr	r3, [pc, #40]	; (8007bc0 <__swbuf_r+0x9c>)
 8007b96:	429c      	cmp	r4, r3
 8007b98:	d101      	bne.n	8007b9e <__swbuf_r+0x7a>
 8007b9a:	68ac      	ldr	r4, [r5, #8]
 8007b9c:	e7cf      	b.n	8007b3e <__swbuf_r+0x1a>
 8007b9e:	4b09      	ldr	r3, [pc, #36]	; (8007bc4 <__swbuf_r+0xa0>)
 8007ba0:	429c      	cmp	r4, r3
 8007ba2:	bf08      	it	eq
 8007ba4:	68ec      	ldreq	r4, [r5, #12]
 8007ba6:	e7ca      	b.n	8007b3e <__swbuf_r+0x1a>
 8007ba8:	4621      	mov	r1, r4
 8007baa:	4628      	mov	r0, r5
 8007bac:	f000 f80c 	bl	8007bc8 <__swsetup_r>
 8007bb0:	2800      	cmp	r0, #0
 8007bb2:	d0cb      	beq.n	8007b4c <__swbuf_r+0x28>
 8007bb4:	f04f 37ff 	mov.w	r7, #4294967295
 8007bb8:	e7ea      	b.n	8007b90 <__swbuf_r+0x6c>
 8007bba:	bf00      	nop
 8007bbc:	080087a4 	.word	0x080087a4
 8007bc0:	080087c4 	.word	0x080087c4
 8007bc4:	08008784 	.word	0x08008784

08007bc8 <__swsetup_r>:
 8007bc8:	4b32      	ldr	r3, [pc, #200]	; (8007c94 <__swsetup_r+0xcc>)
 8007bca:	b570      	push	{r4, r5, r6, lr}
 8007bcc:	681d      	ldr	r5, [r3, #0]
 8007bce:	4606      	mov	r6, r0
 8007bd0:	460c      	mov	r4, r1
 8007bd2:	b125      	cbz	r5, 8007bde <__swsetup_r+0x16>
 8007bd4:	69ab      	ldr	r3, [r5, #24]
 8007bd6:	b913      	cbnz	r3, 8007bde <__swsetup_r+0x16>
 8007bd8:	4628      	mov	r0, r5
 8007bda:	f000 f981 	bl	8007ee0 <__sinit>
 8007bde:	4b2e      	ldr	r3, [pc, #184]	; (8007c98 <__swsetup_r+0xd0>)
 8007be0:	429c      	cmp	r4, r3
 8007be2:	d10f      	bne.n	8007c04 <__swsetup_r+0x3c>
 8007be4:	686c      	ldr	r4, [r5, #4]
 8007be6:	89a3      	ldrh	r3, [r4, #12]
 8007be8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007bec:	0719      	lsls	r1, r3, #28
 8007bee:	d42c      	bmi.n	8007c4a <__swsetup_r+0x82>
 8007bf0:	06dd      	lsls	r5, r3, #27
 8007bf2:	d411      	bmi.n	8007c18 <__swsetup_r+0x50>
 8007bf4:	2309      	movs	r3, #9
 8007bf6:	6033      	str	r3, [r6, #0]
 8007bf8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8007c00:	81a3      	strh	r3, [r4, #12]
 8007c02:	e03e      	b.n	8007c82 <__swsetup_r+0xba>
 8007c04:	4b25      	ldr	r3, [pc, #148]	; (8007c9c <__swsetup_r+0xd4>)
 8007c06:	429c      	cmp	r4, r3
 8007c08:	d101      	bne.n	8007c0e <__swsetup_r+0x46>
 8007c0a:	68ac      	ldr	r4, [r5, #8]
 8007c0c:	e7eb      	b.n	8007be6 <__swsetup_r+0x1e>
 8007c0e:	4b24      	ldr	r3, [pc, #144]	; (8007ca0 <__swsetup_r+0xd8>)
 8007c10:	429c      	cmp	r4, r3
 8007c12:	bf08      	it	eq
 8007c14:	68ec      	ldreq	r4, [r5, #12]
 8007c16:	e7e6      	b.n	8007be6 <__swsetup_r+0x1e>
 8007c18:	0758      	lsls	r0, r3, #29
 8007c1a:	d512      	bpl.n	8007c42 <__swsetup_r+0x7a>
 8007c1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c1e:	b141      	cbz	r1, 8007c32 <__swsetup_r+0x6a>
 8007c20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c24:	4299      	cmp	r1, r3
 8007c26:	d002      	beq.n	8007c2e <__swsetup_r+0x66>
 8007c28:	4630      	mov	r0, r6
 8007c2a:	f7ff fb2f 	bl	800728c <_free_r>
 8007c2e:	2300      	movs	r3, #0
 8007c30:	6363      	str	r3, [r4, #52]	; 0x34
 8007c32:	89a3      	ldrh	r3, [r4, #12]
 8007c34:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007c38:	81a3      	strh	r3, [r4, #12]
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	6063      	str	r3, [r4, #4]
 8007c3e:	6923      	ldr	r3, [r4, #16]
 8007c40:	6023      	str	r3, [r4, #0]
 8007c42:	89a3      	ldrh	r3, [r4, #12]
 8007c44:	f043 0308 	orr.w	r3, r3, #8
 8007c48:	81a3      	strh	r3, [r4, #12]
 8007c4a:	6923      	ldr	r3, [r4, #16]
 8007c4c:	b94b      	cbnz	r3, 8007c62 <__swsetup_r+0x9a>
 8007c4e:	89a3      	ldrh	r3, [r4, #12]
 8007c50:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007c54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c58:	d003      	beq.n	8007c62 <__swsetup_r+0x9a>
 8007c5a:	4621      	mov	r1, r4
 8007c5c:	4630      	mov	r0, r6
 8007c5e:	f000 fa05 	bl	800806c <__smakebuf_r>
 8007c62:	89a0      	ldrh	r0, [r4, #12]
 8007c64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c68:	f010 0301 	ands.w	r3, r0, #1
 8007c6c:	d00a      	beq.n	8007c84 <__swsetup_r+0xbc>
 8007c6e:	2300      	movs	r3, #0
 8007c70:	60a3      	str	r3, [r4, #8]
 8007c72:	6963      	ldr	r3, [r4, #20]
 8007c74:	425b      	negs	r3, r3
 8007c76:	61a3      	str	r3, [r4, #24]
 8007c78:	6923      	ldr	r3, [r4, #16]
 8007c7a:	b943      	cbnz	r3, 8007c8e <__swsetup_r+0xc6>
 8007c7c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007c80:	d1ba      	bne.n	8007bf8 <__swsetup_r+0x30>
 8007c82:	bd70      	pop	{r4, r5, r6, pc}
 8007c84:	0781      	lsls	r1, r0, #30
 8007c86:	bf58      	it	pl
 8007c88:	6963      	ldrpl	r3, [r4, #20]
 8007c8a:	60a3      	str	r3, [r4, #8]
 8007c8c:	e7f4      	b.n	8007c78 <__swsetup_r+0xb0>
 8007c8e:	2000      	movs	r0, #0
 8007c90:	e7f7      	b.n	8007c82 <__swsetup_r+0xba>
 8007c92:	bf00      	nop
 8007c94:	2000000c 	.word	0x2000000c
 8007c98:	080087a4 	.word	0x080087a4
 8007c9c:	080087c4 	.word	0x080087c4
 8007ca0:	08008784 	.word	0x08008784

08007ca4 <abort>:
 8007ca4:	2006      	movs	r0, #6
 8007ca6:	b508      	push	{r3, lr}
 8007ca8:	f000 fa50 	bl	800814c <raise>
 8007cac:	2001      	movs	r0, #1
 8007cae:	f7f9 fb3a 	bl	8001326 <_exit>
	...

08007cb4 <__sflush_r>:
 8007cb4:	898a      	ldrh	r2, [r1, #12]
 8007cb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cb8:	4605      	mov	r5, r0
 8007cba:	0710      	lsls	r0, r2, #28
 8007cbc:	460c      	mov	r4, r1
 8007cbe:	d457      	bmi.n	8007d70 <__sflush_r+0xbc>
 8007cc0:	684b      	ldr	r3, [r1, #4]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	dc04      	bgt.n	8007cd0 <__sflush_r+0x1c>
 8007cc6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	dc01      	bgt.n	8007cd0 <__sflush_r+0x1c>
 8007ccc:	2000      	movs	r0, #0
 8007cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007cd2:	2e00      	cmp	r6, #0
 8007cd4:	d0fa      	beq.n	8007ccc <__sflush_r+0x18>
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007cdc:	682f      	ldr	r7, [r5, #0]
 8007cde:	602b      	str	r3, [r5, #0]
 8007ce0:	d032      	beq.n	8007d48 <__sflush_r+0x94>
 8007ce2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007ce4:	89a3      	ldrh	r3, [r4, #12]
 8007ce6:	075a      	lsls	r2, r3, #29
 8007ce8:	d505      	bpl.n	8007cf6 <__sflush_r+0x42>
 8007cea:	6863      	ldr	r3, [r4, #4]
 8007cec:	1ac0      	subs	r0, r0, r3
 8007cee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007cf0:	b10b      	cbz	r3, 8007cf6 <__sflush_r+0x42>
 8007cf2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007cf4:	1ac0      	subs	r0, r0, r3
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	4602      	mov	r2, r0
 8007cfa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	6a21      	ldr	r1, [r4, #32]
 8007d00:	47b0      	blx	r6
 8007d02:	1c43      	adds	r3, r0, #1
 8007d04:	89a3      	ldrh	r3, [r4, #12]
 8007d06:	d106      	bne.n	8007d16 <__sflush_r+0x62>
 8007d08:	6829      	ldr	r1, [r5, #0]
 8007d0a:	291d      	cmp	r1, #29
 8007d0c:	d82c      	bhi.n	8007d68 <__sflush_r+0xb4>
 8007d0e:	4a29      	ldr	r2, [pc, #164]	; (8007db4 <__sflush_r+0x100>)
 8007d10:	40ca      	lsrs	r2, r1
 8007d12:	07d6      	lsls	r6, r2, #31
 8007d14:	d528      	bpl.n	8007d68 <__sflush_r+0xb4>
 8007d16:	2200      	movs	r2, #0
 8007d18:	6062      	str	r2, [r4, #4]
 8007d1a:	6922      	ldr	r2, [r4, #16]
 8007d1c:	04d9      	lsls	r1, r3, #19
 8007d1e:	6022      	str	r2, [r4, #0]
 8007d20:	d504      	bpl.n	8007d2c <__sflush_r+0x78>
 8007d22:	1c42      	adds	r2, r0, #1
 8007d24:	d101      	bne.n	8007d2a <__sflush_r+0x76>
 8007d26:	682b      	ldr	r3, [r5, #0]
 8007d28:	b903      	cbnz	r3, 8007d2c <__sflush_r+0x78>
 8007d2a:	6560      	str	r0, [r4, #84]	; 0x54
 8007d2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d2e:	602f      	str	r7, [r5, #0]
 8007d30:	2900      	cmp	r1, #0
 8007d32:	d0cb      	beq.n	8007ccc <__sflush_r+0x18>
 8007d34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d38:	4299      	cmp	r1, r3
 8007d3a:	d002      	beq.n	8007d42 <__sflush_r+0x8e>
 8007d3c:	4628      	mov	r0, r5
 8007d3e:	f7ff faa5 	bl	800728c <_free_r>
 8007d42:	2000      	movs	r0, #0
 8007d44:	6360      	str	r0, [r4, #52]	; 0x34
 8007d46:	e7c2      	b.n	8007cce <__sflush_r+0x1a>
 8007d48:	6a21      	ldr	r1, [r4, #32]
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	4628      	mov	r0, r5
 8007d4e:	47b0      	blx	r6
 8007d50:	1c41      	adds	r1, r0, #1
 8007d52:	d1c7      	bne.n	8007ce4 <__sflush_r+0x30>
 8007d54:	682b      	ldr	r3, [r5, #0]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d0c4      	beq.n	8007ce4 <__sflush_r+0x30>
 8007d5a:	2b1d      	cmp	r3, #29
 8007d5c:	d001      	beq.n	8007d62 <__sflush_r+0xae>
 8007d5e:	2b16      	cmp	r3, #22
 8007d60:	d101      	bne.n	8007d66 <__sflush_r+0xb2>
 8007d62:	602f      	str	r7, [r5, #0]
 8007d64:	e7b2      	b.n	8007ccc <__sflush_r+0x18>
 8007d66:	89a3      	ldrh	r3, [r4, #12]
 8007d68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d6c:	81a3      	strh	r3, [r4, #12]
 8007d6e:	e7ae      	b.n	8007cce <__sflush_r+0x1a>
 8007d70:	690f      	ldr	r7, [r1, #16]
 8007d72:	2f00      	cmp	r7, #0
 8007d74:	d0aa      	beq.n	8007ccc <__sflush_r+0x18>
 8007d76:	0793      	lsls	r3, r2, #30
 8007d78:	bf18      	it	ne
 8007d7a:	2300      	movne	r3, #0
 8007d7c:	680e      	ldr	r6, [r1, #0]
 8007d7e:	bf08      	it	eq
 8007d80:	694b      	ldreq	r3, [r1, #20]
 8007d82:	1bf6      	subs	r6, r6, r7
 8007d84:	600f      	str	r7, [r1, #0]
 8007d86:	608b      	str	r3, [r1, #8]
 8007d88:	2e00      	cmp	r6, #0
 8007d8a:	dd9f      	ble.n	8007ccc <__sflush_r+0x18>
 8007d8c:	4633      	mov	r3, r6
 8007d8e:	463a      	mov	r2, r7
 8007d90:	4628      	mov	r0, r5
 8007d92:	6a21      	ldr	r1, [r4, #32]
 8007d94:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007d98:	47e0      	blx	ip
 8007d9a:	2800      	cmp	r0, #0
 8007d9c:	dc06      	bgt.n	8007dac <__sflush_r+0xf8>
 8007d9e:	89a3      	ldrh	r3, [r4, #12]
 8007da0:	f04f 30ff 	mov.w	r0, #4294967295
 8007da4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007da8:	81a3      	strh	r3, [r4, #12]
 8007daa:	e790      	b.n	8007cce <__sflush_r+0x1a>
 8007dac:	4407      	add	r7, r0
 8007dae:	1a36      	subs	r6, r6, r0
 8007db0:	e7ea      	b.n	8007d88 <__sflush_r+0xd4>
 8007db2:	bf00      	nop
 8007db4:	20400001 	.word	0x20400001

08007db8 <_fflush_r>:
 8007db8:	b538      	push	{r3, r4, r5, lr}
 8007dba:	690b      	ldr	r3, [r1, #16]
 8007dbc:	4605      	mov	r5, r0
 8007dbe:	460c      	mov	r4, r1
 8007dc0:	b913      	cbnz	r3, 8007dc8 <_fflush_r+0x10>
 8007dc2:	2500      	movs	r5, #0
 8007dc4:	4628      	mov	r0, r5
 8007dc6:	bd38      	pop	{r3, r4, r5, pc}
 8007dc8:	b118      	cbz	r0, 8007dd2 <_fflush_r+0x1a>
 8007dca:	6983      	ldr	r3, [r0, #24]
 8007dcc:	b90b      	cbnz	r3, 8007dd2 <_fflush_r+0x1a>
 8007dce:	f000 f887 	bl	8007ee0 <__sinit>
 8007dd2:	4b14      	ldr	r3, [pc, #80]	; (8007e24 <_fflush_r+0x6c>)
 8007dd4:	429c      	cmp	r4, r3
 8007dd6:	d11b      	bne.n	8007e10 <_fflush_r+0x58>
 8007dd8:	686c      	ldr	r4, [r5, #4]
 8007dda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d0ef      	beq.n	8007dc2 <_fflush_r+0xa>
 8007de2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007de4:	07d0      	lsls	r0, r2, #31
 8007de6:	d404      	bmi.n	8007df2 <_fflush_r+0x3a>
 8007de8:	0599      	lsls	r1, r3, #22
 8007dea:	d402      	bmi.n	8007df2 <_fflush_r+0x3a>
 8007dec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dee:	f000 f915 	bl	800801c <__retarget_lock_acquire_recursive>
 8007df2:	4628      	mov	r0, r5
 8007df4:	4621      	mov	r1, r4
 8007df6:	f7ff ff5d 	bl	8007cb4 <__sflush_r>
 8007dfa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007dfc:	4605      	mov	r5, r0
 8007dfe:	07da      	lsls	r2, r3, #31
 8007e00:	d4e0      	bmi.n	8007dc4 <_fflush_r+0xc>
 8007e02:	89a3      	ldrh	r3, [r4, #12]
 8007e04:	059b      	lsls	r3, r3, #22
 8007e06:	d4dd      	bmi.n	8007dc4 <_fflush_r+0xc>
 8007e08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e0a:	f000 f908 	bl	800801e <__retarget_lock_release_recursive>
 8007e0e:	e7d9      	b.n	8007dc4 <_fflush_r+0xc>
 8007e10:	4b05      	ldr	r3, [pc, #20]	; (8007e28 <_fflush_r+0x70>)
 8007e12:	429c      	cmp	r4, r3
 8007e14:	d101      	bne.n	8007e1a <_fflush_r+0x62>
 8007e16:	68ac      	ldr	r4, [r5, #8]
 8007e18:	e7df      	b.n	8007dda <_fflush_r+0x22>
 8007e1a:	4b04      	ldr	r3, [pc, #16]	; (8007e2c <_fflush_r+0x74>)
 8007e1c:	429c      	cmp	r4, r3
 8007e1e:	bf08      	it	eq
 8007e20:	68ec      	ldreq	r4, [r5, #12]
 8007e22:	e7da      	b.n	8007dda <_fflush_r+0x22>
 8007e24:	080087a4 	.word	0x080087a4
 8007e28:	080087c4 	.word	0x080087c4
 8007e2c:	08008784 	.word	0x08008784

08007e30 <std>:
 8007e30:	2300      	movs	r3, #0
 8007e32:	b510      	push	{r4, lr}
 8007e34:	4604      	mov	r4, r0
 8007e36:	e9c0 3300 	strd	r3, r3, [r0]
 8007e3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e3e:	6083      	str	r3, [r0, #8]
 8007e40:	8181      	strh	r1, [r0, #12]
 8007e42:	6643      	str	r3, [r0, #100]	; 0x64
 8007e44:	81c2      	strh	r2, [r0, #14]
 8007e46:	6183      	str	r3, [r0, #24]
 8007e48:	4619      	mov	r1, r3
 8007e4a:	2208      	movs	r2, #8
 8007e4c:	305c      	adds	r0, #92	; 0x5c
 8007e4e:	f7fb fdd9 	bl	8003a04 <memset>
 8007e52:	4b05      	ldr	r3, [pc, #20]	; (8007e68 <std+0x38>)
 8007e54:	6224      	str	r4, [r4, #32]
 8007e56:	6263      	str	r3, [r4, #36]	; 0x24
 8007e58:	4b04      	ldr	r3, [pc, #16]	; (8007e6c <std+0x3c>)
 8007e5a:	62a3      	str	r3, [r4, #40]	; 0x28
 8007e5c:	4b04      	ldr	r3, [pc, #16]	; (8007e70 <std+0x40>)
 8007e5e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007e60:	4b04      	ldr	r3, [pc, #16]	; (8007e74 <std+0x44>)
 8007e62:	6323      	str	r3, [r4, #48]	; 0x30
 8007e64:	bd10      	pop	{r4, pc}
 8007e66:	bf00      	nop
 8007e68:	08008185 	.word	0x08008185
 8007e6c:	080081a7 	.word	0x080081a7
 8007e70:	080081df 	.word	0x080081df
 8007e74:	08008203 	.word	0x08008203

08007e78 <_cleanup_r>:
 8007e78:	4901      	ldr	r1, [pc, #4]	; (8007e80 <_cleanup_r+0x8>)
 8007e7a:	f000 b8af 	b.w	8007fdc <_fwalk_reent>
 8007e7e:	bf00      	nop
 8007e80:	08007db9 	.word	0x08007db9

08007e84 <__sfmoreglue>:
 8007e84:	2268      	movs	r2, #104	; 0x68
 8007e86:	b570      	push	{r4, r5, r6, lr}
 8007e88:	1e4d      	subs	r5, r1, #1
 8007e8a:	4355      	muls	r5, r2
 8007e8c:	460e      	mov	r6, r1
 8007e8e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007e92:	f7ff fa63 	bl	800735c <_malloc_r>
 8007e96:	4604      	mov	r4, r0
 8007e98:	b140      	cbz	r0, 8007eac <__sfmoreglue+0x28>
 8007e9a:	2100      	movs	r1, #0
 8007e9c:	e9c0 1600 	strd	r1, r6, [r0]
 8007ea0:	300c      	adds	r0, #12
 8007ea2:	60a0      	str	r0, [r4, #8]
 8007ea4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007ea8:	f7fb fdac 	bl	8003a04 <memset>
 8007eac:	4620      	mov	r0, r4
 8007eae:	bd70      	pop	{r4, r5, r6, pc}

08007eb0 <__sfp_lock_acquire>:
 8007eb0:	4801      	ldr	r0, [pc, #4]	; (8007eb8 <__sfp_lock_acquire+0x8>)
 8007eb2:	f000 b8b3 	b.w	800801c <__retarget_lock_acquire_recursive>
 8007eb6:	bf00      	nop
 8007eb8:	2000036d 	.word	0x2000036d

08007ebc <__sfp_lock_release>:
 8007ebc:	4801      	ldr	r0, [pc, #4]	; (8007ec4 <__sfp_lock_release+0x8>)
 8007ebe:	f000 b8ae 	b.w	800801e <__retarget_lock_release_recursive>
 8007ec2:	bf00      	nop
 8007ec4:	2000036d 	.word	0x2000036d

08007ec8 <__sinit_lock_acquire>:
 8007ec8:	4801      	ldr	r0, [pc, #4]	; (8007ed0 <__sinit_lock_acquire+0x8>)
 8007eca:	f000 b8a7 	b.w	800801c <__retarget_lock_acquire_recursive>
 8007ece:	bf00      	nop
 8007ed0:	2000036e 	.word	0x2000036e

08007ed4 <__sinit_lock_release>:
 8007ed4:	4801      	ldr	r0, [pc, #4]	; (8007edc <__sinit_lock_release+0x8>)
 8007ed6:	f000 b8a2 	b.w	800801e <__retarget_lock_release_recursive>
 8007eda:	bf00      	nop
 8007edc:	2000036e 	.word	0x2000036e

08007ee0 <__sinit>:
 8007ee0:	b510      	push	{r4, lr}
 8007ee2:	4604      	mov	r4, r0
 8007ee4:	f7ff fff0 	bl	8007ec8 <__sinit_lock_acquire>
 8007ee8:	69a3      	ldr	r3, [r4, #24]
 8007eea:	b11b      	cbz	r3, 8007ef4 <__sinit+0x14>
 8007eec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ef0:	f7ff bff0 	b.w	8007ed4 <__sinit_lock_release>
 8007ef4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007ef8:	6523      	str	r3, [r4, #80]	; 0x50
 8007efa:	4b13      	ldr	r3, [pc, #76]	; (8007f48 <__sinit+0x68>)
 8007efc:	4a13      	ldr	r2, [pc, #76]	; (8007f4c <__sinit+0x6c>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	62a2      	str	r2, [r4, #40]	; 0x28
 8007f02:	42a3      	cmp	r3, r4
 8007f04:	bf08      	it	eq
 8007f06:	2301      	moveq	r3, #1
 8007f08:	4620      	mov	r0, r4
 8007f0a:	bf08      	it	eq
 8007f0c:	61a3      	streq	r3, [r4, #24]
 8007f0e:	f000 f81f 	bl	8007f50 <__sfp>
 8007f12:	6060      	str	r0, [r4, #4]
 8007f14:	4620      	mov	r0, r4
 8007f16:	f000 f81b 	bl	8007f50 <__sfp>
 8007f1a:	60a0      	str	r0, [r4, #8]
 8007f1c:	4620      	mov	r0, r4
 8007f1e:	f000 f817 	bl	8007f50 <__sfp>
 8007f22:	2200      	movs	r2, #0
 8007f24:	2104      	movs	r1, #4
 8007f26:	60e0      	str	r0, [r4, #12]
 8007f28:	6860      	ldr	r0, [r4, #4]
 8007f2a:	f7ff ff81 	bl	8007e30 <std>
 8007f2e:	2201      	movs	r2, #1
 8007f30:	2109      	movs	r1, #9
 8007f32:	68a0      	ldr	r0, [r4, #8]
 8007f34:	f7ff ff7c 	bl	8007e30 <std>
 8007f38:	2202      	movs	r2, #2
 8007f3a:	2112      	movs	r1, #18
 8007f3c:	68e0      	ldr	r0, [r4, #12]
 8007f3e:	f7ff ff77 	bl	8007e30 <std>
 8007f42:	2301      	movs	r3, #1
 8007f44:	61a3      	str	r3, [r4, #24]
 8007f46:	e7d1      	b.n	8007eec <__sinit+0xc>
 8007f48:	08008340 	.word	0x08008340
 8007f4c:	08007e79 	.word	0x08007e79

08007f50 <__sfp>:
 8007f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f52:	4607      	mov	r7, r0
 8007f54:	f7ff ffac 	bl	8007eb0 <__sfp_lock_acquire>
 8007f58:	4b1e      	ldr	r3, [pc, #120]	; (8007fd4 <__sfp+0x84>)
 8007f5a:	681e      	ldr	r6, [r3, #0]
 8007f5c:	69b3      	ldr	r3, [r6, #24]
 8007f5e:	b913      	cbnz	r3, 8007f66 <__sfp+0x16>
 8007f60:	4630      	mov	r0, r6
 8007f62:	f7ff ffbd 	bl	8007ee0 <__sinit>
 8007f66:	3648      	adds	r6, #72	; 0x48
 8007f68:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007f6c:	3b01      	subs	r3, #1
 8007f6e:	d503      	bpl.n	8007f78 <__sfp+0x28>
 8007f70:	6833      	ldr	r3, [r6, #0]
 8007f72:	b30b      	cbz	r3, 8007fb8 <__sfp+0x68>
 8007f74:	6836      	ldr	r6, [r6, #0]
 8007f76:	e7f7      	b.n	8007f68 <__sfp+0x18>
 8007f78:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007f7c:	b9d5      	cbnz	r5, 8007fb4 <__sfp+0x64>
 8007f7e:	4b16      	ldr	r3, [pc, #88]	; (8007fd8 <__sfp+0x88>)
 8007f80:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007f84:	60e3      	str	r3, [r4, #12]
 8007f86:	6665      	str	r5, [r4, #100]	; 0x64
 8007f88:	f000 f847 	bl	800801a <__retarget_lock_init_recursive>
 8007f8c:	f7ff ff96 	bl	8007ebc <__sfp_lock_release>
 8007f90:	2208      	movs	r2, #8
 8007f92:	4629      	mov	r1, r5
 8007f94:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007f98:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007f9c:	6025      	str	r5, [r4, #0]
 8007f9e:	61a5      	str	r5, [r4, #24]
 8007fa0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007fa4:	f7fb fd2e 	bl	8003a04 <memset>
 8007fa8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007fac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007fb0:	4620      	mov	r0, r4
 8007fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fb4:	3468      	adds	r4, #104	; 0x68
 8007fb6:	e7d9      	b.n	8007f6c <__sfp+0x1c>
 8007fb8:	2104      	movs	r1, #4
 8007fba:	4638      	mov	r0, r7
 8007fbc:	f7ff ff62 	bl	8007e84 <__sfmoreglue>
 8007fc0:	4604      	mov	r4, r0
 8007fc2:	6030      	str	r0, [r6, #0]
 8007fc4:	2800      	cmp	r0, #0
 8007fc6:	d1d5      	bne.n	8007f74 <__sfp+0x24>
 8007fc8:	f7ff ff78 	bl	8007ebc <__sfp_lock_release>
 8007fcc:	230c      	movs	r3, #12
 8007fce:	603b      	str	r3, [r7, #0]
 8007fd0:	e7ee      	b.n	8007fb0 <__sfp+0x60>
 8007fd2:	bf00      	nop
 8007fd4:	08008340 	.word	0x08008340
 8007fd8:	ffff0001 	.word	0xffff0001

08007fdc <_fwalk_reent>:
 8007fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fe0:	4606      	mov	r6, r0
 8007fe2:	4688      	mov	r8, r1
 8007fe4:	2700      	movs	r7, #0
 8007fe6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007fea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007fee:	f1b9 0901 	subs.w	r9, r9, #1
 8007ff2:	d505      	bpl.n	8008000 <_fwalk_reent+0x24>
 8007ff4:	6824      	ldr	r4, [r4, #0]
 8007ff6:	2c00      	cmp	r4, #0
 8007ff8:	d1f7      	bne.n	8007fea <_fwalk_reent+0xe>
 8007ffa:	4638      	mov	r0, r7
 8007ffc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008000:	89ab      	ldrh	r3, [r5, #12]
 8008002:	2b01      	cmp	r3, #1
 8008004:	d907      	bls.n	8008016 <_fwalk_reent+0x3a>
 8008006:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800800a:	3301      	adds	r3, #1
 800800c:	d003      	beq.n	8008016 <_fwalk_reent+0x3a>
 800800e:	4629      	mov	r1, r5
 8008010:	4630      	mov	r0, r6
 8008012:	47c0      	blx	r8
 8008014:	4307      	orrs	r7, r0
 8008016:	3568      	adds	r5, #104	; 0x68
 8008018:	e7e9      	b.n	8007fee <_fwalk_reent+0x12>

0800801a <__retarget_lock_init_recursive>:
 800801a:	4770      	bx	lr

0800801c <__retarget_lock_acquire_recursive>:
 800801c:	4770      	bx	lr

0800801e <__retarget_lock_release_recursive>:
 800801e:	4770      	bx	lr

08008020 <__swhatbuf_r>:
 8008020:	b570      	push	{r4, r5, r6, lr}
 8008022:	460e      	mov	r6, r1
 8008024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008028:	4614      	mov	r4, r2
 800802a:	2900      	cmp	r1, #0
 800802c:	461d      	mov	r5, r3
 800802e:	b096      	sub	sp, #88	; 0x58
 8008030:	da08      	bge.n	8008044 <__swhatbuf_r+0x24>
 8008032:	2200      	movs	r2, #0
 8008034:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008038:	602a      	str	r2, [r5, #0]
 800803a:	061a      	lsls	r2, r3, #24
 800803c:	d410      	bmi.n	8008060 <__swhatbuf_r+0x40>
 800803e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008042:	e00e      	b.n	8008062 <__swhatbuf_r+0x42>
 8008044:	466a      	mov	r2, sp
 8008046:	f000 f903 	bl	8008250 <_fstat_r>
 800804a:	2800      	cmp	r0, #0
 800804c:	dbf1      	blt.n	8008032 <__swhatbuf_r+0x12>
 800804e:	9a01      	ldr	r2, [sp, #4]
 8008050:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008054:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008058:	425a      	negs	r2, r3
 800805a:	415a      	adcs	r2, r3
 800805c:	602a      	str	r2, [r5, #0]
 800805e:	e7ee      	b.n	800803e <__swhatbuf_r+0x1e>
 8008060:	2340      	movs	r3, #64	; 0x40
 8008062:	2000      	movs	r0, #0
 8008064:	6023      	str	r3, [r4, #0]
 8008066:	b016      	add	sp, #88	; 0x58
 8008068:	bd70      	pop	{r4, r5, r6, pc}
	...

0800806c <__smakebuf_r>:
 800806c:	898b      	ldrh	r3, [r1, #12]
 800806e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008070:	079d      	lsls	r5, r3, #30
 8008072:	4606      	mov	r6, r0
 8008074:	460c      	mov	r4, r1
 8008076:	d507      	bpl.n	8008088 <__smakebuf_r+0x1c>
 8008078:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800807c:	6023      	str	r3, [r4, #0]
 800807e:	6123      	str	r3, [r4, #16]
 8008080:	2301      	movs	r3, #1
 8008082:	6163      	str	r3, [r4, #20]
 8008084:	b002      	add	sp, #8
 8008086:	bd70      	pop	{r4, r5, r6, pc}
 8008088:	466a      	mov	r2, sp
 800808a:	ab01      	add	r3, sp, #4
 800808c:	f7ff ffc8 	bl	8008020 <__swhatbuf_r>
 8008090:	9900      	ldr	r1, [sp, #0]
 8008092:	4605      	mov	r5, r0
 8008094:	4630      	mov	r0, r6
 8008096:	f7ff f961 	bl	800735c <_malloc_r>
 800809a:	b948      	cbnz	r0, 80080b0 <__smakebuf_r+0x44>
 800809c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080a0:	059a      	lsls	r2, r3, #22
 80080a2:	d4ef      	bmi.n	8008084 <__smakebuf_r+0x18>
 80080a4:	f023 0303 	bic.w	r3, r3, #3
 80080a8:	f043 0302 	orr.w	r3, r3, #2
 80080ac:	81a3      	strh	r3, [r4, #12]
 80080ae:	e7e3      	b.n	8008078 <__smakebuf_r+0xc>
 80080b0:	4b0d      	ldr	r3, [pc, #52]	; (80080e8 <__smakebuf_r+0x7c>)
 80080b2:	62b3      	str	r3, [r6, #40]	; 0x28
 80080b4:	89a3      	ldrh	r3, [r4, #12]
 80080b6:	6020      	str	r0, [r4, #0]
 80080b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080bc:	81a3      	strh	r3, [r4, #12]
 80080be:	9b00      	ldr	r3, [sp, #0]
 80080c0:	6120      	str	r0, [r4, #16]
 80080c2:	6163      	str	r3, [r4, #20]
 80080c4:	9b01      	ldr	r3, [sp, #4]
 80080c6:	b15b      	cbz	r3, 80080e0 <__smakebuf_r+0x74>
 80080c8:	4630      	mov	r0, r6
 80080ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080ce:	f000 f8d1 	bl	8008274 <_isatty_r>
 80080d2:	b128      	cbz	r0, 80080e0 <__smakebuf_r+0x74>
 80080d4:	89a3      	ldrh	r3, [r4, #12]
 80080d6:	f023 0303 	bic.w	r3, r3, #3
 80080da:	f043 0301 	orr.w	r3, r3, #1
 80080de:	81a3      	strh	r3, [r4, #12]
 80080e0:	89a0      	ldrh	r0, [r4, #12]
 80080e2:	4305      	orrs	r5, r0
 80080e4:	81a5      	strh	r5, [r4, #12]
 80080e6:	e7cd      	b.n	8008084 <__smakebuf_r+0x18>
 80080e8:	08007e79 	.word	0x08007e79

080080ec <_malloc_usable_size_r>:
 80080ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080f0:	1f18      	subs	r0, r3, #4
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	bfbc      	itt	lt
 80080f6:	580b      	ldrlt	r3, [r1, r0]
 80080f8:	18c0      	addlt	r0, r0, r3
 80080fa:	4770      	bx	lr

080080fc <_raise_r>:
 80080fc:	291f      	cmp	r1, #31
 80080fe:	b538      	push	{r3, r4, r5, lr}
 8008100:	4604      	mov	r4, r0
 8008102:	460d      	mov	r5, r1
 8008104:	d904      	bls.n	8008110 <_raise_r+0x14>
 8008106:	2316      	movs	r3, #22
 8008108:	6003      	str	r3, [r0, #0]
 800810a:	f04f 30ff 	mov.w	r0, #4294967295
 800810e:	bd38      	pop	{r3, r4, r5, pc}
 8008110:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008112:	b112      	cbz	r2, 800811a <_raise_r+0x1e>
 8008114:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008118:	b94b      	cbnz	r3, 800812e <_raise_r+0x32>
 800811a:	4620      	mov	r0, r4
 800811c:	f000 f830 	bl	8008180 <_getpid_r>
 8008120:	462a      	mov	r2, r5
 8008122:	4601      	mov	r1, r0
 8008124:	4620      	mov	r0, r4
 8008126:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800812a:	f000 b817 	b.w	800815c <_kill_r>
 800812e:	2b01      	cmp	r3, #1
 8008130:	d00a      	beq.n	8008148 <_raise_r+0x4c>
 8008132:	1c59      	adds	r1, r3, #1
 8008134:	d103      	bne.n	800813e <_raise_r+0x42>
 8008136:	2316      	movs	r3, #22
 8008138:	6003      	str	r3, [r0, #0]
 800813a:	2001      	movs	r0, #1
 800813c:	e7e7      	b.n	800810e <_raise_r+0x12>
 800813e:	2400      	movs	r4, #0
 8008140:	4628      	mov	r0, r5
 8008142:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008146:	4798      	blx	r3
 8008148:	2000      	movs	r0, #0
 800814a:	e7e0      	b.n	800810e <_raise_r+0x12>

0800814c <raise>:
 800814c:	4b02      	ldr	r3, [pc, #8]	; (8008158 <raise+0xc>)
 800814e:	4601      	mov	r1, r0
 8008150:	6818      	ldr	r0, [r3, #0]
 8008152:	f7ff bfd3 	b.w	80080fc <_raise_r>
 8008156:	bf00      	nop
 8008158:	2000000c 	.word	0x2000000c

0800815c <_kill_r>:
 800815c:	b538      	push	{r3, r4, r5, lr}
 800815e:	2300      	movs	r3, #0
 8008160:	4d06      	ldr	r5, [pc, #24]	; (800817c <_kill_r+0x20>)
 8008162:	4604      	mov	r4, r0
 8008164:	4608      	mov	r0, r1
 8008166:	4611      	mov	r1, r2
 8008168:	602b      	str	r3, [r5, #0]
 800816a:	f7f9 f8cc 	bl	8001306 <_kill>
 800816e:	1c43      	adds	r3, r0, #1
 8008170:	d102      	bne.n	8008178 <_kill_r+0x1c>
 8008172:	682b      	ldr	r3, [r5, #0]
 8008174:	b103      	cbz	r3, 8008178 <_kill_r+0x1c>
 8008176:	6023      	str	r3, [r4, #0]
 8008178:	bd38      	pop	{r3, r4, r5, pc}
 800817a:	bf00      	nop
 800817c:	20000368 	.word	0x20000368

08008180 <_getpid_r>:
 8008180:	f7f9 b8ba 	b.w	80012f8 <_getpid>

08008184 <__sread>:
 8008184:	b510      	push	{r4, lr}
 8008186:	460c      	mov	r4, r1
 8008188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800818c:	f000 f894 	bl	80082b8 <_read_r>
 8008190:	2800      	cmp	r0, #0
 8008192:	bfab      	itete	ge
 8008194:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008196:	89a3      	ldrhlt	r3, [r4, #12]
 8008198:	181b      	addge	r3, r3, r0
 800819a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800819e:	bfac      	ite	ge
 80081a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80081a2:	81a3      	strhlt	r3, [r4, #12]
 80081a4:	bd10      	pop	{r4, pc}

080081a6 <__swrite>:
 80081a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081aa:	461f      	mov	r7, r3
 80081ac:	898b      	ldrh	r3, [r1, #12]
 80081ae:	4605      	mov	r5, r0
 80081b0:	05db      	lsls	r3, r3, #23
 80081b2:	460c      	mov	r4, r1
 80081b4:	4616      	mov	r6, r2
 80081b6:	d505      	bpl.n	80081c4 <__swrite+0x1e>
 80081b8:	2302      	movs	r3, #2
 80081ba:	2200      	movs	r2, #0
 80081bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081c0:	f000 f868 	bl	8008294 <_lseek_r>
 80081c4:	89a3      	ldrh	r3, [r4, #12]
 80081c6:	4632      	mov	r2, r6
 80081c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80081cc:	81a3      	strh	r3, [r4, #12]
 80081ce:	4628      	mov	r0, r5
 80081d0:	463b      	mov	r3, r7
 80081d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081da:	f000 b817 	b.w	800820c <_write_r>

080081de <__sseek>:
 80081de:	b510      	push	{r4, lr}
 80081e0:	460c      	mov	r4, r1
 80081e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081e6:	f000 f855 	bl	8008294 <_lseek_r>
 80081ea:	1c43      	adds	r3, r0, #1
 80081ec:	89a3      	ldrh	r3, [r4, #12]
 80081ee:	bf15      	itete	ne
 80081f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80081f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80081f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80081fa:	81a3      	strheq	r3, [r4, #12]
 80081fc:	bf18      	it	ne
 80081fe:	81a3      	strhne	r3, [r4, #12]
 8008200:	bd10      	pop	{r4, pc}

08008202 <__sclose>:
 8008202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008206:	f000 b813 	b.w	8008230 <_close_r>
	...

0800820c <_write_r>:
 800820c:	b538      	push	{r3, r4, r5, lr}
 800820e:	4604      	mov	r4, r0
 8008210:	4608      	mov	r0, r1
 8008212:	4611      	mov	r1, r2
 8008214:	2200      	movs	r2, #0
 8008216:	4d05      	ldr	r5, [pc, #20]	; (800822c <_write_r+0x20>)
 8008218:	602a      	str	r2, [r5, #0]
 800821a:	461a      	mov	r2, r3
 800821c:	f7f9 f8aa 	bl	8001374 <_write>
 8008220:	1c43      	adds	r3, r0, #1
 8008222:	d102      	bne.n	800822a <_write_r+0x1e>
 8008224:	682b      	ldr	r3, [r5, #0]
 8008226:	b103      	cbz	r3, 800822a <_write_r+0x1e>
 8008228:	6023      	str	r3, [r4, #0]
 800822a:	bd38      	pop	{r3, r4, r5, pc}
 800822c:	20000368 	.word	0x20000368

08008230 <_close_r>:
 8008230:	b538      	push	{r3, r4, r5, lr}
 8008232:	2300      	movs	r3, #0
 8008234:	4d05      	ldr	r5, [pc, #20]	; (800824c <_close_r+0x1c>)
 8008236:	4604      	mov	r4, r0
 8008238:	4608      	mov	r0, r1
 800823a:	602b      	str	r3, [r5, #0]
 800823c:	f7f9 f8b6 	bl	80013ac <_close>
 8008240:	1c43      	adds	r3, r0, #1
 8008242:	d102      	bne.n	800824a <_close_r+0x1a>
 8008244:	682b      	ldr	r3, [r5, #0]
 8008246:	b103      	cbz	r3, 800824a <_close_r+0x1a>
 8008248:	6023      	str	r3, [r4, #0]
 800824a:	bd38      	pop	{r3, r4, r5, pc}
 800824c:	20000368 	.word	0x20000368

08008250 <_fstat_r>:
 8008250:	b538      	push	{r3, r4, r5, lr}
 8008252:	2300      	movs	r3, #0
 8008254:	4d06      	ldr	r5, [pc, #24]	; (8008270 <_fstat_r+0x20>)
 8008256:	4604      	mov	r4, r0
 8008258:	4608      	mov	r0, r1
 800825a:	4611      	mov	r1, r2
 800825c:	602b      	str	r3, [r5, #0]
 800825e:	f7f9 f8b0 	bl	80013c2 <_fstat>
 8008262:	1c43      	adds	r3, r0, #1
 8008264:	d102      	bne.n	800826c <_fstat_r+0x1c>
 8008266:	682b      	ldr	r3, [r5, #0]
 8008268:	b103      	cbz	r3, 800826c <_fstat_r+0x1c>
 800826a:	6023      	str	r3, [r4, #0]
 800826c:	bd38      	pop	{r3, r4, r5, pc}
 800826e:	bf00      	nop
 8008270:	20000368 	.word	0x20000368

08008274 <_isatty_r>:
 8008274:	b538      	push	{r3, r4, r5, lr}
 8008276:	2300      	movs	r3, #0
 8008278:	4d05      	ldr	r5, [pc, #20]	; (8008290 <_isatty_r+0x1c>)
 800827a:	4604      	mov	r4, r0
 800827c:	4608      	mov	r0, r1
 800827e:	602b      	str	r3, [r5, #0]
 8008280:	f7f9 f8ae 	bl	80013e0 <_isatty>
 8008284:	1c43      	adds	r3, r0, #1
 8008286:	d102      	bne.n	800828e <_isatty_r+0x1a>
 8008288:	682b      	ldr	r3, [r5, #0]
 800828a:	b103      	cbz	r3, 800828e <_isatty_r+0x1a>
 800828c:	6023      	str	r3, [r4, #0]
 800828e:	bd38      	pop	{r3, r4, r5, pc}
 8008290:	20000368 	.word	0x20000368

08008294 <_lseek_r>:
 8008294:	b538      	push	{r3, r4, r5, lr}
 8008296:	4604      	mov	r4, r0
 8008298:	4608      	mov	r0, r1
 800829a:	4611      	mov	r1, r2
 800829c:	2200      	movs	r2, #0
 800829e:	4d05      	ldr	r5, [pc, #20]	; (80082b4 <_lseek_r+0x20>)
 80082a0:	602a      	str	r2, [r5, #0]
 80082a2:	461a      	mov	r2, r3
 80082a4:	f7f9 f8a6 	bl	80013f4 <_lseek>
 80082a8:	1c43      	adds	r3, r0, #1
 80082aa:	d102      	bne.n	80082b2 <_lseek_r+0x1e>
 80082ac:	682b      	ldr	r3, [r5, #0]
 80082ae:	b103      	cbz	r3, 80082b2 <_lseek_r+0x1e>
 80082b0:	6023      	str	r3, [r4, #0]
 80082b2:	bd38      	pop	{r3, r4, r5, pc}
 80082b4:	20000368 	.word	0x20000368

080082b8 <_read_r>:
 80082b8:	b538      	push	{r3, r4, r5, lr}
 80082ba:	4604      	mov	r4, r0
 80082bc:	4608      	mov	r0, r1
 80082be:	4611      	mov	r1, r2
 80082c0:	2200      	movs	r2, #0
 80082c2:	4d05      	ldr	r5, [pc, #20]	; (80082d8 <_read_r+0x20>)
 80082c4:	602a      	str	r2, [r5, #0]
 80082c6:	461a      	mov	r2, r3
 80082c8:	f7f9 f837 	bl	800133a <_read>
 80082cc:	1c43      	adds	r3, r0, #1
 80082ce:	d102      	bne.n	80082d6 <_read_r+0x1e>
 80082d0:	682b      	ldr	r3, [r5, #0]
 80082d2:	b103      	cbz	r3, 80082d6 <_read_r+0x1e>
 80082d4:	6023      	str	r3, [r4, #0]
 80082d6:	bd38      	pop	{r3, r4, r5, pc}
 80082d8:	20000368 	.word	0x20000368

080082dc <_init>:
 80082dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082de:	bf00      	nop
 80082e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082e2:	bc08      	pop	{r3}
 80082e4:	469e      	mov	lr, r3
 80082e6:	4770      	bx	lr

080082e8 <_fini>:
 80082e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ea:	bf00      	nop
 80082ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ee:	bc08      	pop	{r3}
 80082f0:	469e      	mov	lr, r3
 80082f2:	4770      	bx	lr
