$date
	Sun Oct 23 07:50:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#148807
b10100 !
1"
#148810
b10100 &
b10100 %
1$
#148811
0"
#148814
b1010 &
b1010 %
#148818
b101 &
b101 %
#148822
b10000 &
b10000 %
#148826
b1000 &
b1000 %
#148830
b100 &
b100 %
#148834
b10 &
b10 %
#148838
b1 &
1#
b1 %
#148842
b0 &
b0 %
0#
0$
#1063825
b101 !
1"
#1063826
b101 &
b101 %
1$
#1063827
0"
#1063830
b10000 &
b10000 %
#1063834
b1000 &
b1000 %
#1063838
b100 &
b100 %
#1063842
b10 &
b10 %
#1063846
b1 &
1#
b1 %
#1063850
b0 &
b0 %
0#
0$
#2143944
b1110 !
1"
#2143946
b1110 &
b1110 %
1$
#2143947
0"
#2143950
b111 &
b111 %
#2143954
b10110 &
b10110 %
#2143958
b1011 &
b1011 %
#2143962
b100010 &
b100010 %
#2143966
b10001 &
b10001 %
#2143970
b110100 &
b110100 %
#2143974
b11010 &
b11010 %
#2143978
b1101 &
b1101 %
#2143982
b101000 &
b101000 %
#2143986
b10100 &
b10100 %
#2143990
b1010 &
b1010 %
#2143994
b101 &
b101 %
#2143998
b10000 &
b10000 %
#2144002
b1000 &
b1000 %
#2144006
b100 &
b100 %
#2144010
b10 &
b10 %
#2144014
b1 &
1#
b1 %
#2144018
b0 &
b0 %
0#
0$
#4500012
