{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1474522110982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474522110987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 02:28:30 2016 " "Processing started: Thu Sep 22 02:28:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474522110987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522110987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RSDecoder -c RSDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off RSDecoder -c RSDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522110987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1474522111410 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1474522111410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syndrome.vhd 2 1 " "Found 2 design units, including 1 entities, in source file syndrome.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Syndrome-bdf_type " "Found design unit 1: Syndrome-bdf_type" {  } { { "Syndrome.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124299 ""} { "Info" "ISGN_ENTITY_NAME" "1 Syndrome " "Found entity 1: Syndrome" {  } { { "Syndrome.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4b-description " "Found design unit 1: register4b-description" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124301 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4b " "Found entity 1: register4b" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_15-behavior " "Found design unit 1: static_15-behavior" {  } { { "static_15.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_15.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124302 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_15 " "Found entity 1: static_15" {  } { { "static_15.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_15.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_12-behavior " "Found design unit 1: static_12-behavior" {  } { { "static_12.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_12.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124304 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_12 " "Found entity 1: static_12" {  } { { "static_12.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_12.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_8-behavior " "Found design unit 1: static_8-behavior" {  } { { "static_8.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124306 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_8 " "Found entity 1: static_8" {  } { { "static_8.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_4-behavior " "Found design unit 1: static_4-behavior" {  } { { "static_4.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124307 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_4 " "Found entity 1: static_4" {  } { { "static_4.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_3-behavior " "Found design unit 1: static_3-behavior" {  } { { "static_3.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124309 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_3 " "Found entity 1: static_3" {  } { { "static_3.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_3.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_2-behavior " "Found design unit 1: static_2-behavior" {  } { { "static_2.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124311 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_2 " "Found entity 1: static_2" {  } { { "static_2.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_1-behavior " "Found design unit 1: static_1-behavior" {  } { { "static_1.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124313 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_1 " "Found entity 1: static_1" {  } { { "static_1.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gf_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gf_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gf_sum-behavior " "Found design unit 1: gf_sum-behavior" {  } { { "gf_sum.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_sum.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124314 ""} { "Info" "ISGN_ENTITY_NAME" "1 gf_sum " "Found entity 1: gf_sum" {  } { { "gf_sum.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_sum.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gf_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gf_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gf_mult-lut " "Found design unit 1: gf_mult-lut" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124317 ""} { "Info" "ISGN_ENTITY_NAME" "1 gf_mult " "Found entity 1: gf_mult" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "berlekamp massey.bdf 1 1 " "Found 1 design units, including 1 entities, in source file berlekamp massey.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Berlekamp Massey " "Found entity 1: Berlekamp Massey" {  } { { "Berlekamp Massey.bdf" "" { Schematic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Berlekamp Massey.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chien search location.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chien search location.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chien Search Location " "Found entity 1: Chien Search Location" {  } { { "Chien Search Location.bdf" "" { Schematic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Chien Search Location.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chien search value.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chien search value.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chien Search value " "Found entity 1: Chien Search value" {  } { { "Chien Search value.bdf" "" { Schematic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Chien Search value.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gf_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gf_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gf_inv-lut " "Found design unit 1: gf_inv-lut" {  } { { "gf_inv.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_inv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124323 ""} { "Info" "ISGN_ENTITY_NAME" "1 gf_inv " "Found entity 1: gf_inv" {  } { { "gf_inv.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_inv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forney.bdf 1 1 " "Found 1 design units, including 1 entities, in source file forney.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Forney " "Found entity 1: Forney" {  } { { "Forney.bdf" "" { Schematic "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Forney.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "berlekampcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file berlekampcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BerlekampController-comportamental " "Found design unit 1: BerlekampController-comportamental" {  } { { "BerlekampController.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/BerlekampController.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124327 ""} { "Info" "ISGN_ENTITY_NAME" "1 BerlekampController " "Found entity 1: BerlekampController" {  } { { "BerlekampController.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/BerlekampController.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chiencontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chiencontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ChienController-comportamental " "Found design unit 1: ChienController-comportamental" {  } { { "ChienController.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/ChienController.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124329 ""} { "Info" "ISGN_ENTITY_NAME" "1 ChienController " "Found entity 1: ChienController" {  } { { "ChienController.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/ChienController.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_0-behavior " "Found design unit 1: static_0-behavior" {  } { { "static_0.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124330 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_0 " "Found entity 1: static_0" {  } { { "static_0.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_0.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_11-behavior " "Found design unit 1: static_11-behavior" {  } { { "static_11.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_11.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124332 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_11 " "Found entity 1: static_11" {  } { { "static_11.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_11.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file static_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_6-behavior " "Found design unit 1: static_6-behavior" {  } { { "static_6.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_6.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124334 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_6 " "Found entity 1: static_6" {  } { { "static_6.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/static_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474522124334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Syndrome " "Elaborating entity \"Syndrome\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1474522124376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_3 static_3:b2v_inst1 " "Elaborating entity \"static_3\" for hierarchy \"static_3:b2v_inst1\"" {  } { { "Syndrome.vhd" "b2v_inst1" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474522124378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_sum gf_sum:b2v_inst10 " "Elaborating entity \"gf_sum\" for hierarchy \"gf_sum:b2v_inst10\"" {  } { { "Syndrome.vhd" "b2v_inst10" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474522124379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult gf_mult:b2v_inst11 " "Elaborating entity \"gf_mult\" for hierarchy \"gf_mult:b2v_inst11\"" {  } { { "Syndrome.vhd" "b2v_inst11" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474522124381 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o gf_mult.vhd(15) " "VHDL Process Statement warning at gf_mult.vhd(15): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474522124382 "|Syndrome|gf_mult:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] gf_mult.vhd(15) " "Inferred latch for \"o\[0\]\" at gf_mult.vhd(15)" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124382 "|Syndrome|gf_mult:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] gf_mult.vhd(15) " "Inferred latch for \"o\[1\]\" at gf_mult.vhd(15)" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124382 "|Syndrome|gf_mult:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] gf_mult.vhd(15) " "Inferred latch for \"o\[2\]\" at gf_mult.vhd(15)" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124382 "|Syndrome|gf_mult:b2v_inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] gf_mult.vhd(15) " "Inferred latch for \"o\[3\]\" at gf_mult.vhd(15)" {  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522124382 "|Syndrome|gf_mult:b2v_inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4b register4b:b2v_inst15 " "Elaborating entity \"register4b\" for hierarchy \"register4b:b2v_inst15\"" {  } { { "Syndrome.vhd" "b2v_inst15" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474522124384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_11 static_11:b2v_inst18 " "Elaborating entity \"static_11\" for hierarchy \"static_11:b2v_inst18\"" {  } { { "Syndrome.vhd" "b2v_inst18" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474522124386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_2 static_2:b2v_inst2 " "Elaborating entity \"static_2\" for hierarchy \"static_2:b2v_inst2\"" {  } { { "Syndrome.vhd" "b2v_inst2" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474522124387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_6 static_6:b2v_inst29 " "Elaborating entity \"static_6\" for hierarchy \"static_6:b2v_inst29\"" {  } { { "Syndrome.vhd" "b2v_inst29" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474522124390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_4 static_4:b2v_inst3 " "Elaborating entity \"static_4\" for hierarchy \"static_4:b2v_inst3\"" {  } { { "Syndrome.vhd" "b2v_inst3" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474522124391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_8 static_8:b2v_inst4 " "Elaborating entity \"static_8\" for hierarchy \"static_8:b2v_inst4\"" {  } { { "Syndrome.vhd" "b2v_inst4" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474522124393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_12 static_12:b2v_inst8 " "Elaborating entity \"static_12\" for hierarchy \"static_12:b2v_inst8\"" {  } { { "Syndrome.vhd" "b2v_inst8" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474522124395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_1 static_1:b2v_inst9 " "Elaborating entity \"static_1\" for hierarchy \"static_1:b2v_inst9\"" {  } { { "Syndrome.vhd" "b2v_inst9" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/Syndrome.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474522124396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst11\|o\[0\] " "Latch gf_mult:b2v_inst11\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst15\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125054 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst15\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125054 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst11\|o\[1\] " "Latch gf_mult:b2v_inst11\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst15\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125054 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst15\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125054 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst11\|o\[2\] " "Latch gf_mult:b2v_inst11\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst15\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125054 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst15\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125054 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst11\|o\[3\] " "Latch gf_mult:b2v_inst11\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst15\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125054 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst15\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst15\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125054 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst12\|o\[0\] " "Latch gf_mult:b2v_inst12\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst19\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125054 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst19\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125054 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst12\|o\[1\] " "Latch gf_mult:b2v_inst12\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst19\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst19\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125055 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst19\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125055 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst12\|o\[2\] " "Latch gf_mult:b2v_inst12\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst19\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125055 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst19\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125055 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst12\|o\[3\] " "Latch gf_mult:b2v_inst12\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst19\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125055 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst19\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst19\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125055 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst13\|o\[0\] " "Latch gf_mult:b2v_inst13\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst20\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst20\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125055 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst20\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125055 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst13\|o\[1\] " "Latch gf_mult:b2v_inst13\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst20\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst20\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125055 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst20\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125055 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst13\|o\[2\] " "Latch gf_mult:b2v_inst13\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst20\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst20\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125056 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst20\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125056 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst13\|o\[3\] " "Latch gf_mult:b2v_inst13\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst20\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125056 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst20\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst20\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125056 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst14\|o\[0\] " "Latch gf_mult:b2v_inst14\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst21\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst21\|q\[1\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125056 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst21\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst21\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125056 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst14\|o\[1\] " "Latch gf_mult:b2v_inst14\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst21\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst21\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125056 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst21\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst21\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125056 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst14\|o\[2\] " "Latch gf_mult:b2v_inst14\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst21\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst21\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125056 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst21\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst21\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125056 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst14\|o\[3\] " "Latch gf_mult:b2v_inst14\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst21\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst21\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125057 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst21\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst21\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125057 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst16\|o\[0\] " "Latch gf_mult:b2v_inst16\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst24\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst24\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125057 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst24\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst24\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125057 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst16\|o\[1\] " "Latch gf_mult:b2v_inst16\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst24\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst24\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125057 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst24\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst24\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125057 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst16\|o\[2\] " "Latch gf_mult:b2v_inst16\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst24\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst24\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125057 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst24\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst24\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125057 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst16\|o\[3\] " "Latch gf_mult:b2v_inst16\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst24\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst24\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125057 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst24\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst24\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125057 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst17\|o\[0\] " "Latch gf_mult:b2v_inst17\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst25\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst25\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125057 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst25\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst25\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125057 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst17\|o\[1\] " "Latch gf_mult:b2v_inst17\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst25\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst25\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125058 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst25\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst25\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125058 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst17\|o\[2\] " "Latch gf_mult:b2v_inst17\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst25\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst25\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125058 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst25\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst25\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125058 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst17\|o\[3\] " "Latch gf_mult:b2v_inst17\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst25\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst25\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125058 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst25\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst25\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125058 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst26\|o\[0\] " "Latch gf_mult:b2v_inst26\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst28\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst28\|q\[1\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125058 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst28\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst28\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125058 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst26\|o\[1\] " "Latch gf_mult:b2v_inst26\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst28\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst28\|q\[1\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125058 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst28\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst28\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125058 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst26\|o\[2\] " "Latch gf_mult:b2v_inst26\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst28\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst28\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125059 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst28\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst28\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125059 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst26\|o\[3\] " "Latch gf_mult:b2v_inst26\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst28\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst28\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125059 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst28\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst28\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125059 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst30\|o\[0\] " "Latch gf_mult:b2v_inst30\|o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst32\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst32\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125059 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst32\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst32\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125059 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst30\|o\[1\] " "Latch gf_mult:b2v_inst30\|o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst32\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst32\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125059 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst32\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst32\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125059 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst30\|o\[2\] " "Latch gf_mult:b2v_inst30\|o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst32\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst32\|q\[3\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125059 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst32\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst32\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125059 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gf_mult:b2v_inst30\|o\[3\] " "Latch gf_mult:b2v_inst30\|o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register4b:b2v_inst32\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal register4b:b2v_inst32\|q\[2\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125059 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR register4b:b2v_inst32\|q\[0\] " "Ports ENA and CLR on the latch are fed by the same signal register4b:b2v_inst32\|q\[0\]" {  } { { "register4b.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/register4b.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474522125059 ""}  } { { "gf_mult.vhd" "" { Text "C:/Users/owner/Documents/9o semestre/TCC 2016/LiCy/LiCy/Reed Solomon decoder/gf_mult.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474522125059 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1474522125231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1474522125891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474522125891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1474522125958 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1474522125958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1474522125958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1474522125958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "915 " "Peak virtual memory: 915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474522126042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 02:28:46 2016 " "Processing ended: Thu Sep 22 02:28:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474522126042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474522126042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474522126042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1474522126042 ""}
