
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//sssp-5.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2972432 heartbeat IPC: 3.36425 cumulative IPC: 3.36425 (Simulation time: 0 hr 0 min 41 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362863 heartbeat IPC: 2.94948 cumulative IPC: 3.14324 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9887579 heartbeat IPC: 2.83711 cumulative IPC: 3.03411 (Simulation time: 0 hr 2 min 10 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 13495723 heartbeat IPC: 2.77151 cumulative IPC: 2.9639 (Simulation time: 0 hr 2 min 58 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 13495723 (Simulation time: 0 hr 2 min 58 sec) 

Heartbeat CPU 0 instructions: 50000004 cycles: 28917960 heartbeat IPC: 0.648415 cumulative IPC: 0.648415 (Simulation time: 0 hr 3 min 54 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 43208370 heartbeat IPC: 0.69977 cumulative IPC: 0.673114 (Simulation time: 0 hr 4 min 47 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 56839465 heartbeat IPC: 0.733617 cumulative IPC: 0.692142 (Simulation time: 0 hr 5 min 46 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 70319295 heartbeat IPC: 0.741849 cumulative IPC: 0.703933 (Simulation time: 0 hr 6 min 42 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 82801546 heartbeat IPC: 0.801138 cumulative IPC: 0.72144 (Simulation time: 0 hr 7 min 41 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 94858739 heartbeat IPC: 0.82938 cumulative IPC: 0.737436 (Simulation time: 0 hr 8 min 40 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 106345002 heartbeat IPC: 0.870605 cumulative IPC: 0.75391 (Simulation time: 0 hr 9 min 36 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 117433468 heartbeat IPC: 0.901838 cumulative IPC: 0.769692 (Simulation time: 0 hr 10 min 26 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 128492940 heartbeat IPC: 0.904202 cumulative IPC: 0.782628 (Simulation time: 0 hr 11 min 15 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 139144397 heartbeat IPC: 0.938839 cumulative IPC: 0.79587 (Simulation time: 0 hr 12 min 2 sec) 
Finished CPU 0 instructions: 100000000 cycles: 125648674 cumulative IPC: 0.79587 (Simulation time: 0 hr 12 min 2 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.79587 instructions: 100000000 cycles: 125648674
cpu0_DTLB TOTAL     ACCESS:   24814851  HIT:   22876175  MISS:    1938676
cpu0_DTLB LOAD      ACCESS:   23832185  HIT:   22276901  MISS:    1555284
cpu0_DTLB RFO       ACCESS:     982666  HIT:     599274  MISS:     383392
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.7612 cycles
cpu0_DTLB MSHR FULL EVENTS: 241 MSHR MERGE EVENTS: 550287
cpu0_ITLB TOTAL     ACCESS:    8878916  HIT:    8878916  MISS:          0
cpu0_ITLB LOAD      ACCESS:    8878916  HIT:    8878916  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:      15312  HIT:      15312  MISS:          0
cpu0_L1I LOAD      ACCESS:      15312  HIT:      15312  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    1938676  HIT:    1912776  MISS:      25900
cpu0_STLB LOAD      ACCESS:    1555284  HIT:    1533869  MISS:      21415
cpu0_STLB RFO       ACCESS:     383392  HIT:     378907  MISS:       4485
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 124.273 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   19692651  HIT:   14398061  MISS:    5294590
cpu0_L1D LOAD      ACCESS:   18215767  HIT:   13239153  MISS:    4976614
cpu0_L1D RFO       ACCESS:    1451105  HIT:    1141751  MISS:     309354
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      25779  HIT:      17157  MISS:       8622
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 33.3959 cycles
cpu0_L1D MSHR FULL EVENTS: 403321 MSHR MERGE EVENTS: 2778539
cpu0_L2C TOTAL     ACCESS:    6198392  HIT:    2950421  MISS:    3247707
cpu0_L2C LOAD      ACCESS:    4976608  HIT:    1809081  MISS:    3167527
cpu0_L2C RFO       ACCESS:     309342  HIT:     230742  MISS:      78600
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     903820  HIT:     903556  MISS:        264
cpu0_L2C TRANSLATION ACCESS:       8622  HIT:       7042  MISS:       1580
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 37.0675 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    6495642  HIT:    2643857  MISS:     603848
LLC LOAD      ACCESS:    3167494  HIT:    2602329  MISS:     565165
LLC RFO       ACCESS:      78600  HIT:      39917  MISS:      38683
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3247968  HIT:         31  MISS:    3247937
LLC TRANSLATION ACCESS:       1580  HIT:       1580  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 87.3447 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     468641  ROW_BUFFER_MISS:     135207
 DBUS AVG_CONGESTED_CYCLE:    3.90475
 WQ ROW_BUFFER_HIT:        258  ROW_BUFFER_MISS:        876  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.4068% MPKI: 8.29424 Average ROB Occupancy at Mispredict: 81.4491
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.29424
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

