<div id="pf28f" class="pf w0 h0" data-page-no="28f"><div class="pc pc28f w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bg28f.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 37</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Serial Peripheral Interface (SPI)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws22c">37.1 Introduction</div><div class="t m0 x10e h8 yf1c ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya35 ff3 fs5 fc0 sc0 ls0 ws0">For the chip-specific implementation details of this module&apos;s</div><div class="t m0 x3e hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">instances see the chip configuration information.</div><div class="t m0 x9 hf y132d ff3 fs5 fc0 sc0 ls0 ws0">The serial peripheral interface (SPI) module provides for full-duplex, synchronous, serial</div><div class="t m0 x9 hf y132e ff3 fs5 fc0 sc0 ls0 ws0">communication between the MCU and peripheral devices. These peripheral devices can</div><div class="t m0 x9 hf y132f ff3 fs5 fc0 sc0 ls0 ws0">include other microcontrollers, analog-to-digital converters, shift registers, sensors, and</div><div class="t m0 x9 hf y1330 ff3 fs5 fc0 sc0 ls0 ws0">memories, among others.</div><div class="t m0 x9 hf y1331 ff3 fs5 fc0 sc0 ls0 ws0">The SPI runs at a baud rate up to the bus clock divided by two in master mode and up to</div><div class="t m0 x9 hf y1332 ff3 fs5 fc0 sc0 ls0 ws0">the bus clock divided by four in slave mode. Software can poll the status flags, or SPI</div><div class="t m0 x9 hf y39c0 ff3 fs5 fc0 sc0 ls0 ws0">operation can be interrupt driven.</div><div class="t m0 x10e h8 y39c1 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y39c2 ff3 fs5 fc0 sc0 ls0 ws0">For the actual maximum SPI baud rate, refer to the Chip</div><div class="t m0 x3e hf y39c3 ff3 fs5 fc0 sc0 ls0 ws0">Configuration details and to the device’s Data Sheet.</div><div class="t m0 x9 hf y39c4 ff3 fs5 fc0 sc0 ls0 ws0">The SPI also includes a hardware match feature for the receive data buffer.</div><div class="t m0 x9 hf ya7f ff3 fs5 fc0 sc0 ls0 ws0">The SPI includes an internal DMA interface to support continuous SPI transmission</div><div class="t m0 x9 hf ya80 ff3 fs5 fc0 sc0 ls0 ws0">through an on-chip DMA controller instead of through the CPU. This feature decreases</div><div class="t m0 x9 hf ya81 ff3 fs5 fc0 sc0 ls0 ws0">CPU loading, allowing CPU time to be used for other work.</div><div class="t m0 x9 he y39c5 ff1 fs1 fc0 sc0 ls0 ws18f">37.1.1 Features</div><div class="t m0 x9 hf y39c6 ff3 fs5 fc0 sc0 ls0 ws0">The SPI includes these distinctive features:</div><div class="t m0 x33 hf y2b20 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Master mode or slave mode operation</div><div class="t m0 x33 hf y39c7 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Full-duplex or single-wire bidirectional mode</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>655</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
