Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 13:29:11 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/mul13/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  169         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (169)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (169)
5. checking no_input_delay (25)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (169)
--------------------------
 There are 169 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src23_reg[0]/C
src23_reg[1]/C
src24_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (169)
--------------------------------------------------
 There are 169 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src23_reg[0]/D
src23_reg[1]/D
src24_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  195          inf        0.000                      0                  195           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           195 Endpoints
Min Delay           195 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.382ns  (logic 4.974ns (53.022%)  route 4.407ns (46.978%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=2, routed)           1.209     1.550    compressor/chain0_2/lut6_2_inst2/I5
    SLICE_X3Y76                                                       r  compressor/chain0_2/lut6_2_inst2/LUT6/I5
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.097     1.647 r  compressor/chain0_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.647    compressor/chain0_2/prop[2]
    SLICE_X3Y76                                                       r  compressor/chain0_2/carry4_inst0/S[2]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.948 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.948    compressor/chain0_2/carryout[3]
    SLICE_X3Y77                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.107 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           0.605     2.712    compressor/chain1_2/src0[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/lut5_prop1/I0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.224     2.936 r  compressor/chain1_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.936    compressor/chain1_2/prop[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/carry4_inst0/S[1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.338 r  compressor/chain1_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.338    compressor/chain1_2/carryout[3]
    SLICE_X2Y77                                                       r  compressor/chain1_2/carry4_inst1/CI
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.561 r  compressor/chain1_2/carry4_inst1/O[1]
                         net (fo=2, routed)           0.953     4.514    compressor/chain2_0/lut6_2_inst14_0[5]
    SLICE_X0Y76                                                       r  compressor/chain2_0/lut2_prop11/I1
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.216     4.730 r  compressor/chain2_0/lut2_prop11/O
                         net (fo=1, routed)           0.000     4.730    compressor/chain2_0/prop[11]
    SLICE_X0Y76                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.029 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.029    compressor/chain2_0/carryout[11]
    SLICE_X0Y77                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.118 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.118    compressor/chain2_0/carryout[15]
    SLICE_X0Y78                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.348 r  compressor/chain2_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.640     6.988    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.393     9.382 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.382    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.363ns  (logic 4.915ns (52.489%)  route 4.448ns (47.511%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=2, routed)           1.209     1.550    compressor/chain0_2/lut6_2_inst2/I5
    SLICE_X3Y76                                                       r  compressor/chain0_2/lut6_2_inst2/LUT6/I5
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.097     1.647 r  compressor/chain0_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.647    compressor/chain0_2/prop[2]
    SLICE_X3Y76                                                       r  compressor/chain0_2/carry4_inst0/S[2]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.948 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.948    compressor/chain0_2/carryout[3]
    SLICE_X3Y77                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.107 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           0.605     2.712    compressor/chain1_2/src0[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/lut5_prop1/I0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.224     2.936 r  compressor/chain1_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.936    compressor/chain1_2/prop[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/carry4_inst0/S[1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.338 r  compressor/chain1_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.338    compressor/chain1_2/carryout[3]
    SLICE_X2Y77                                                       r  compressor/chain1_2/carry4_inst1/CI
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.561 r  compressor/chain1_2/carry4_inst1/O[1]
                         net (fo=2, routed)           0.953     4.514    compressor/chain2_0/lut6_2_inst14_0[5]
    SLICE_X0Y76                                                       r  compressor/chain2_0/lut2_prop11/I1
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.216     4.730 r  compressor/chain2_0/lut2_prop11/O
                         net (fo=1, routed)           0.000     4.730    compressor/chain2_0/prop[11]
    SLICE_X0Y76                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.029 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.029    compressor/chain2_0/carryout[11]
    SLICE_X0Y77                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.259 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.681     6.940    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.423     9.363 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.363    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.346ns  (logic 4.670ns (49.965%)  route 4.676ns (50.035%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=2, routed)           1.575     1.916    compressor/chain0_0/lut6_2_inst2/I5
    SLICE_X1Y73                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I5
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.097     2.013 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     2.013    compressor/chain0_0/lut6_2_inst2_n_1
    SLICE_X1Y73                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.314 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.674     2.988    compressor/chain1_1/lut6_2_inst1/I5
    SLICE_X1Y75                                                       r  compressor/chain1_1/lut6_2_inst1/LUT6/I5
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.097     3.085 r  compressor/chain1_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.085    compressor/chain1_1/prop[1]
    SLICE_X1Y75                                                       r  compressor/chain1_1/carry4_inst0/S[1]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.497 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.497    compressor/chain1_1/carryout[3]
    SLICE_X1Y76                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.656 r  compressor/chain1_1/carry4_inst1/O[0]
                         net (fo=2, routed)           0.593     4.249    compressor/chain2_0/lut4_gene17_0[4]
    SLICE_X0Y75                                                       r  compressor/chain2_0/lut4_prop5/I3
    SLICE_X0Y75          LUT4 (Prop_lut4_I3_O)        0.224     4.473 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.473    compressor/chain2_0/prop[5]
    SLICE_X0Y75                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.885 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.885    compressor/chain2_0/carryout[7]
    SLICE_X0Y76                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.115 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.835     6.949    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.397     9.346 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.346    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.316ns  (logic 4.857ns (52.139%)  route 4.459ns (47.861%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=2, routed)           1.209     1.550    compressor/chain0_2/lut6_2_inst2/I5
    SLICE_X3Y76                                                       r  compressor/chain0_2/lut6_2_inst2/LUT6/I5
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.097     1.647 r  compressor/chain0_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.647    compressor/chain0_2/prop[2]
    SLICE_X3Y76                                                       r  compressor/chain0_2/carry4_inst0/S[2]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.948 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.948    compressor/chain0_2/carryout[3]
    SLICE_X3Y77                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.107 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           0.605     2.712    compressor/chain1_2/src0[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/lut5_prop1/I0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.224     2.936 r  compressor/chain1_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.936    compressor/chain1_2/prop[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/carry4_inst0/S[1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.338 r  compressor/chain1_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.338    compressor/chain1_2/carryout[3]
    SLICE_X2Y77                                                       r  compressor/chain1_2/carry4_inst1/CI
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.561 r  compressor/chain1_2/carry4_inst1/O[1]
                         net (fo=2, routed)           0.953     4.514    compressor/chain2_0/lut6_2_inst14_0[5]
    SLICE_X0Y76                                                       r  compressor/chain2_0/lut2_prop11/I1
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.216     4.730 r  compressor/chain2_0/lut2_prop11/O
                         net (fo=1, routed)           0.000     4.730    compressor/chain2_0/prop[11]
    SLICE_X0Y76                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.029 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.029    compressor/chain2_0/carryout[11]
    SLICE_X0Y77                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.210 r  compressor/chain2_0/carry4_inst3/O[2]
                         net (fo=1, routed)           1.691     6.902    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.414     9.316 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.316    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.314ns  (logic 4.986ns (53.532%)  route 4.328ns (46.468%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=2, routed)           1.209     1.550    compressor/chain0_2/lut6_2_inst2/I5
    SLICE_X3Y76                                                       r  compressor/chain0_2/lut6_2_inst2/LUT6/I5
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.097     1.647 r  compressor/chain0_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.647    compressor/chain0_2/prop[2]
    SLICE_X3Y76                                                       r  compressor/chain0_2/carry4_inst0/S[2]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.948 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.948    compressor/chain0_2/carryout[3]
    SLICE_X3Y77                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.107 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           0.605     2.712    compressor/chain1_2/src0[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/lut5_prop1/I0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.224     2.936 r  compressor/chain1_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.936    compressor/chain1_2/prop[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/carry4_inst0/S[1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.338 r  compressor/chain1_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.338    compressor/chain1_2/carryout[3]
    SLICE_X2Y77                                                       r  compressor/chain1_2/carry4_inst1/CI
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.561 r  compressor/chain1_2/carry4_inst1/O[1]
                         net (fo=2, routed)           0.953     4.514    compressor/chain2_0/lut6_2_inst14_0[5]
    SLICE_X0Y76                                                       r  compressor/chain2_0/lut2_prop11/I1
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.216     4.730 r  compressor/chain2_0/lut2_prop11/O
                         net (fo=1, routed)           0.000     4.730    compressor/chain2_0/prop[11]
    SLICE_X0Y76                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.029 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.029    compressor/chain2_0/carryout[11]
    SLICE_X0Y77                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.118 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.118    compressor/chain2_0/carryout[15]
    SLICE_X0Y78                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.352 r  compressor/chain2_0/carry4_inst4/O[3]
                         net (fo=1, routed)           1.561     6.913    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.401     9.314 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.314    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.301ns  (logic 4.835ns (51.980%)  route 4.466ns (48.020%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=2, routed)           1.209     1.550    compressor/chain0_2/lut6_2_inst2/I5
    SLICE_X3Y76                                                       r  compressor/chain0_2/lut6_2_inst2/LUT6/I5
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.097     1.647 r  compressor/chain0_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.647    compressor/chain0_2/prop[2]
    SLICE_X3Y76                                                       r  compressor/chain0_2/carry4_inst0/S[2]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.948 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.948    compressor/chain0_2/carryout[3]
    SLICE_X3Y77                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.107 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           0.605     2.712    compressor/chain1_2/src0[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/lut5_prop1/I0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.224     2.936 r  compressor/chain1_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.936    compressor/chain1_2/prop[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/carry4_inst0/S[1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.338 r  compressor/chain1_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.338    compressor/chain1_2/carryout[3]
    SLICE_X2Y77                                                       r  compressor/chain1_2/carry4_inst1/CI
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.561 r  compressor/chain1_2/carry4_inst1/O[1]
                         net (fo=2, routed)           0.953     4.514    compressor/chain2_0/lut6_2_inst14_0[5]
    SLICE_X0Y76                                                       r  compressor/chain2_0/lut2_prop11/I1
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.216     4.730 r  compressor/chain2_0/lut2_prop11/O
                         net (fo=1, routed)           0.000     4.730    compressor/chain2_0/prop[11]
    SLICE_X0Y76                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.029 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.029    compressor/chain2_0/carryout[11]
    SLICE_X0Y77                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.188 r  compressor/chain2_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.699     6.887    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414     9.301 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.301    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.280ns  (logic 4.600ns (49.562%)  route 4.681ns (50.438%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=2, routed)           1.575     1.916    compressor/chain0_0/lut6_2_inst2/I5
    SLICE_X1Y73                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I5
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.097     2.013 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     2.013    compressor/chain0_0/lut6_2_inst2_n_1
    SLICE_X1Y73                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.314 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.674     2.988    compressor/chain1_1/lut6_2_inst1/I5
    SLICE_X1Y75                                                       r  compressor/chain1_1/lut6_2_inst1/LUT6/I5
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.097     3.085 r  compressor/chain1_1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.085    compressor/chain1_1/prop[1]
    SLICE_X1Y75                                                       r  compressor/chain1_1/carry4_inst0/S[1]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.497 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.497    compressor/chain1_1/carryout[3]
    SLICE_X1Y76                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.656 r  compressor/chain1_1/carry4_inst1/O[0]
                         net (fo=2, routed)           0.593     4.249    compressor/chain2_0/lut4_gene17_0[4]
    SLICE_X0Y75                                                       r  compressor/chain2_0/lut4_prop5/I3
    SLICE_X0Y75          LUT4 (Prop_lut4_I3_O)        0.224     4.473 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.473    compressor/chain2_0/prop[5]
    SLICE_X0Y75                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.885 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.885    compressor/chain2_0/carryout[7]
    SLICE_X0Y76                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.044 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.839     6.883    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.398     9.280 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.280    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.247ns  (logic 4.909ns (53.085%)  route 4.338ns (46.915%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=2, routed)           1.209     1.550    compressor/chain0_2/lut6_2_inst2/I5
    SLICE_X3Y76                                                       r  compressor/chain0_2/lut6_2_inst2/LUT6/I5
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.097     1.647 r  compressor/chain0_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.647    compressor/chain0_2/prop[2]
    SLICE_X3Y76                                                       r  compressor/chain0_2/carry4_inst0/S[2]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.948 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.948    compressor/chain0_2/carryout[3]
    SLICE_X3Y77                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.107 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           0.605     2.712    compressor/chain1_2/src0[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/lut5_prop1/I0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.224     2.936 r  compressor/chain1_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.936    compressor/chain1_2/prop[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/carry4_inst0/S[1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.338 r  compressor/chain1_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.338    compressor/chain1_2/carryout[3]
    SLICE_X2Y77                                                       r  compressor/chain1_2/carry4_inst1/CI
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.561 r  compressor/chain1_2/carry4_inst1/O[1]
                         net (fo=2, routed)           0.953     4.514    compressor/chain2_0/lut6_2_inst14_0[5]
    SLICE_X0Y76                                                       r  compressor/chain2_0/lut2_prop11/I1
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.216     4.730 r  compressor/chain2_0/lut2_prop11/O
                         net (fo=1, routed)           0.000     4.730    compressor/chain2_0/prop[11]
    SLICE_X0Y76                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.029 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.029    compressor/chain2_0/carryout[11]
    SLICE_X0Y77                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.118 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.118    compressor/chain2_0/carryout[15]
    SLICE_X0Y78                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.277 r  compressor/chain2_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.571     6.848    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.399     9.247 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.247    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.233ns  (logic 4.707ns (50.982%)  route 4.526ns (49.018%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=2, routed)           1.209     1.550    compressor/chain0_2/lut6_2_inst2/I5
    SLICE_X3Y76                                                       r  compressor/chain0_2/lut6_2_inst2/LUT6/I5
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.097     1.647 r  compressor/chain0_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.647    compressor/chain0_2/prop[2]
    SLICE_X3Y76                                                       r  compressor/chain0_2/carry4_inst0/S[2]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.948 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.948    compressor/chain0_2/carryout[3]
    SLICE_X3Y77                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.107 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           0.605     2.712    compressor/chain1_2/src0[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/lut5_prop1/I0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.224     2.936 r  compressor/chain1_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.936    compressor/chain1_2/prop[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/carry4_inst0/S[1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.338 r  compressor/chain1_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.338    compressor/chain1_2/carryout[3]
    SLICE_X2Y77                                                       r  compressor/chain1_2/carry4_inst1/CI
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.561 r  compressor/chain1_2/carry4_inst1/O[1]
                         net (fo=2, routed)           0.953     4.514    compressor/chain2_0/lut6_2_inst14_0[5]
    SLICE_X0Y76                                                       r  compressor/chain2_0/lut2_prop11/I1
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.216     4.730 r  compressor/chain2_0/lut2_prop11/O
                         net (fo=1, routed)           0.000     4.730    compressor/chain2_0/prop[11]
    SLICE_X0Y76                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.029 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.029    compressor/chain2_0/carryout[11]
    SLICE_X0Y77                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.118 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.118    compressor/chain2_0/carryout[15]
    SLICE_X0Y78                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.207 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           1.758     6.966    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.267     9.233 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.233    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.228ns  (logic 4.936ns (53.495%)  route 4.291ns (46.505%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  src9_reg[0]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[0]/Q
                         net (fo=2, routed)           1.209     1.550    compressor/chain0_2/lut6_2_inst2/I5
    SLICE_X3Y76                                                       r  compressor/chain0_2/lut6_2_inst2/LUT6/I5
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.097     1.647 r  compressor/chain0_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.647    compressor/chain0_2/prop[2]
    SLICE_X3Y76                                                       r  compressor/chain0_2/carry4_inst0/S[2]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.948 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.948    compressor/chain0_2/carryout[3]
    SLICE_X3Y77                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.107 r  compressor/chain0_2/carry4_inst1/O[0]
                         net (fo=4, routed)           0.605     2.712    compressor/chain1_2/src0[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/lut5_prop1/I0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.224     2.936 r  compressor/chain1_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.936    compressor/chain1_2/prop[1]
    SLICE_X2Y76                                                       r  compressor/chain1_2/carry4_inst0/S[1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.338 r  compressor/chain1_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.338    compressor/chain1_2/carryout[3]
    SLICE_X2Y77                                                       r  compressor/chain1_2/carry4_inst1/CI
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.561 r  compressor/chain1_2/carry4_inst1/O[1]
                         net (fo=2, routed)           0.953     4.514    compressor/chain2_0/lut6_2_inst14_0[5]
    SLICE_X0Y76                                                       r  compressor/chain2_0/lut2_prop11/I1
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.216     4.730 r  compressor/chain2_0/lut2_prop11/O
                         net (fo=1, routed)           0.000     4.730    compressor/chain2_0/prop[11]
    SLICE_X0Y76                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.029 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.029    compressor/chain2_0/carryout[11]
    SLICE_X0Y77                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.118 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.118    compressor/chain2_0/carryout[15]
    SLICE_X0Y78                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.299 r  compressor/chain2_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.524     6.823    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.404     9.228 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.228    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src14_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.459%)  route 0.121ns (48.541%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE                         0.000     0.000 r  src14_reg[3]/C
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[3]/Q
                         net (fo=5, routed)           0.121     0.249    src14[3]
    SLICE_X5Y76          FDRE                                         r  src14_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.850%)  route 0.111ns (44.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[5]/Q
                         net (fo=3, routed)           0.111     0.252    src6[5]
    SLICE_X5Y74          FDRE                                         r  src6_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE                         0.000     0.000 r  src16_reg[4]/C
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[4]/Q
                         net (fo=5, routed)           0.126     0.254    src16[4]
    SLICE_X4Y77          FDRE                                         r  src16_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.564%)  route 0.113ns (44.436%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  src11_reg[6]/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[6]/Q
                         net (fo=2, routed)           0.113     0.254    src11[6]
    SLICE_X5Y77          FDRE                                         r  src11_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.564%)  route 0.113ns (44.436%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE                         0.000     0.000 r  src12_reg[7]/C
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[7]/Q
                         net (fo=2, routed)           0.113     0.254    src12[7]
    SLICE_X7Y77          FDRE                                         r  src12_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.370%)  route 0.126ns (49.630%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  src14_reg[1]/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[1]/Q
                         net (fo=5, routed)           0.126     0.254    src14[1]
    SLICE_X5Y75          FDRE                                         r  src14_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (49.045%)  route 0.133ns (50.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE                         0.000     0.000 r  src8_reg[4]/C
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[4]/Q
                         net (fo=5, routed)           0.133     0.261    src8[4]
    SLICE_X5Y74          FDRE                                         r  src8_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.596%)  route 0.122ns (46.404%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE                         0.000     0.000 r  src17_reg[5]/C
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src17_reg[5]/Q
                         net (fo=5, routed)           0.122     0.263    src17[5]
    SLICE_X4Y77          FDRE                                         r  src17_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.297%)  route 0.124ns (46.703%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE                         0.000     0.000 r  src18_reg[3]/C
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src18_reg[3]/Q
                         net (fo=5, routed)           0.124     0.265    src18[3]
    SLICE_X2Y78          FDRE                                         r  src18_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.350%)  route 0.137ns (51.650%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE                         0.000     0.000 r  src12_reg[4]/C
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[4]/Q
                         net (fo=5, routed)           0.137     0.265    src12[4]
    SLICE_X5Y75          FDRE                                         r  src12_reg[5]/D
  -------------------------------------------------------------------    -------------------





