{
    "nl": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/50-openroad-fillinsertion/PC_Adder.nl.v",
    "pnl": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/50-openroad-fillinsertion/PC_Adder.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/50-openroad-fillinsertion/PC_Adder.def",
    "lef": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/56-magic-writelef/PC_Adder.lef",
    "openroad-lef": null,
    "odb": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/50-openroad-fillinsertion/PC_Adder.odb",
    "sdc": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/50-openroad-fillinsertion/PC_Adder.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/nom_tt_025C_1v80/PC_Adder__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/nom_ss_100C_1v60/PC_Adder__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/nom_ff_n40C_1v95/PC_Adder__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/min_tt_025C_1v80/PC_Adder__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/min_ss_100C_1v60/PC_Adder__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/min_ff_n40C_1v95/PC_Adder__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/max_tt_025C_1v80/PC_Adder__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/max_ss_100C_1v60/PC_Adder__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/max_ff_n40C_1v95/PC_Adder__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/51-openroad-rcx/nom/PC_Adder.nom.spef",
        "min_*": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/51-openroad-rcx/min/PC_Adder.min.spef",
        "max_*": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/51-openroad-rcx/max/PC_Adder.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/nom_tt_025C_1v80/PC_Adder__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/nom_ss_100C_1v60/PC_Adder__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/nom_ff_n40C_1v95/PC_Adder__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/min_tt_025C_1v80/PC_Adder__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/min_ss_100C_1v60/PC_Adder__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/min_ff_n40C_1v95/PC_Adder__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/max_tt_025C_1v80/PC_Adder__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/max_ss_100C_1v60/PC_Adder__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/52-openroad-stapostpnr/max_ff_n40C_1v95/PC_Adder__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/54-magic-streamout/PC_Adder.mag",
    "gds": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/54-magic-streamout/PC_Adder.gds",
    "mag_gds": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/54-magic-streamout/PC_Adder.magic.gds",
    "klayout_gds": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/55-klayout-streamout/PC_Adder.klayout.gds",
    "json_h": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/05-yosys-jsonheader/PC_Adder.h.json",
    "vh": "/home/vu/RISCV_Pipeline_Core/src/runs/RUN_2025-04-26_14-07-18/28-odb-writeverilogheader/PC_Adder.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 627,
        "design__instance__area": 2070.74,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 5.577776755671948e-05,
        "power__switching__total": 0.0001180770923383534,
        "power__leakage__total": 3.486329447355274e-09,
        "power__total": 0.00017385835235472769,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.2033155923389725,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 2.88573351160555,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.617885760045937,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 0.10795542543247906,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 4.046450844485617,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.918669943897098,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.043377302977318,
        "timing__setup__ws": 0.05595435384518539,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 150.0 200.0",
        "design__core__bbox": "5.52 10.88 144.44 187.68",
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__io": 98,
        "design__die__area": 30000,
        "design__core__area": 24561.1,
        "design__instance__count__stdcell": 627,
        "design__instance__area__stdcell": 2070.74,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0843097,
        "design__instance__utilization__stdcell": 0.0843097,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 96,
        "design__io__hpwl": 5591636,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 6212,
        "design__violations": 0,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "route__net": 356,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 49,
        "route__wirelength__iter:1": 5950,
        "route__drc_errors__iter:2": 24,
        "route__wirelength__iter:2": 5877,
        "route__drc_errors__iter:3": 11,
        "route__wirelength__iter:3": 5871,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 5875,
        "route__drc_errors": 0,
        "route__wirelength": 5875,
        "route__vias": 1680,
        "route__vias__singlecut": 1680,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 134.22,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.198770783236831,
        "timing__setup__ws__corner:min_tt_025C_1v80": 2.9169818497404134,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.6102873934505055,
        "timing__setup__ws__corner:min_ss_100C_1v60": 0.16280754982764342,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 4.043377302977318,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 3.939507054301787,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.209518630597592,
        "timing__setup__ws__corner:max_tt_025C_1v80": 2.8574734498482823,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.628637160120477,
        "timing__setup__ws__corner:max_ss_100C_1v60": 0.05595435384518539,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 4.050736749571093,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 3.8946993399390863,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 0,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79991,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79998,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 8.99146e-05,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 9.18214e-05,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.89079e-05,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 9.18214e-05,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 2e-05,
        "ir__drop__worst": 8.99e-05
    }
}