

================================================================
== Vivado HLS Report for 'convolve_Loop_BUFFER_RESET_proc'
================================================================
* Date:           Fri Nov 25 23:36:28 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        convolution_layer_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  299607|  299607|  299607|  299607|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- BUFFER_RESET   |     117|     117|         1|          1|          1|   117|    yes   |
        |- SCAN_LINE      |  299488|  299488|       382|          -|          -|   784|    no    |
        | + BUFFER_SHIFT  |     234|     234|         2|          2|          2|   117|    yes   |
        | + SCAN_LINE.2   |     136|     136|        17|          5|          1|    25|    yes   |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 2, depth = 2
  * Pipeline-2: initiation interval (II) = 5, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 31
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 2, D = 2, States = { 4 5 }
  Pipeline-2: II = 5, D = 17, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond7_i_i)
	2  / (!exitcond7_i_i)
3 --> 
	4  / (!exitcond6)
4 --> 
	6  / (exitcond5)
	5  / (!exitcond5)
5 --> 
	4  / true
6 --> 
	23  / (exitcond_flatten)
	7  / (!exitcond_flatten)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	6  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: empty [1/1] 0.00ns
newFuncRoot:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %image_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [8 x i8]* @ap_fifo_str)

ST_1: empty_13 [1/1] 0.00ns
newFuncRoot:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecInterface(float* %conv_output_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [8 x i8]* @ap_fifo_str)

ST_1: linebuff [1/1] 2.39ns
newFuncRoot:2  %linebuff = alloca [117 x i8], align 16

ST_1: stg_35 [1/1] 1.57ns
newFuncRoot:3  br label %0


 <State 2>: 3.54ns
ST_2: pos_0_i_i [1/1] 0.00ns
:0  %pos_0_i_i = phi i7 [ 0, %newFuncRoot ], [ %pos, %1 ]

ST_2: exitcond7_i_i [1/1] 1.97ns
:1  %exitcond7_i_i = icmp eq i7 %pos_0_i_i, -11

ST_2: pos [1/1] 1.72ns
:2  %pos = add i7 %pos_0_i_i, 1

ST_2: stg_39 [1/1] 1.57ns
:3  br i1 %exitcond7_i_i, label %.preheader9, label %1

ST_2: empty_14 [1/1] 0.00ns
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 117, i64 117, i64 117)

ST_2: stg_41 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str1) nounwind

ST_2: tmp [1/1] 0.00ns
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1)

ST_2: stg_43 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_2: tmp_i [1/1] 0.00ns
:4  %tmp_i = zext i7 %pos_0_i_i to i64

ST_2: linebuff_addr [1/1] 0.00ns
:5  %linebuff_addr = getelementptr inbounds [117 x i8]* %linebuff, i64 0, i64 %tmp_i

ST_2: stg_46 [1/1] 2.39ns
:6  store i8 0, i8* %linebuff_addr, align 1

ST_2: empty_15 [1/1] 0.00ns
:7  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1, i32 %tmp)

ST_2: stg_48 [1/1] 0.00ns
:8  br label %0


 <State 3>: 6.33ns
ST_3: t [1/1] 0.00ns
.preheader9:0  %t = phi i32 [ %p_t, %._crit_edge10 ], [ 0, %0 ]

ST_3: pixels_read [1/1] 0.00ns
.preheader9:1  %pixels_read = phi i10 [ %pixels_read_1, %._crit_edge10 ], [ 0, %0 ]

ST_3: exitcond6 [1/1] 2.07ns
.preheader9:2  %exitcond6 = icmp eq i10 %pixels_read, -240

ST_3: pixels_read_1 [1/1] 1.84ns
.preheader9:3  %pixels_read_1 = add i10 %pixels_read, 1

ST_3: stg_53 [1/1] 0.00ns
.preheader9:4  br i1 %exitcond6, label %.exitStub, label %4

ST_3: pixels_read_cast9 [1/1] 0.00ns
:0  %pixels_read_cast9 = zext i10 %pixels_read to i32

ST_3: empty_19 [1/1] 0.00ns
:1  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_3: stg_56 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind

ST_3: tmp_2 [1/1] 0.00ns
:3  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2)

ST_3: read [1/1] 4.38ns
:4  %read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %image_V)

ST_3: m [1/1] 2.44ns
:5  %m = sub nsw i32 %pixels_read_cast9, %t

ST_3: tmp_4 [1/1] 2.52ns
:6  %tmp_4 = icmp sgt i32 %m, 27

ST_3: t_1 [1/1] 2.44ns
:7  %t_1 = add nsw i32 %t, 28

ST_3: p_t [1/1] 1.37ns
:8  %p_t = select i1 %tmp_4, i32 %t_1, i32 %t

ST_3: stg_63 [1/1] 1.57ns
:9  br label %3

ST_3: stg_64 [1/1] 0.00ns
.exitStub:0  ret void


 <State 4>: 4.11ns
ST_4: pos1 [1/1] 0.00ns
:0  %pos1 = phi i7 [ 0, %4 ], [ %pos_1, %_ifconv ]

ST_4: exitcond5 [1/1] 1.97ns
:1  %exitcond5 = icmp eq i7 %pos1, -11

ST_4: pos_1 [1/1] 1.72ns
:2  %pos_1 = add i7 %pos1, 1

ST_4: stg_68 [1/1] 1.57ns
:3  br i1 %exitcond5, label %.preheader, label %_ifconv

ST_4: tmp_8 [1/1] 0.00ns
_ifconv:5  %tmp_8 = zext i7 %pos_1 to i64

ST_4: linebuff_addr_1 [1/1] 0.00ns
_ifconv:6  %linebuff_addr_1 = getelementptr inbounds [117 x i8]* %linebuff, i64 0, i64 %tmp_8

ST_4: linebuff_load [2/2] 2.39ns
_ifconv:7  %linebuff_load = load i8* %linebuff_addr_1, align 1


 <State 5>: 6.15ns
ST_5: empty_20 [1/1] 0.00ns
_ifconv:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 117, i64 117, i64 117)

ST_5: stg_73 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

ST_5: tmp_3 [1/1] 0.00ns
_ifconv:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3)

ST_5: stg_75 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_5: tmp_6 [1/1] 1.97ns
_ifconv:4  %tmp_6 = icmp ult i7 %pos1, -12

ST_5: linebuff_load [1/2] 2.39ns
_ifconv:7  %linebuff_load = load i8* %linebuff_addr_1, align 1

ST_5: tmp_9 [1/1] 1.37ns
_ifconv:8  %tmp_9 = select i1 %tmp_6, i8 %linebuff_load, i8 %read

ST_5: tmp_s [1/1] 0.00ns
_ifconv:9  %tmp_s = zext i7 %pos1 to i64

ST_5: linebuff_addr_2 [1/1] 0.00ns
_ifconv:10  %linebuff_addr_2 = getelementptr inbounds [117 x i8]* %linebuff, i64 0, i64 %tmp_s

ST_5: stg_81 [1/1] 2.39ns
_ifconv:11  store i8 %tmp_9, i8* %linebuff_addr_2, align 1

ST_5: empty_21 [1/1] 0.00ns
_ifconv:12  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_3)

ST_5: stg_83 [1/1] 0.00ns
_ifconv:13  br label %3


 <State 6>: 8.12ns
ST_6: indvar_flatten [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i5 [ %indvar_flatten_next, %.preheader8 ], [ 0, %3 ]

ST_6: i [1/1] 0.00ns
.preheader:1  %i = phi i3 [ %i_mid2, %.preheader8 ], [ 0, %3 ]

ST_6: p_02_1 [1/1] 0.00ns
.preheader:2  %p_02_1 = phi float [ %output, %.preheader8 ], [ 0.000000e+00, %3 ]

ST_6: j [1/1] 0.00ns
.preheader:3  %j = phi i3 [ %j_1, %.preheader8 ], [ 0, %3 ]

ST_6: exitcond_flatten [1/1] 1.91ns
.preheader:4  %exitcond_flatten = icmp eq i5 %indvar_flatten, -7

ST_6: indvar_flatten_next [1/1] 1.72ns
.preheader:5  %indvar_flatten_next = add i5 %indvar_flatten, 1

ST_6: stg_90 [1/1] 0.00ns
.preheader:6  br i1 %exitcond_flatten, label %2, label %.preheader8

ST_6: exitcond [1/1] 1.62ns
.preheader8:1  %exitcond = icmp eq i3 %j, -3

ST_6: j_mid2 [1/1] 1.37ns
.preheader8:2  %j_mid2 = select i1 %exitcond, i3 0, i3 %j

ST_6: i_s [1/1] 0.80ns
.preheader8:3  %i_s = add i3 %i, 1

ST_6: i_mid2 [1/1] 1.37ns
.preheader8:4  %i_mid2 = select i1 %exitcond, i3 %i_s, i3 %i

ST_6: i_cast7_cast [1/1] 0.00ns
.preheader8:5  %i_cast7_cast = zext i3 %i_mid2 to i4

ST_6: p_shl2 [1/1] 0.00ns
.preheader8:6  %p_shl2 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i_mid2, i5 0)

ST_6: p_shl2_cast [1/1] 0.00ns
.preheader8:7  %p_shl2_cast = zext i8 %p_shl2 to i9

ST_6: p_shl3 [1/1] 0.00ns
.preheader8:8  %p_shl3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_mid2, i2 0)

ST_6: p_shl3_cast [1/1] 0.00ns
.preheader8:9  %p_shl3_cast = zext i5 %p_shl3 to i9

ST_6: tmp_12 [1/1] 1.37ns
.preheader8:10  %tmp_12 = sub i9 %p_shl2_cast, %p_shl3_cast

ST_6: j_cast4_cast [1/1] 0.00ns
.preheader8:11  %j_cast4_cast = zext i3 %j_mid2 to i4

ST_6: j_cast5 [1/1] 0.00ns
.preheader8:12  %j_cast5 = zext i3 %j_mid2 to i9

ST_6: tmp_16 [1/1] 1.37ns
.preheader8:15  %tmp_16 = add i9 %j_cast5, %tmp_12

ST_6: tmp_16_cast [1/1] 0.00ns
.preheader8:16  %tmp_16_cast = sext i9 %tmp_16 to i32

ST_6: tmp_17 [1/1] 0.00ns
.preheader8:17  %tmp_17 = zext i32 %tmp_16_cast to i64

ST_6: linebuff_addr_3 [1/1] 0.00ns
.preheader8:18  %linebuff_addr_3 = getelementptr inbounds [117 x i8]* %linebuff, i64 0, i64 %tmp_17

ST_6: linebuff_load_1 [2/2] 2.39ns
.preheader8:19  %linebuff_load_1 = load i8* %linebuff_addr_3, align 1

ST_6: tmp2 [1/1] 0.80ns
.preheader8:22  %tmp2 = add i4 %j_cast4_cast, %i_cast7_cast

ST_6: tmp2_cast [1/1] 0.00ns
.preheader8:23  %tmp2_cast = zext i4 %tmp2 to i5

ST_6: tmp_20 [1/1] 1.72ns
.preheader8:24  %tmp_20 = add i5 %p_shl3, %tmp2_cast

ST_6: j_1 [1/1] 0.80ns
.preheader8:31  %j_1 = add i3 %j_mid2, 1


 <State 7>: 2.39ns
ST_7: linebuff_load_1 [1/2] 2.39ns
.preheader8:19  %linebuff_load_1 = load i8* %linebuff_addr_3, align 1


 <State 8>: 6.41ns
ST_8: tmp_18 [1/1] 0.00ns
.preheader8:20  %tmp_18 = zext i8 %linebuff_load_1 to i32

ST_8: tmp_19 [6/6] 6.41ns
.preheader8:21  %tmp_19 = sitofp i32 %tmp_18 to float


 <State 9>: 6.41ns
ST_9: tmp_19 [5/6] 6.41ns
.preheader8:21  %tmp_19 = sitofp i32 %tmp_18 to float


 <State 10>: 6.41ns
ST_10: tmp_19 [4/6] 6.41ns
.preheader8:21  %tmp_19 = sitofp i32 %tmp_18 to float


 <State 11>: 6.41ns
ST_11: tmp_19 [3/6] 6.41ns
.preheader8:21  %tmp_19 = sitofp i32 %tmp_18 to float


 <State 12>: 6.41ns
ST_12: tmp_19 [2/6] 6.41ns
.preheader8:21  %tmp_19 = sitofp i32 %tmp_18 to float


 <State 13>: 6.41ns
ST_13: tmp_19 [1/6] 6.41ns
.preheader8:21  %tmp_19 = sitofp i32 %tmp_18 to float

ST_13: tmp_21 [1/1] 0.00ns
.preheader8:25  %tmp_21 = zext i5 %tmp_20 to i64

ST_13: weights_addr [1/1] 0.00ns
.preheader8:26  %weights_addr = getelementptr [25 x float]* %weights, i64 0, i64 %tmp_21

ST_13: weights_load [2/2] 2.39ns
.preheader8:27  %weights_load = load float* %weights_addr, align 4


 <State 14>: 8.09ns
ST_14: weights_load [1/2] 2.39ns
.preheader8:27  %weights_load = load float* %weights_addr, align 4

ST_14: tmp_22 [4/4] 5.70ns
.preheader8:28  %tmp_22 = fmul float %tmp_19, %weights_load


 <State 15>: 5.70ns
ST_15: tmp_22 [3/4] 5.70ns
.preheader8:28  %tmp_22 = fmul float %tmp_19, %weights_load


 <State 16>: 5.70ns
ST_16: tmp_22 [2/4] 5.70ns
.preheader8:28  %tmp_22 = fmul float %tmp_19, %weights_load


 <State 17>: 5.70ns
ST_17: tmp_22 [1/4] 5.70ns
.preheader8:28  %tmp_22 = fmul float %tmp_19, %weights_load


 <State 18>: 7.26ns
ST_18: output [5/5] 7.26ns
.preheader8:29  %output = fadd float %p_02_1, %tmp_22


 <State 19>: 7.26ns
ST_19: output [4/5] 7.26ns
.preheader8:29  %output = fadd float %p_02_1, %tmp_22


 <State 20>: 7.26ns
ST_20: output [3/5] 7.26ns
.preheader8:29  %output = fadd float %p_02_1, %tmp_22


 <State 21>: 7.26ns
ST_21: output [2/5] 7.26ns
.preheader8:29  %output = fadd float %p_02_1, %tmp_22


 <State 22>: 7.26ns
ST_22: empty_17 [1/1] 0.00ns
.preheader8:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

ST_22: tmp_25 [1/1] 0.00ns
.preheader8:13  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_22: stg_134 [1/1] 0.00ns
.preheader8:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_22: output [1/5] 7.26ns
.preheader8:29  %output = fadd float %p_02_1, %tmp_22

ST_22: empty_18 [1/1] 0.00ns
.preheader8:30  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_25)

ST_22: stg_137 [1/1] 0.00ns
.preheader8:32  br label %.preheader


 <State 23>: 8.16ns
ST_23: input_assign_to_int [1/1] 0.00ns
:0  %input_assign_to_int = bitcast float %p_02_1 to i32

ST_23: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_assign_to_int, i32 23, i32 30)

ST_23: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = trunc i32 %input_assign_to_int to i23

ST_23: notlhs [1/1] 2.00ns
:3  %notlhs = icmp ne i8 %tmp_7, -1

ST_23: notrhs [1/1] 2.39ns
:4  %notrhs = icmp eq i23 %tmp_1, 0

ST_23: tmp_10 [1/1] 1.37ns
:5  %tmp_10 = or i1 %notrhs, %notlhs

ST_23: tmp_11 [1/1] 6.79ns
:6  %tmp_11 = fcmp ogt float %p_02_1, 0.000000e+00

ST_23: tmp_13 [1/1] 1.37ns
:7  %tmp_13 = and i1 %tmp_10, %tmp_11

ST_23: tmp_5 [1/1] 2.07ns
:29  %tmp_5 = icmp ugt i10 %pixels_read, 116

ST_23: tmp_24 [1/1] 0.00ns
:30  %tmp_24 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %m, i32 2, i32 31)

ST_23: icmp [1/1] 2.49ns
:31  %icmp = icmp sgt i30 %tmp_24, 0

ST_23: not_s [1/1] 1.37ns
:32  %not_s = xor i1 %tmp_4, true

ST_23: tmp1 [1/1] 1.37ns
:33  %tmp1 = and i1 %tmp_5, %not_s

ST_23: or_cond [1/1] 1.37ns
:34  %or_cond = and i1 %tmp1, %icmp


 <State 24>: 8.61ns
ST_24: p_Val2_s [1/1] 1.37ns
:8  %p_Val2_s = select i1 %tmp_13, i32 %input_assign_to_int, i32 0

ST_24: loc_V [1/1] 0.00ns
:9  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_24: loc_V_1 [1/1] 0.00ns
:10  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_24: p_Result_s [1/1] 0.00ns
:11  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_24: tmp_i_cast_i [1/1] 0.00ns
:12  %tmp_i_cast_i = zext i24 %p_Result_s to i31

ST_24: tmp_i_i_cast_i [1/1] 0.00ns
:13  %tmp_i_i_cast_i = zext i8 %loc_V to i9

ST_24: sh_assign [1/1] 1.72ns
:14  %sh_assign = add i9 -127, %tmp_i_i_cast_i

ST_24: isNeg [1/1] 0.00ns
:15  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_24: tmp_1_i_i [1/1] 1.72ns
:16  %tmp_1_i_i = sub i8 127, %loc_V

ST_24: tmp_1_i_cast_i [1/1] 0.00ns
:17  %tmp_1_i_cast_i = sext i8 %tmp_1_i_i to i9

ST_24: sh_assign_1 [1/1] 1.37ns
:18  %sh_assign_1 = select i1 %isNeg, i9 %tmp_1_i_cast_i, i9 %sh_assign

ST_24: sh_assign_1_i_cast_i_cast [1/1] 0.00ns
:19  %sh_assign_1_i_cast_i_cast = sext i9 %sh_assign_1 to i24

ST_24: tmp_3_i_i [1/1] 2.78ns
:20  %tmp_3_i_i = lshr i24 %p_Result_s, %sh_assign_1_i_cast_i_cast

ST_24: tmp_4_i_cast_i [1/1] 0.00ns
:21  %tmp_4_i_cast_i = zext i9 %sh_assign_1 to i31

ST_24: tmp_5_i_i [1/1] 2.78ns
:22  %tmp_5_i_i = shl i31 %tmp_i_cast_i, %tmp_4_i_cast_i

ST_24: tmp_23 [1/1] 0.00ns
:23  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i, i32 23)

ST_24: tmp_14 [1/1] 0.00ns
:24  %tmp_14 = zext i1 %tmp_23 to i8

ST_24: tmp_15 [1/1] 0.00ns
:25  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i31.i32.i32(i31 %tmp_5_i_i, i32 23, i32 30)

ST_24: result_V [1/1] 1.37ns
:26  %result_V = select i1 %isNeg, i8 %tmp_14, i8 %tmp_15


 <State 25>: 6.41ns
ST_25: output_s [1/1] 0.00ns
:27  %output_s = zext i8 %result_V to i32

ST_25: output_2 [6/6] 6.41ns
:28  %output_2 = sitofp i32 %output_s to float


 <State 26>: 6.41ns
ST_26: output_2 [5/6] 6.41ns
:28  %output_2 = sitofp i32 %output_s to float


 <State 27>: 6.41ns
ST_27: output_2 [4/6] 6.41ns
:28  %output_2 = sitofp i32 %output_s to float


 <State 28>: 6.41ns
ST_28: output_2 [3/6] 6.41ns
:28  %output_2 = sitofp i32 %output_s to float


 <State 29>: 6.41ns
ST_29: output_2 [2/6] 6.41ns
:28  %output_2 = sitofp i32 %output_s to float


 <State 30>: 6.41ns
ST_30: output_2 [1/6] 6.41ns
:28  %output_2 = sitofp i32 %output_s to float

ST_30: stg_178 [1/1] 0.00ns
:35  br i1 %or_cond, label %5, label %._crit_edge10


 <State 31>: 4.38ns
ST_31: stg_179 [1/1] 4.38ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %conv_output_V, float %output_2)

ST_31: stg_180 [1/1] 0.00ns
:1  br label %._crit_edge10

ST_31: empty_16 [1/1] 0.00ns
._crit_edge10:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_2)

ST_31: stg_182 [1/1] 0.00ns
._crit_edge10:1  br label %.preheader9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7fc66a782400; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7fc66a6d5080; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7fc66a374730; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                     (specinterface    ) [ 00000000000000000000000000000000]
empty_13                  (specinterface    ) [ 00000000000000000000000000000000]
linebuff                  (alloca           ) [ 00111111111111111111111111111111]
stg_35                    (br               ) [ 01100000000000000000000000000000]
pos_0_i_i                 (phi              ) [ 00100000000000000000000000000000]
exitcond7_i_i             (icmp             ) [ 00100000000000000000000000000000]
pos                       (add              ) [ 01100000000000000000000000000000]
stg_39                    (br               ) [ 00111111111111111111111111111111]
empty_14                  (speclooptripcount) [ 00000000000000000000000000000000]
stg_41                    (specloopname     ) [ 00000000000000000000000000000000]
tmp                       (specregionbegin  ) [ 00000000000000000000000000000000]
stg_43                    (specpipeline     ) [ 00000000000000000000000000000000]
tmp_i                     (zext             ) [ 00000000000000000000000000000000]
linebuff_addr             (getelementptr    ) [ 00000000000000000000000000000000]
stg_46                    (store            ) [ 00000000000000000000000000000000]
empty_15                  (specregionend    ) [ 00000000000000000000000000000000]
stg_48                    (br               ) [ 01100000000000000000000000000000]
t                         (phi              ) [ 00010000000000000000000000000000]
pixels_read               (phi              ) [ 00011111111111111111111100000000]
exitcond6                 (icmp             ) [ 00011111111111111111111111111111]
pixels_read_1             (add              ) [ 00111111111111111111111111111111]
stg_53                    (br               ) [ 00000000000000000000000000000000]
pixels_read_cast9         (zext             ) [ 00000000000000000000000000000000]
empty_19                  (speclooptripcount) [ 00000000000000000000000000000000]
stg_56                    (specloopname     ) [ 00000000000000000000000000000000]
tmp_2                     (specregionbegin  ) [ 00001111111111111111111111111111]
read                      (read             ) [ 00001100000000000000000000000000]
m                         (sub              ) [ 00001111111111111111111100000000]
tmp_4                     (icmp             ) [ 00001111111111111111111100000000]
t_1                       (add              ) [ 00000000000000000000000000000000]
p_t                       (select           ) [ 00111111111111111111111111111111]
stg_63                    (br               ) [ 00011111111111111111111111111111]
stg_64                    (ret              ) [ 00000000000000000000000000000000]
pos1                      (phi              ) [ 00001100000000000000000000000000]
exitcond5                 (icmp             ) [ 00011111111111111111111111111111]
pos_1                     (add              ) [ 00011111111111111111111111111111]
stg_68                    (br               ) [ 00011111111111111111111111111111]
tmp_8                     (zext             ) [ 00000000000000000000000000000000]
linebuff_addr_1           (getelementptr    ) [ 00000100000000000000000000000000]
empty_20                  (speclooptripcount) [ 00000000000000000000000000000000]
stg_73                    (specloopname     ) [ 00000000000000000000000000000000]
tmp_3                     (specregionbegin  ) [ 00000000000000000000000000000000]
stg_75                    (specpipeline     ) [ 00000000000000000000000000000000]
tmp_6                     (icmp             ) [ 00000000000000000000000000000000]
linebuff_load             (load             ) [ 00000000000000000000000000000000]
tmp_9                     (select           ) [ 00000000000000000000000000000000]
tmp_s                     (zext             ) [ 00000000000000000000000000000000]
linebuff_addr_2           (getelementptr    ) [ 00000000000000000000000000000000]
stg_81                    (store            ) [ 00000000000000000000000000000000]
empty_21                  (specregionend    ) [ 00000000000000000000000000000000]
stg_83                    (br               ) [ 00011111111111111111111111111111]
indvar_flatten            (phi              ) [ 00000010000000000000000000000000]
i                         (phi              ) [ 00000010000000000000000000000000]
p_02_1                    (phi              ) [ 00000011111111111111111100000000]
j                         (phi              ) [ 00000010000000000000000000000000]
exitcond_flatten          (icmp             ) [ 00011111111111111111111111111111]
indvar_flatten_next       (add              ) [ 00011111111111111111111111111111]
stg_90                    (br               ) [ 00000000000000000000000000000000]
exitcond                  (icmp             ) [ 00000000000000000000000000000000]
j_mid2                    (select           ) [ 00000000000000000000000000000000]
i_s                       (add              ) [ 00000000000000000000000000000000]
i_mid2                    (select           ) [ 00011111111111111111111111111111]
i_cast7_cast              (zext             ) [ 00000000000000000000000000000000]
p_shl2                    (bitconcatenate   ) [ 00000000000000000000000000000000]
p_shl2_cast               (zext             ) [ 00000000000000000000000000000000]
p_shl3                    (bitconcatenate   ) [ 00000000000000000000000000000000]
p_shl3_cast               (zext             ) [ 00000000000000000000000000000000]
tmp_12                    (sub              ) [ 00000000000000000000000000000000]
j_cast4_cast              (zext             ) [ 00000000000000000000000000000000]
j_cast5                   (zext             ) [ 00000000000000000000000000000000]
tmp_16                    (add              ) [ 00000000000000000000000000000000]
tmp_16_cast               (sext             ) [ 00000000000000000000000000000000]
tmp_17                    (zext             ) [ 00000000000000000000000000000000]
linebuff_addr_3           (getelementptr    ) [ 00000001000000000000000000000000]
tmp2                      (add              ) [ 00000000000000000000000000000000]
tmp2_cast                 (zext             ) [ 00000000000000000000000000000000]
tmp_20                    (add              ) [ 00000011111111000000000000000000]
j_1                       (add              ) [ 00011111111111111111111111111111]
linebuff_load_1           (load             ) [ 00000000100000000000000000000000]
tmp_18                    (zext             ) [ 00000011111111000000000000000000]
tmp_19                    (sitofp           ) [ 00000011011000111100000000000000]
tmp_21                    (zext             ) [ 00000000000000000000000000000000]
weights_addr              (getelementptr    ) [ 00000000010000100000000000000000]
weights_load              (load             ) [ 00000011001000011100000000000000]
tmp_22                    (fmul             ) [ 00000011111000000011111000000000]
empty_17                  (speclooptripcount) [ 00000000000000000000000000000000]
tmp_25                    (specregionbegin  ) [ 00000000000000000000000000000000]
stg_134                   (specpipeline     ) [ 00000000000000000000000000000000]
output                    (fadd             ) [ 00011111111111111111111111111111]
empty_18                  (specregionend    ) [ 00000000000000000000000000000000]
stg_137                   (br               ) [ 00011111111111111111111111111111]
input_assign_to_int       (bitcast          ) [ 00000000000000000000000010000000]
tmp_7                     (partselect       ) [ 00000000000000000000000000000000]
tmp_1                     (trunc            ) [ 00000000000000000000000000000000]
notlhs                    (icmp             ) [ 00000000000000000000000000000000]
notrhs                    (icmp             ) [ 00000000000000000000000000000000]
tmp_10                    (or               ) [ 00000000000000000000000000000000]
tmp_11                    (fcmp             ) [ 00000000000000000000000000000000]
tmp_13                    (and              ) [ 00000000000000000000000010000000]
tmp_5                     (icmp             ) [ 00000000000000000000000000000000]
tmp_24                    (partselect       ) [ 00000000000000000000000000000000]
icmp                      (icmp             ) [ 00000000000000000000000000000000]
not_s                     (xor              ) [ 00000000000000000000000000000000]
tmp1                      (and              ) [ 00000000000000000000000000000000]
or_cond                   (and              ) [ 00000000000000000000000011111111]
p_Val2_s                  (select           ) [ 00000000000000000000000000000000]
loc_V                     (partselect       ) [ 00000000000000000000000000000000]
loc_V_1                   (trunc            ) [ 00000000000000000000000000000000]
p_Result_s                (bitconcatenate   ) [ 00000000000000000000000000000000]
tmp_i_cast_i              (zext             ) [ 00000000000000000000000000000000]
tmp_i_i_cast_i            (zext             ) [ 00000000000000000000000000000000]
sh_assign                 (add              ) [ 00000000000000000000000000000000]
isNeg                     (bitselect        ) [ 00000000000000000000000000000000]
tmp_1_i_i                 (sub              ) [ 00000000000000000000000000000000]
tmp_1_i_cast_i            (sext             ) [ 00000000000000000000000000000000]
sh_assign_1               (select           ) [ 00000000000000000000000000000000]
sh_assign_1_i_cast_i_cast (sext             ) [ 00000000000000000000000000000000]
tmp_3_i_i                 (lshr             ) [ 00000000000000000000000000000000]
tmp_4_i_cast_i            (zext             ) [ 00000000000000000000000000000000]
tmp_5_i_i                 (shl              ) [ 00000000000000000000000000000000]
tmp_23                    (bitselect        ) [ 00000000000000000000000000000000]
tmp_14                    (zext             ) [ 00000000000000000000000000000000]
tmp_15                    (partselect       ) [ 00000000000000000000000000000000]
result_V                  (select           ) [ 00000000000000000000000001000000]
output_s                  (zext             ) [ 00000000000000000000000000111110]
output_2                  (sitofp           ) [ 00000000000000000000000000000001]
stg_178                   (br               ) [ 00000000000000000000000000000000]
stg_179                   (write            ) [ 00000000000000000000000000000000]
stg_180                   (br               ) [ 00000000000000000000000000000000]
empty_16                  (specregionend    ) [ 00000000000000000000000000000000]
stg_182                   (br               ) [ 00111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_output_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="linebuff_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuff/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="stg_179_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="1"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_179/31 "/>
</bind>
</comp>

<comp id="141" class="1004" name="linebuff_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuff_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_46/2 linebuff_load/4 stg_81/5 linebuff_load_1/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="linebuff_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuff_addr_1/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="linebuff_addr_2_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuff_addr_2/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="linebuff_addr_3_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuff_addr_3/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="weights_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/13 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load/13 "/>
</bind>
</comp>

<comp id="186" class="1005" name="pos_0_i_i_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="1"/>
<pin id="188" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pos_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="pos_0_i_i_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="7" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos_0_i_i/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="t_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="t_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="pixels_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="1"/>
<pin id="210" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="pixels_read (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="pixels_read_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixels_read/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="pos1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="1"/>
<pin id="222" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pos1 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="pos1_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="7" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos1/4 "/>
</bind>
</comp>

<comp id="232" class="1005" name="indvar_flatten_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="1"/>
<pin id="234" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="indvar_flatten_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="254" class="1005" name="p_02_1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_02_1 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_02_1_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_02_1/6 "/>
</bind>
</comp>

<comp id="266" class="1005" name="j_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="1"/>
<pin id="268" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="j_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="12"/>
<pin id="279" dir="0" index="1" bw="32" slack="1"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="output/18 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_19/8 output_2/25 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_11_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/23 "/>
</bind>
</comp>

<comp id="296" class="1005" name="reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 output_2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="exitcond7_i_i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7_i_i/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="pos_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_i_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="exitcond6_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="9" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="pixels_read_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixels_read_1/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="pixels_read_cast9_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pixels_read_cast9/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="m_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_4_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="6" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="t_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_t_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="0"/>
<pin id="357" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_t/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="exitcond5_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="pos_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_1/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_8_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_6_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="1"/>
<pin id="380" dir="0" index="1" bw="7" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_9_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="0" index="2" bw="8" slack="2"/>
<pin id="388" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_s_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="exitcond_flatten_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="indvar_flatten_next_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="exitcond_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="j_mid2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="3" slack="0"/>
<pin id="419" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="i_s_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="i_mid2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="3" slack="0"/>
<pin id="432" dir="0" index="2" bw="3" slack="0"/>
<pin id="433" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="i_cast7_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="0"/>
<pin id="439" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast7_cast/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_shl2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="3" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_shl2_cast_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_shl3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="0" index="1" bw="3" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_shl3_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_12_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="5" slack="0"/>
<pin id="468" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="j_cast4_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast4_cast/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="j_cast5_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="0"/>
<pin id="477" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast5/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_16_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="0"/>
<pin id="481" dir="0" index="1" bw="9" slack="0"/>
<pin id="482" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_16_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_17_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp2_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_20_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="0" index="1" bw="4" slack="0"/>
<pin id="507" dir="1" index="2" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="j_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_18_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_21_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="7"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="input_assign_to_int_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="input_assign_to_int/23 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_7_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="0" index="2" bw="6" slack="0"/>
<pin id="532" dir="0" index="3" bw="6" slack="0"/>
<pin id="533" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/23 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/23 "/>
</bind>
</comp>

<comp id="542" class="1004" name="notlhs_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/23 "/>
</bind>
</comp>

<comp id="548" class="1004" name="notrhs_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="23" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/23 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_10_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/23 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_13_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_13/23 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_5_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="3"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/23 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_24_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="30" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="3"/>
<pin id="575" dir="0" index="2" bw="3" slack="0"/>
<pin id="576" dir="0" index="3" bw="6" slack="0"/>
<pin id="577" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/23 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="30" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/23 "/>
</bind>
</comp>

<comp id="587" class="1004" name="not_s_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="3"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_s/23 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/23 "/>
</bind>
</comp>

<comp id="598" class="1004" name="or_cond_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/23 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_Val2_s_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="0" index="1" bw="32" slack="1"/>
<pin id="607" dir="0" index="2" bw="1" slack="0"/>
<pin id="608" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/24 "/>
</bind>
</comp>

<comp id="610" class="1004" name="loc_V_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="0" index="2" bw="6" slack="0"/>
<pin id="614" dir="0" index="3" bw="6" slack="0"/>
<pin id="615" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/24 "/>
</bind>
</comp>

<comp id="620" class="1004" name="loc_V_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/24 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_Result_s_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="24" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="0" index="2" bw="23" slack="0"/>
<pin id="628" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/24 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_i_cast_i_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="24" slack="0"/>
<pin id="634" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_i/24 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_i_i_cast_i_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast_i/24 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sh_assign_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/24 "/>
</bind>
</comp>

<comp id="646" class="1004" name="isNeg_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="9" slack="0"/>
<pin id="649" dir="0" index="2" bw="5" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/24 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_1_i_i_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="8" slack="0"/>
<pin id="657" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i_i/24 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_1_i_cast_i_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_i_cast_i/24 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sh_assign_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="0" index="2" bw="9" slack="0"/>
<pin id="668" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/24 "/>
</bind>
</comp>

<comp id="672" class="1004" name="sh_assign_1_i_cast_i_cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="0"/>
<pin id="674" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_cast_i_cast/24 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_3_i_i_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="24" slack="0"/>
<pin id="678" dir="0" index="1" bw="9" slack="0"/>
<pin id="679" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_3_i_i/24 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_4_i_cast_i_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="9" slack="0"/>
<pin id="684" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_cast_i/24 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_5_i_i_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="24" slack="0"/>
<pin id="688" dir="0" index="1" bw="9" slack="0"/>
<pin id="689" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5_i_i/24 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_23_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="24" slack="0"/>
<pin id="695" dir="0" index="2" bw="6" slack="0"/>
<pin id="696" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/24 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_14_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/24 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_15_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="31" slack="0"/>
<pin id="707" dir="0" index="2" bw="6" slack="0"/>
<pin id="708" dir="0" index="3" bw="6" slack="0"/>
<pin id="709" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/24 "/>
</bind>
</comp>

<comp id="714" class="1004" name="result_V_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="0" index="2" bw="8" slack="0"/>
<pin id="718" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/24 "/>
</bind>
</comp>

<comp id="722" class="1004" name="output_s_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_s/25 "/>
</bind>
</comp>

<comp id="729" class="1005" name="pos_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="7" slack="0"/>
<pin id="731" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="pos "/>
</bind>
</comp>

<comp id="734" class="1005" name="exitcond6_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond6 "/>
</bind>
</comp>

<comp id="738" class="1005" name="pixels_read_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="10" slack="0"/>
<pin id="740" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="pixels_read_1 "/>
</bind>
</comp>

<comp id="743" class="1005" name="read_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="2"/>
<pin id="745" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="read "/>
</bind>
</comp>

<comp id="748" class="1005" name="m_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="3"/>
<pin id="750" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="753" class="1005" name="tmp_4_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="3"/>
<pin id="755" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="758" class="1005" name="p_t_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_t "/>
</bind>
</comp>

<comp id="763" class="1005" name="exitcond5_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="767" class="1005" name="pos_1_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="7" slack="0"/>
<pin id="769" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="pos_1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="linebuff_addr_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="7" slack="1"/>
<pin id="774" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="linebuff_addr_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="exitcond_flatten_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="781" class="1005" name="indvar_flatten_next_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="5" slack="0"/>
<pin id="783" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="786" class="1005" name="i_mid2_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="3" slack="0"/>
<pin id="788" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="791" class="1005" name="linebuff_addr_3_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="7" slack="1"/>
<pin id="793" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="linebuff_addr_3 "/>
</bind>
</comp>

<comp id="796" class="1005" name="tmp_20_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="5" slack="7"/>
<pin id="798" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="801" class="1005" name="j_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="0"/>
<pin id="803" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="806" class="1005" name="linebuff_load_1_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="1"/>
<pin id="808" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuff_load_1 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_18_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="816" class="1005" name="weights_addr_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="5" slack="1"/>
<pin id="818" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="821" class="1005" name="weights_load_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_load "/>
</bind>
</comp>

<comp id="826" class="1005" name="tmp_22_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="831" class="1005" name="output_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output "/>
</bind>
</comp>

<comp id="836" class="1005" name="input_assign_to_int_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_assign_to_int "/>
</bind>
</comp>

<comp id="841" class="1005" name="tmp_13_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="1"/>
<pin id="843" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="846" class="1005" name="or_cond_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="7"/>
<pin id="848" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="850" class="1005" name="result_V_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="1"/>
<pin id="852" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="855" class="1005" name="output_s_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="122" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="153" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="160" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="167" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="64" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="66" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="68" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="254" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="181" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="254" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="287" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="306"><net_src comp="190" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="18" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="190" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="20" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="190" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="323"><net_src comp="212" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="212" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="212" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="201" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="54" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="201" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="56" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="341" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="201" pin="4"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="224" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="18" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="224" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="20" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="382"><net_src comp="220" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="62" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="147" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="384" pin="3"/><net_sink comp="147" pin=1"/></net>

<net id="395"><net_src comp="220" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="401"><net_src comp="236" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="70" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="236" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="72" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="270" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="74" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="66" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="270" pin="4"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="247" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="76" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="409" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="247" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="78" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="429" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="64" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="441" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="80" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="429" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="82" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="449" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="415" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="415" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="465" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="498"><net_src comp="471" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="437" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="453" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="415" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="76" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="516" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="523"><net_src comp="520" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="527"><net_src comp="254" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="88" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="90" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="92" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="541"><net_src comp="524" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="528" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="94" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="538" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="96" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="542" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="290" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="208" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="98" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="100" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="60" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="580"><net_src comp="102" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="585"><net_src comp="572" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="104" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="106" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="566" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="581" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="10" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="88" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="604" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="90" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="92" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="623"><net_src comp="604" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="108" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="106" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="620" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="610" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="110" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="112" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="114" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="116" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="610" pin="4"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="646" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="640" pin="2"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="664" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="624" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="672" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="664" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="632" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="118" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="676" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="90" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="703"><net_src comp="692" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="710"><net_src comp="120" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="686" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="90" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="92" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="719"><net_src comp="646" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="700" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="704" pin="4"/><net_sink comp="714" pin=2"/></net>

<net id="725"><net_src comp="722" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="732"><net_src comp="308" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="737"><net_src comp="319" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="325" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="746"><net_src comp="128" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="751"><net_src comp="335" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="756"><net_src comp="341" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="761"><net_src comp="353" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="766"><net_src comp="361" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="367" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="775"><net_src comp="153" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="780"><net_src comp="397" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="403" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="789"><net_src comp="429" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="794"><net_src comp="167" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="799"><net_src comp="504" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="804"><net_src comp="510" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="809"><net_src comp="147" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="814"><net_src comp="516" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="819"><net_src comp="174" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="824"><net_src comp="181" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="829"><net_src comp="282" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="834"><net_src comp="277" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="839"><net_src comp="524" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="844"><net_src comp="560" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="849"><net_src comp="598" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="714" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="858"><net_src comp="722" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="287" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_output_V | {31 }
  - Chain level:
	State 1
	State 2
		exitcond7_i_i : 1
		pos : 1
		stg_39 : 2
		tmp_i : 1
		linebuff_addr : 2
		stg_46 : 3
		empty_15 : 1
	State 3
		exitcond6 : 1
		pixels_read_1 : 1
		stg_53 : 2
		pixels_read_cast9 : 1
		m : 2
		tmp_4 : 3
		t_1 : 1
		p_t : 4
	State 4
		exitcond5 : 1
		pos_1 : 1
		stg_68 : 2
		tmp_8 : 2
		linebuff_addr_1 : 3
		linebuff_load : 4
	State 5
		tmp_9 : 1
		linebuff_addr_2 : 1
		stg_81 : 2
		empty_21 : 1
	State 6
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_90 : 2
		exitcond : 1
		j_mid2 : 2
		i_s : 1
		i_mid2 : 2
		i_cast7_cast : 3
		p_shl2 : 3
		p_shl2_cast : 4
		p_shl3 : 3
		p_shl3_cast : 4
		tmp_12 : 5
		j_cast4_cast : 3
		j_cast5 : 3
		tmp_16 : 6
		tmp_16_cast : 7
		tmp_17 : 8
		linebuff_addr_3 : 9
		linebuff_load_1 : 10
		tmp2 : 4
		tmp2_cast : 5
		tmp_20 : 6
		j_1 : 3
	State 7
	State 8
		tmp_19 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
		weights_addr : 1
		weights_load : 2
	State 14
		tmp_22 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		empty_18 : 1
	State 23
		tmp_7 : 1
		tmp_1 : 1
		notlhs : 2
		notrhs : 2
		tmp_10 : 3
		tmp_13 : 3
		icmp : 1
	State 24
		loc_V : 1
		loc_V_1 : 1
		p_Result_s : 2
		tmp_i_cast_i : 3
		tmp_i_i_cast_i : 2
		sh_assign : 3
		isNeg : 4
		tmp_1_i_i : 2
		tmp_1_i_cast_i : 3
		sh_assign_1 : 5
		sh_assign_1_i_cast_i_cast : 6
		tmp_3_i_i : 7
		tmp_4_i_cast_i : 6
		tmp_5_i_i : 7
		tmp_23 : 8
		tmp_14 : 9
		tmp_15 : 8
		result_V : 10
	State 25
		output_2 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|  sitofp  |            grp_fu_287            |    0    |   340   |   554   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_277            |    2    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_282            |    3    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|
|   fcmp   |           tmp_11_fu_290          |    0    |    66   |   239   |
|----------|----------------------------------|---------|---------|---------|
|          |            p_t_fu_353            |    0    |    0    |    32   |
|          |           tmp_9_fu_384           |    0    |    0    |    8    |
|          |           j_mid2_fu_415          |    0    |    0    |    3    |
|  select  |           i_mid2_fu_429          |    0    |    0    |    3    |
|          |          p_Val2_s_fu_604         |    0    |    0    |    32   |
|          |        sh_assign_1_fu_664        |    0    |    0    |    9    |
|          |          result_V_fu_714         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |            pos_fu_308            |    0    |    0    |    7    |
|          |       pixels_read_1_fu_325       |    0    |    0    |    10   |
|          |            t_1_fu_347            |    0    |    0    |    32   |
|          |           pos_1_fu_367           |    0    |    0    |    7    |
|          |    indvar_flatten_next_fu_403    |    0    |    0    |    5    |
|    add   |            i_s_fu_423            |    0    |    0    |    3    |
|          |           tmp_16_fu_479          |    0    |    0    |   4.5   |
|          |            tmp2_fu_494           |    0    |    0    |    3    |
|          |           tmp_20_fu_504          |    0    |    0    |    5    |
|          |            j_1_fu_510            |    0    |    0    |    3    |
|          |         sh_assign_fu_640         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|   lshr   |         tmp_3_i_i_fu_676         |    0    |    0    |    63   |
|----------|----------------------------------|---------|---------|---------|
|    shl   |         tmp_5_i_i_fu_686         |    0    |    0    |    63   |
|----------|----------------------------------|---------|---------|---------|
|          |       exitcond7_i_i_fu_302       |    0    |    0    |    3    |
|          |         exitcond6_fu_319         |    0    |    0    |    4    |
|          |           tmp_4_fu_341           |    0    |    0    |    11   |
|          |         exitcond5_fu_361         |    0    |    0    |    3    |
|          |           tmp_6_fu_378           |    0    |    0    |    3    |
|   icmp   |      exitcond_flatten_fu_397     |    0    |    0    |    2    |
|          |          exitcond_fu_409         |    0    |    0    |    2    |
|          |           notlhs_fu_542          |    0    |    0    |    3    |
|          |           notrhs_fu_548          |    0    |    0    |    8    |
|          |           tmp_5_fu_566           |    0    |    0    |    4    |
|          |            icmp_fu_581           |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |             m_fu_335             |    0    |    0    |    32   |
|    sub   |           tmp_12_fu_465          |    0    |    0    |   4.5   |
|          |         tmp_1_i_i_fu_654         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_13_fu_560          |    0    |    0    |    1    |
|    and   |            tmp1_fu_592           |    0    |    0    |    1    |
|          |          or_cond_fu_598          |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|    or    |           tmp_10_fu_554          |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|    xor   |           not_s_fu_587           |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|
|   read   |         read_read_fu_128         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |       stg_179_write_fu_134       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_i_fu_314           |    0    |    0    |    0    |
|          |     pixels_read_cast9_fu_331     |    0    |    0    |    0    |
|          |           tmp_8_fu_373           |    0    |    0    |    0    |
|          |           tmp_s_fu_392           |    0    |    0    |    0    |
|          |        i_cast7_cast_fu_437       |    0    |    0    |    0    |
|          |        p_shl2_cast_fu_449        |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_461        |    0    |    0    |    0    |
|          |        j_cast4_cast_fu_471       |    0    |    0    |    0    |
|   zext   |          j_cast5_fu_475          |    0    |    0    |    0    |
|          |           tmp_17_fu_489          |    0    |    0    |    0    |
|          |         tmp2_cast_fu_500         |    0    |    0    |    0    |
|          |           tmp_18_fu_516          |    0    |    0    |    0    |
|          |           tmp_21_fu_520          |    0    |    0    |    0    |
|          |        tmp_i_cast_i_fu_632       |    0    |    0    |    0    |
|          |       tmp_i_i_cast_i_fu_636      |    0    |    0    |    0    |
|          |       tmp_4_i_cast_i_fu_682      |    0    |    0    |    0    |
|          |           tmp_14_fu_700          |    0    |    0    |    0    |
|          |          output_s_fu_722         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           p_shl2_fu_441          |    0    |    0    |    0    |
|bitconcatenate|           p_shl3_fu_453          |    0    |    0    |    0    |
|          |         p_Result_s_fu_624        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        tmp_16_cast_fu_485        |    0    |    0    |    0    |
|   sext   |       tmp_1_i_cast_i_fu_660      |    0    |    0    |    0    |
|          | sh_assign_1_i_cast_i_cast_fu_672 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_7_fu_528           |    0    |    0    |    0    |
|partselect|           tmp_24_fu_572          |    0    |    0    |    0    |
|          |           loc_V_fu_610           |    0    |    0    |    0    |
|          |           tmp_15_fu_704          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |           tmp_1_fu_538           |    0    |    0    |    0    |
|          |          loc_V_1_fu_620          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|           isNeg_fu_646           |    0    |    0    |    0    |
|          |           tmp_23_fu_692          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    5    |   754   |   1915  |
|----------|----------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|linebuff|    0   |   16   |   15   |
+--------+--------+--------+--------+
|  Total |    0   |   16   |   15   |
+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     exitcond5_reg_763     |    1   |
|     exitcond6_reg_734     |    1   |
|  exitcond_flatten_reg_777 |    1   |
|       i_mid2_reg_786      |    3   |
|         i_reg_243         |    3   |
|indvar_flatten_next_reg_781|    5   |
|   indvar_flatten_reg_232  |    5   |
|input_assign_to_int_reg_836|   32   |
|        j_1_reg_801        |    3   |
|         j_reg_266         |    3   |
|  linebuff_addr_1_reg_772  |    7   |
|  linebuff_addr_3_reg_791  |    7   |
|  linebuff_load_1_reg_806  |    8   |
|         m_reg_748         |   32   |
|      or_cond_reg_846      |    1   |
|       output_reg_831      |   32   |
|      output_s_reg_855     |   32   |
|       p_02_1_reg_254      |   32   |
|        p_t_reg_758        |   32   |
|   pixels_read_1_reg_738   |   10   |
|    pixels_read_reg_208    |   10   |
|        pos1_reg_220       |    7   |
|     pos_0_i_i_reg_186     |    7   |
|       pos_1_reg_767       |    7   |
|        pos_reg_729        |    7   |
|        read_reg_743       |    8   |
|          reg_296          |   32   |
|      result_V_reg_850     |    8   |
|         t_reg_197         |   32   |
|       tmp_13_reg_841      |    1   |
|       tmp_18_reg_811      |   32   |
|       tmp_20_reg_796      |    5   |
|       tmp_22_reg_826      |   32   |
|       tmp_4_reg_753       |    1   |
|    weights_addr_reg_816   |    5   |
|    weights_load_reg_821   |   32   |
+---------------------------+--------+
|           Total           |   476  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_147  |  p0  |   6  |   7  |   42   ||    7    |
|  grp_access_fu_147  |  p1  |   2  |   8  |   16   ||    8    |
|  grp_access_fu_181  |  p0  |   2  |   5  |   10   ||    5    |
| pixels_read_reg_208 |  p0  |   2  |  10  |   20   ||    10   |
|     pos1_reg_220    |  p0  |   2  |   7  |   14   ||    7    |
|    p_02_1_reg_254   |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_282     |  p1  |   2  |  32  |   64   ||    32   |
|      grp_fu_287     |  p0  |   4  |   8  |   32   ||    8    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   262  ||  12.936 ||   109   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   754  |  1915  |
|   Memory  |    0   |    -   |    -   |   16   |   15   |
|Multiplexer|    -   |    -   |   12   |    -   |   109  |
|  Register |    -   |    -   |    -   |   476  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   12   |  1246  |  2039  |
+-----------+--------+--------+--------+--------+--------+
