#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Nov 21 20:19:39 2018
# Process ID: 2944
# Current directory: D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1
# Command line: vivado.exe -log FPGA_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_Top.tcl
# Log file: D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/FPGA_Top.vds
# Journal file: D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FPGA_Top.tcl -notrace
Command: synth_design -top FPGA_Top -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11636 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 455.129 ; gain = 107.109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGA_Top' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:37]
	Parameter ASIC_CHAIN_NUMBER bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:252]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:1341]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:1342]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:1361]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:1363]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:1365]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:1367]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:1369]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:1371]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:1373]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:1375]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:1376]
INFO: [Synth 8-6157] synthesizing module 'ClockManagement' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ClockManagement.v:23]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [D:/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25881]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 30.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 120 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (1#1) [D:/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25881]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [D:/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'ClockManagement' (3#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ClockManagement.v:23]
INFO: [Synth 8-6157] synthesizing module 'usb_synchronous_slavefifo' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/usb_synchronous_slavefifo.v:26]
	Parameter EP6_ADDR bound to: 2'b10 
	Parameter EP2_ADDR bound to: 2'b00 
	Parameter Idle bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter READ_PROCESS bound to: 3'b010 
	Parameter WRITE bound to: 3'b011 
	Parameter WRITE_PROCESS bound to: 3'b100 
	Parameter PKTEND bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'usb_synchronous_slavefifo' (4#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/usb_synchronous_slavefifo.v:26]
INFO: [Synth 8-638] synthesizing module 'ExternalDataFifo' [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ExternalDataFifo/synth/ExternalDataFifo.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 8kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 8189 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 8188 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_RD_DEPTH bound to: 8192 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 13 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_WR_DEPTH bound to: 8192 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 13 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at 'd:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/CommandFifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ExternalDataFifo/synth/ExternalDataFifo.vhd:545]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (5#1) [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (6#1) [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (20#1) [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'ExternalDataFifo' (34#1) [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ExternalDataFifo/synth/ExternalDataFifo.vhd:75]
INFO: [Synth 8-6157] synthesizing module 'CommandInterpreter' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandInterpreter.v:52]
	Parameter Idle bound to: 1'b0 
	Parameter READ bound to: 1'b1 
	Parameter IDLE bound to: 3'b000 
	Parameter MASK bound to: 3'b001 
	Parameter UNMASK bound to: 3'b010 
	Parameter MASK_CLEAR bound to: 3'b011 
	Parameter MASK_ALL bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'CommandFifo' [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/CommandFifo/synth/CommandFifo.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 29 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 28 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at 'd:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/CommandFifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/CommandFifo/synth/CommandFifo.vhd:545]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (34#1) [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'CommandFifo' (35#1) [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/CommandFifo/synth/CommandFifo.vhd:75]
INFO: [Synth 8-226] default block is never used [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandInterpreter.v:217]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000010100000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized0' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000010110011 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized0' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized1' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000011000011 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized1' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized2' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000011010001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized2' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized3' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000011100001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized3' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized4' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000011110011 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized4' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized5' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000000000001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized5' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized6' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000000110000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized6' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized7' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000001000001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized7' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized8' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000001010001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized8' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized9' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000001100001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized9' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized10' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000001110001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized10' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized11' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b10 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000010000111 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized11' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized12' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1100000001100000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized12' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized13' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1100000001110000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized13' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized14' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1100000010000000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized14' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized15' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1100000000110000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized15' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized16' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1100000001000000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized16' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized17' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1100000001010000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized17' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized18' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1100000000000000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized18' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized19' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1100000000010000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized19' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized20' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1100000000100000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized20' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized21' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000010010001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized21' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized22' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000110100001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized22' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized23' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000110110001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized23' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized24' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000111001010 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized24' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized25' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001010100000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized25' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized26' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001010110000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized26' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized27' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b10 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001011000111 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized27' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized28' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b0 
	Parameter COMMAND_WIDTH bound to: 2'b10 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001011010000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized28' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized29' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000100000001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized29' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized30' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000100010001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized30' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized31' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000100100010 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized31' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized32' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000100110000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized32' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized33' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000101000010 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized33' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized34' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000101010001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized34' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized35' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000101100000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized35' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized36' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000101110000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized36' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized37' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000110000000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized37' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized38' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010000110010000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized38' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized39' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001011100001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized39' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized40' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001011110001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized40' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized41' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001000000001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized41' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized42' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001000010001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized42' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized43' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001000100001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized43' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized44' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001000110001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized44' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized45' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001001000001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized45' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized46' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001001010001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized46' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized47' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001001100001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized47' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized48' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001001110001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized48' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized49' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001010000001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized49' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized50' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001010010011 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized50' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized51' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001110100111 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized51' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized52' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b0 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1101000010100000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized52' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized53' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000010100000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized53' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized54' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000010110000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized54' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized55' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000011000000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized55' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized56' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000011010000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized56' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized57' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000011100000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized57' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized58' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000011111111 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized58' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized59' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000000001111 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized59' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized60' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000000010011 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized60' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized61' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000000100001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized61' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized62' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000000110000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized62' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized63' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000001000000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized63' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized64' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000001010001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized64' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized65' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000001100001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized65' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized66' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000001110000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized66' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized67' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000010000000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized67' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized68' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000110101000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized68' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized69' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000110111000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized69' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized70' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000111000011 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized70' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized71' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000111010001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized71' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized72' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000111100011 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized72' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized73' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1111000010100000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized73' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized74' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000111110000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized74' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized75' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000100000001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized75' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized76' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000100011000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized76' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized77' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000100101000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized77' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized78' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000100110011 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized78' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized79' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000101000001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized79' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized80' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000101011000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized80' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized81' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000101101000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized81' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized82' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000101110011 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized82' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized83' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000110000001 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized83' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized84' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b0 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110000110010000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized84' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized85' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1111000010110000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized85' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized86' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001010101000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized86' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized87' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001010110000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized87' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder__parameterized88' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001011000010 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized88' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001011010000 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized89' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001011100110 
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder__parameterized90' (36#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/CommandDecoder.v:32]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001011110001 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001000001000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001000011100 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001000100000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001000110000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001001000000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001001010100 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001001100001 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001001110000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001010000000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1011000010100000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1111000011110000 
	Parameter LEVEL_OR_PULSE bound to: 1'b0 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1111000110100000 
	Parameter LEVEL_OR_PULSE bound to: 1'b0 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001100000000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001110110001 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001111001111 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001111100100 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1010001111110000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001010010001 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001110100000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001110110101 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001111000000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001111010000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b10 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001111100000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b10 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001111110000 
	Parameter LEVEL_OR_PULSE bound to: 1'b0 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1111000110110000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001100000000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001100011011 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001100100001 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001100110111 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001101001011 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001101010001 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001101100000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001101110000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001110000000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110001110010000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010010100000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010010110000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010011000000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010011011111 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010011101111 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010011110000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010000000000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010000010000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010000100000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010000110000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010001000000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010001010000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010001100000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010001110000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010010000000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010010010000 
	Parameter LEVEL_OR_PULSE bound to: 1'b0 
	Parameter COMMAND_WIDTH bound to: 2'b00 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010110100000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010110110000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010111000000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010111010000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010111100000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b01 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1110010111110000 
	Parameter LEVEL_OR_PULSE bound to: 1'b1 
	Parameter COMMAND_WIDTH bound to: 2'b11 
	Parameter COMMAND_ADDRESS_AND_DEFAULT bound to: 16'b1011000000000000 
	Parameter ASIC_CHAIN_NUMBER bound to: 4'b0100 
	Parameter ACQUISITION_MODE bound to: 4'b0000 
	Parameter SCURVE_TEST_MODE bound to: 4'b0001 
	Parameter ADC_CONTROL_MODE bound to: 4'b0010 
	Parameter IDLE bound to: 4'b0000 
	Parameter WAIT bound to: 4'b0001 
	Parameter FIFO_DETECT bound to: 4'b0010 
	Parameter FIFO1_READ bound to: 4'b0100 
	Parameter FIFO2_READ bound to: 4'b0101 
	Parameter FIFO3_READ bound to: 4'b0110 
	Parameter FIFO4_READ bound to: 4'b0111 
	Parameter FIFO_DATAOUT bound to: 4'b1000 
	Parameter DONE bound to: 4'b1001 
INFO: [Synth 8-638] synthesizing module 'MicrorocChainDataFifo' [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/MicrorocChainDataFifo/synth/MicrorocChainDataFifo.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at 'd:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/CommandFifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/MicrorocChainDataFifo/synth/MicrorocChainDataFifo.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'MicrorocChainDataFifo' (42#1) [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/MicrorocChainDataFifo/synth/MicrorocChainDataFifo.vhd:74]
	Parameter Clock1K_Max bound to: 12'b010011100010 
	Parameter IDLE bound to: 5'b00000 
	Parameter HEADER_OUT bound to: 5'b00001 
	Parameter OUT_TEST_CHN_AND_DISCRI_MASK_SC bound to: 5'b00010 
	Parameter OUT_TEST_CHN_USB bound to: 5'b00011 
	Parameter OUT_DAC_CODE_SC bound to: 5'b00100 
	Parameter OUT_DAC_CODE_USB bound to: 5'b00101 
	Parameter DISCRIMINATOR_MASK_FILTER bound to: 5'b00110 
	Parameter LOAD_SC_PARAM bound to: 5'b00111 
	Parameter WAIT_LOAD_SC_PARAM_DONE bound to: 5'b01000 
	Parameter TRIGGER_SUPPRESS bound to: 5'b01001 
	Parameter START_SCURVE_TEST bound to: 5'b01010 
	Parameter PROCESS_SCURVE_TEST bound to: 5'b01011 
	Parameter WAIT_TRIGGER_DATA bound to: 5'b01100 
	Parameter GET_TRIGGER_DATA bound to: 5'b01101 
	Parameter OUT_TRIGGER_DATA bound to: 5'b01110 
	Parameter CHECK_CHN_DONE bound to: 5'b01111 
	Parameter CHECK_ALL_DONE bound to: 5'b10000 
	Parameter TAIL_OUT bound to: 5'b10001 
	Parameter WAIT_TAIL_WRITE bound to: 5'b10010 
	Parameter WAIT_DONE bound to: 5'b10011 
	Parameter ALL_DONE bound to: 5'b10100 
	Parameter SCURVE_TEST_HEADER bound to: 16'b0101001101000011 
	Parameter SINGLE_CHN_PARAM_Ctest bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter CTest_CHN_PARAM_Input bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DISCRIMINATOR_MASK bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111 
	Parameter SC_PARAM_LOAD_DELAY bound to: 16'b1001110001000000 
	Parameter ALL_DISCRIMINATOR_MASK bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Test_Control.v:385]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Test_Control.v:387]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Test_Control.v:389]
	Parameter IDLE bound to: 3'b000 
	Parameter TEST_START bound to: 3'b001 
	Parameter TEST_PROCESS bound to: 3'b010 
	Parameter TEST_DONE bound to: 3'b011 
	Parameter DATA_OUT bound to: 3'b100 
	Parameter DATA_OUT_ONCE bound to: 3'b101 
	Parameter ALL_DONE bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Single_Test.v:115]
INFO: [Synth 8-638] synthesizing module 'SCurveDataFifo' [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/SCurveDataFifo/synth/SCurveDataFifo.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 14 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at 'd:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/CommandFifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/SCurveDataFifo/synth/SCurveDataFifo.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'SCurveDataFifo' (47#1) [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/SCurveDataFifo/synth/SCurveDataFifo.vhd:74]
	Parameter IDLE bound to: 3'b000 
	Parameter START_ADC bound to: 3'b001 
	Parameter DATA_DISCARD bound to: 3'b010 
	Parameter WAIT_DATA bound to: 3'b011 
	Parameter DONE bound to: 3'b100 
	Parameter Idle bound to: 2'b00 
	Parameter ACQ bound to: 2'b01 
	Parameter PERIOD bound to: 2'b10 
	Parameter DAC1 bound to: 2'b01 
	Parameter DAC2 bound to: 2'b10 
	Parameter DAC12 bound to: 2'b11 
	Parameter IDLE bound to: 3'b000 
	Parameter DATA_GEN bound to: 3'b001 
	Parameter OUT_DATA bound to: 3'b010 
	Parameter WAIT_DATAOUT_DONE bound to: 3'b011 
	Parameter CHECK_DONE bound to: 3'b100 
	Parameter DONE bound to: 3'b101 
	Parameter IDLE bound to: 2'b00 
	Parameter GET_DATA bound to: 2'b01 
	Parameter DATA_OUT bound to: 2'b10 
	Parameter DONE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/DacControlTlv5618.v:90]
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT_START bound to: 2'b01 
	Parameter SWITCHER_ON bound to: 2'b10 
	Parameter ASIC_CHAIN_NUMBER bound to: 4'b0100 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ExternalRazGenerate.v:112]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ExternalRazGenerate.v:114]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ExternalRazGenerate.v:116]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ExternalRazGenerate.v:118]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ExternalRazGenerate.v:120]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ExternalRazGenerate.v:122]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-638] synthesizing module 'ConfigParameterFIFO' [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/synth/ConfigParameterFIFO.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 61 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 60 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at 'd:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/CommandFifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/synth/ConfigParameterFIFO.vhd:545]
INFO: [Synth 8-256] done synthesizing module 'ConfigParameterFIFO' (63#1) [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/synth/ConfigParameterFIFO.vhd:75]
	Parameter SlowControlParameterNumber bound to: 6'b100100 
	Parameter ReadScopeParameterNumber bound to: 6'b000011 
	Parameter Idle bound to: 3'b000 
	Parameter READ_PROCESS bound to: 3'b001 
	Parameter READ_PROCESS_LOOP bound to: 3'b010 
	Parameter SC_PROCESS bound to: 3'b011 
	Parameter SC_PROCESS_LOOP bound to: 3'b100 
	Parameter END_PROCESS bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/ParameterGenerator.v:197]
	Parameter Idle bound to: 3'b000 
	Parameter READ_FIFO bound to: 3'b001 
	Parameter DATA_LATENCY bound to: 3'b110 
	Parameter GET_DATA bound to: 3'b010 
	Parameter LOOP bound to: 3'b011 
	Parameter END_ONCE bound to: 3'b101 
	Parameter END bound to: 3'b100 
WARNING: [Synth 8-6014] Unused sequential element SerialReset_r_reg was removed.  [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/BitShiftOut.v:234]
	Parameter DATA_WIDTH bound to: 4'b1111 
	Parameter Idle bound to: 4'b0000 
	Parameter MODE_SELECT bound to: 4'b0001 
	Parameter WAIT_TRIGGER bound to: 4'b0010 
	Parameter CHIPRESET bound to: 4'b0011 
	Parameter POWOND bound to: 4'b0100 
	Parameter RELEASE bound to: 4'b0101 
	Parameter ACQUISITION bound to: 4'b0110 
	Parameter WAIT bound to: 4'b0111 
	Parameter START_READOUT bound to: 4'b1000 
	Parameter WAIT_READ bound to: 4'b1001 
	Parameter END_READOUT bound to: 4'b1010 
	Parameter POWER_PULSING_MODE bound to: 0 - type: integer 
	Parameter CONTINUE_MODE bound to: 1 - type: integer 
	Parameter TRIGGER_MODE bound to: 0 - type: integer 
	Parameter T_minPwrRst bound to: 8 - type: integer 
	Parameter T_minRstStart bound to: 40 - type: integer 
	Parameter T_minSro bound to: 16 - type: integer 
	Parameter IDLE bound to: 5'b00000 
	Parameter CHIP_RESET bound to: 5'b00001 
	Parameter POWER_ON bound to: 5'b00010 
	Parameter RELEASE bound to: 5'b00011 
	Parameter WAIT_START bound to: 5'b00100 
	Parameter START_ACQUISITION bound to: 5'b00101 
	Parameter WAIT_READ bound to: 5'b00110 
	Parameter START_READOUT bound to: 5'b00111 
	Parameter WAIT_READ_DONE bound to: 5'b01000 
	Parameter ONCE_END bound to: 5'b01001 
	Parameter OUT_TRIG_ID1 bound to: 5'b01010 
	Parameter OUT_TRIG_ID2 bound to: 5'b01011 
	Parameter WAIT_DATA_END bound to: 5'b01100 
	Parameter END_DATA bound to: 5'b01101 
	Parameter OUT_TAIL bound to: 5'b01110 
	Parameter OUT_COUNT1 bound to: 5'b01111 
	Parameter OUT_COUNT2 bound to: 5'b10000 
	Parameter OUT_COUNT3 bound to: 5'b10001 
	Parameter FIFO_LATENCY bound to: 5'b10010 
	Parameter ALL_DONE bound to: 5'b10011 
	Parameter TimeMinPowerReset bound to: 8 - type: integer 
	Parameter TimeMinResetStart bound to: 40 - type: integer 
	Parameter TimeMinSro bound to: 16 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'UsbDataFifo'. This will prevent further optimization [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:274]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'usb_cy7c68013A'. This will prevent further optimization [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:212]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Acquisition'. This will prevent further optimization [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:699]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ConfigurationSelect'. This will prevent further optimization [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:581]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Command'. This will prevent further optimization [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:386]
WARNING: [Synth 8-3331] design ParameterGenerator has unconnected port SlowClock
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as__parameterized1 has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr__parameterized3 has unconnected port RST
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized3 has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[5]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as__parameterized1 has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr__parameterized3 has unconnected port RST
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port WR_PNTR_PLUS1_RD[5]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port WR_PNTR_PLUS1_RD[4]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH[5]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH[4]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design rd_logic__parameterized3 has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design clk_x_pntrs__parameterized1 has unconnected port WR_RST
WARNING: [Synth 8-3331] design clk_x_pntrs__parameterized1 has unconnected port RD_RST
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized6 has unconnected port DINB[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:14 ; elapsed = 00:07:19 . Memory (MB): peak = 1053.887 ; gain = 705.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin CommonControlSignalGenerator:DataTrigger to constant 0 [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/FPGA_Top.v:843]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:15 ; elapsed = 00:07:20 . Memory (MB): peak = 1053.887 ; gain = 705.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:15 ; elapsed = 00:07:20 . Memory (MB): peak = 1053.887 ; gain = 705.867
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/CommandFifo/CommandFifo.xdc] for cell 'Command/CommandFifo32Depth/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/CommandFifo/CommandFifo.xdc] for cell 'Command/CommandFifo32Depth/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO.xdc] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO.xdc] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO.xdc] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO.xdc] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO.xdc] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO.xdc] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO.xdc] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO.xdc] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/SCurveDataFifo/SCurveDataFifo.xdc] for cell 'Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/SCurveDataFifo/SCurveDataFifo.xdc] for cell 'Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/MicrorocChainDataFifo/MicrorocChainDataFifo.xdc] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/MicrorocChainDataFifo/MicrorocChainDataFifo.xdc] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/MicrorocChainDataFifo/MicrorocChainDataFifo.xdc] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/MicrorocChainDataFifo/MicrorocChainDataFifo.xdc] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/MicrorocChainDataFifo/MicrorocChainDataFifo.xdc] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/MicrorocChainDataFifo/MicrorocChainDataFifo.xdc] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/MicrorocChainDataFifo/MicrorocChainDataFifo.xdc] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/MicrorocChainDataFifo/MicrorocChainDataFifo.xdc] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ExternalDataFifo/ExternalDataFifo.xdc] for cell 'UsbDataFifo/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ExternalDataFifo/ExternalDataFifo.xdc] for cell 'UsbDataFifo/U0'
Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/constrs_1/new/SDHCAL_DIF_1V0.xdc]
WARNING: [Vivado 12-508] No pins matched 'usb_cy7c68013A/FSM_onehot_State_reg[5]/C'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/constrs_1/new/SDHCAL_DIF_1V0.xdc:603]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins {usb_cy7c68013A/FSM_onehot_State_reg[5]/C}]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/constrs_1/new/SDHCAL_DIF_1V0.xdc:603]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/constrs_1/new/SDHCAL_DIF_1V0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/constrs_1/new/SDHCAL_DIF_1V0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/CommandFifo/CommandFifo_clocks.xdc] for cell 'Command/CommandFifo32Depth/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/CommandFifo/CommandFifo_clocks.xdc] for cell 'Command/CommandFifo32Depth/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO_clocks.xdc] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO_clocks.xdc] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO_clocks.xdc] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO_clocks.xdc] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO_clocks.xdc] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO_clocks.xdc] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO_clocks.xdc] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ConfigParameterFIFO/ConfigParameterFIFO_clocks.xdc] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ExternalDataFifo/ExternalDataFifo_clocks.xdc] for cell 'UsbDataFifo/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.srcs/sources_1/ip/ExternalDataFifo/ExternalDataFifo_clocks.xdc] for cell 'UsbDataFifo/U0'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/2018.1/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1053.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:07:44 ; elapsed = 00:07:56 . Memory (MB): peak = 1053.887 ; gain = 705.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:07:44 ; elapsed = 00:07:56 . Memory (MB): peak = 1053.887 ; gain = 705.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Command/CommandFifo32Depth. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain1/SlowControlAndReadScope/ConfigParameter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain2/SlowControlAndReadScope/ConfigParameter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain3/SlowControlAndReadScope/ConfigParameter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain4/SlowControlAndReadScope/ConfigParameter. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UsbDataFifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Command/CommandFifo32Depth/U0. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for UsbDataFifo/U0. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for UsbDataFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UsbDataFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Command/CommandFifo32Depth/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Command/CommandFifo32Depth/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UsbDataFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Command/CommandFifo32Depth/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UsbDataFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Command/CommandFifo32Depth/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UsbDataFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Command/CommandFifo32Depth/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UsbDataFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Command/CommandFifo32Depth/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:07:45 ; elapsed = 00:07:57 . Memory (MB): peak = 1053.887 ; gain = 705.867
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'usb_synchronous_slavefifo'
INFO: [Synth 8-5544] ROM "nSLOE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nSLWR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nPKTEND" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ctr_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_to_ext_fifo_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ControlWord" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'MaskState_reg' in module 'CommandInterpreter'
INFO: [Synth 8-5546] ROM "MicrorocCTestChannel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicrorocReadScopeChannel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MaskState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'MicrorocDataSwitcher'
INFO: [Synth 8-5544] ROM "MicrorocAcquisitionDataEnable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MicrorocAcquisitionData" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Fifo2ReadEnable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SCurveTestDataout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SlowControlParameterLoadStart_Cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'TEST_State_reg' in module 'SCurve_Single_Test'
INFO: [Synth 8-5544] ROM "out_reset_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SCurve_Data_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TEST_State" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TEST_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TEST_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Clk_1K" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'ADC_AD9220'
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'AdcControl'
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'SpiMaster'
INFO: [Synth 8-5544] ROM "DataoutDone" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SCLK" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SDI" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SerialDataShift" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'DacControlTlv5618'
INFO: [Synth 8-5544] ROM "SerialData" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SpiReset_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataoutStart" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DacLoadDone" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'CalibrationSwitcherControl'
INFO: [Synth 8-5544] ROM "SwitcherCounter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ParameterGenerator'
INFO: [Synth 8-5544] ROM "ReadScopeParameter_Shift" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SlowControlParameter_Shift" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ParameterDone" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ShiftCount" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ExternalFifoData" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ExternalFifoWriteEn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'BitShiftOut'
INFO: [Synth 8-5544] ROM "SerialDataout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_ck_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'AutoDaq'
INFO: [Synth 8-5544] ROM "ResetStartRising_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "delay_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'TrigCount_en_reg' into 'AcqEnable_reg' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SlaveDaq.v:155]
WARNING: [Synth 8-6014] Unused sequential element TrigCount_en_reg was removed.  [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SlaveDaq.v:155]
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'SlaveDaq'
INFO: [Synth 8-5587] ROM size for "DelayCount" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "InternalData_en" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                           000001 |                              000
                    READ |                           000010 |                              001
            READ_PROCESS |                           000100 |                              010
                   WRITE |                           001000 |                              011
           WRITE_PROCESS |                           010000 |                              100
                  PKTEND |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'usb_synchronous_slavefifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                              000
                    MASK |                              010 |                              001
                  UNMASK |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'MaskState_reg' using encoding 'one-hot' in module 'CommandInterpreter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    WAIT |                             0001 |                             0001
                    DONE |                             0010 |                             1001
             FIFO_DETECT |                             0011 |                             0010
              FIFO1_READ |                             0100 |                             0100
              FIFO2_READ |                             0101 |                             0101
              FIFO3_READ |                             0110 |                             0110
              FIFO4_READ |                             0111 |                             0111
            FIFO_DATAOUT |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'MicrorocDataSwitcher'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              TEST_START |                              001 |                              001
            TEST_PROCESS |                              010 |                              010
               TEST_DONE |                              011 |                              011
                DATA_OUT |                              100 |                              100
           DATA_OUT_ONCE |                              101 |                              101
                ALL_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TEST_State_reg' using encoding 'sequential' in module 'SCurve_Single_Test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                     ACQ |                               01 |                               01
                  PERIOD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'ADC_AD9220'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               START_ADC |                              001 |                              001
            DATA_DISCARD |                              010 |                              010
               WAIT_DATA |                              011 |                              011
                    DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'AdcControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                GET_DATA |                               01 |                               01
                DATA_OUT |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'SpiMaster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                DATA_GEN |                              001 |                              001
                OUT_DATA |                              010 |                              010
       WAIT_DATAOUT_DONE |                              011 |                              011
              CHECK_DONE |                              100 |                              100
                    DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'DacControlTlv5618'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              WAIT_START |                               01 |                               01
             SWITCHER_ON |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'CalibrationSwitcherControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
            READ_PROCESS |                              001 |                              001
       READ_PROCESS_LOOP |                              010 |                              010
              SC_PROCESS |                              011 |                              011
         SC_PROCESS_LOOP |                              100 |                              100
             END_PROCESS |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'ParameterGenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
               READ_FIFO |                              001 |                              001
            DATA_LATENCY |                              010 |                              110
                GET_DATA |                              011 |                              010
                    LOOP |                              100 |                              011
                END_ONCE |                              101 |                              101
                     END |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'BitShiftOut'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                      00000100000 |                             0000
             MODE_SELECT |                      00010000000 |                             0001
               CHIPRESET |                      00000000001 |                             0011
                  POWOND |                      00000000010 |                             0100
                 RELEASE |                      00000000100 |                             0101
            WAIT_TRIGGER |                      00000001000 |                             0010
             ACQUISITION |                      00000010000 |                             0110
                    WAIT |                      00100000000 |                             0111
           START_READOUT |                      01000000000 |                             1000
               WAIT_READ |                      10000000000 |                             1001
             END_READOUT |                      00001000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'AutoDaq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00101 |                            00000
              CHIP_RESET |                            01100 |                            00001
                POWER_ON |                            01010 |                            00010
                 RELEASE |                            00111 |                            00011
              WAIT_START |                            01000 |                            00100
           WAIT_DATA_END |                            00011 |                            01100
                END_DATA |                            00010 |                            01101
                OUT_TAIL |                            00000 |                            01110
              OUT_COUNT1 |                            00001 |                            01111
              OUT_COUNT2 |                            01011 |                            10000
              OUT_COUNT3 |                            01001 |                            10001
            FIFO_LATENCY |                            00110 |                            10010
                ALL_DONE |                            00100 |                            10011
       START_ACQUISITION |                            10011 |                            00101
               WAIT_READ |                            10001 |                            00110
           START_READOUT |                            01111 |                            00111
          WAIT_READ_DONE |                            10000 |                            01000
                ONCE_END |                            10010 |                            01001
            OUT_TRIG_ID1 |                            01110 |                            01010
            OUT_TRIG_ID2 |                            01101 |                            01011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'SlaveDaq'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:57 ; elapsed = 00:08:11 . Memory (MB): peak = 1053.887 ; gain = 705.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |MicrorocCommonControl__GC0 |           1|      1312|
|2     |FPGA_Top__GCB0             |           1|     33343|
|3     |FPGA_Top__GCB1             |           1|     12014|
|4     |FPGA_Top__GCB2             |           1|     13631|
|5     |FPGA_Top__GCB3             |           1|     25402|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 15    
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 11    
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input     13 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 8     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 448   
+---Registers : 
	             1024 Bit    Registers := 1     
	              768 Bit    Registers := 1     
	              592 Bit    Registers := 4     
	              256 Bit    Registers := 3     
	              192 Bit    Registers := 5     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 7     
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 32    
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 19    
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 59    
	                5 Bit    Registers := 72    
	                4 Bit    Registers := 203   
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 31    
	                1 Bit    Registers := 530   
+---Muxes : 
	   6 Input    592 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 7     
	   4 Input    192 Bit        Muxes := 2     
	  22 Input    192 Bit        Muxes := 2     
	   3 Input    192 Bit        Muxes := 1     
	   7 Input     96 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 7     
	   4 Input     64 Bit        Muxes := 1     
	  22 Input     64 Bit        Muxes := 1     
	  68 Input     64 Bit        Muxes := 1     
	  67 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 74    
	   6 Input     16 Bit        Muxes := 5     
	   7 Input     16 Bit        Muxes := 4     
	  11 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 4     
	  20 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	   9 Input     16 Bit        Muxes := 1     
	  20 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 48    
	   2 Input     10 Bit        Muxes := 5     
	   4 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 8     
	   4 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 5     
	  20 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 87    
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	  17 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 51    
	   7 Input      3 Bit        Muxes := 9     
	  22 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 240   
	   6 Input      1 Bit        Muxes := 48    
	   7 Input      1 Bit        Muxes := 55    
	   3 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 40    
	   8 Input      1 Bit        Muxes := 4     
	  20 Input      1 Bit        Muxes := 80    
	   4 Input      1 Bit        Muxes := 19    
	   9 Input      1 Bit        Muxes := 12    
	  22 Input      1 Bit        Muxes := 23    
	  24 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FPGA_Top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ExternalRazGenerate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module HoldGenerate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module TimeStampSyncAndDataTrigger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module RamReadDoneSync4Chain 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ConfigurationParameterDistribution 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	              768 Bit    Registers := 1     
	              256 Bit    Registers := 2     
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 29    
	                1 Bit    Registers := 1     
Module xpm_cdc_sync_rst__12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst__13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width__parameterized6__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module xpm_cdc_gray__parameterized1__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized1__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare__parameterized3__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module compare__parameterized3__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module compare__parameterized3__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module compare__parameterized3__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module wr_status_flags_as__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ParameterGenerator__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              592 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input    592 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
Module PulseSynchronous__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BitShiftOut__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module Redundancy__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AsicRamReadout__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module DaqSwitcher__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module AutoDaq__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	  11 Input     16 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 10    
Module SlaveDaq__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   8 Input     16 Bit        Muxes := 1     
	  20 Input     16 Bit        Muxes := 1     
	  20 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 20    
Module DaqControl__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PowerOnControl__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_cdc_sync_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst__11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width__parameterized6__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module xpm_cdc_gray__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized1__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare__parameterized3__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module compare__parameterized3__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module compare__parameterized3__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module compare__parameterized3__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module wr_status_flags_as__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ParameterGenerator__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              592 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input    592 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
Module PulseSynchronous__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BitShiftOut__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module Redundancy__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AsicRamReadout__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module DaqSwitcher__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module AutoDaq__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	  11 Input     16 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 10    
Module SlaveDaq__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   8 Input     16 Bit        Muxes := 1     
	  20 Input     16 Bit        Muxes := 1     
	  20 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 20    
Module DaqControl__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PowerOnControl__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module TriggerSwitcher 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SpiMaster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
Module DacControlTlv5618 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 14    
Module CalibrationSwitcherControl__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module CalibrationSwitcherControl 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module AutoCalibrationSignalGen 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_sync_rst__18 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst__19 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__15 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module xpm_cdc_gray__parameterized1__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare__parameterized3__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module compare__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module compare__parameterized3__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module compare__parameterized3__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module wr_status_flags_as__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ParameterGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              592 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input    592 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
Module PulseSynchronous 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BitShiftOut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module Redundancy 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AsicRamReadout 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module DaqSwitcher 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module AutoDaq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	  11 Input     16 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 10    
Module SlaveDaq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   8 Input     16 Bit        Muxes := 1     
	  20 Input     16 Bit        Muxes := 1     
	  20 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 20    
Module DaqControl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PowerOnControl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_cdc_sync_rst__16 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst__17 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width__parameterized6__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module xpm_cdc_gray__parameterized1__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized1__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare__parameterized3__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module compare__parameterized3__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module compare__parameterized3__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module compare__parameterized3__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module wr_status_flags_as__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ParameterGenerator__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              592 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input    592 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
Module PulseSynchronous__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module BitShiftOut__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module Redundancy__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AsicRamReadout__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module DaqSwitcher__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module AutoDaq__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	  11 Input     16 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 10    
Module SlaveDaq__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   8 Input     16 Bit        Muxes := 1     
	  20 Input     16 Bit        Muxes := 1     
	  20 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 20    
Module DaqControl__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PowerOnControl__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_cdc_sync_rst__14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst__15 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_cdc_gray__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               13 Bit    Registers := 4     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               13 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module usb_synchronous_slavefifo 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module AcquisitionSwitcher 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    192 Bit        Muxes := 1     
	   4 Input    192 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 10    
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module rd_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare__parameterized1__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__parameterized1__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_sync_rst__25 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module blk_mem_gen_prim_width__parameterized4__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module rd_bin_cntr__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare__parameterized1__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__parameterized1__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module rd_status_flags_ss__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare__parameterized1__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__parameterized1__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module wr_status_flags_ss__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_sync_rst__24 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module blk_mem_gen_prim_width__parameterized4__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module rd_bin_cntr__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare__parameterized1__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__parameterized1__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module rd_status_flags_ss__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare__parameterized1__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__parameterized1__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module wr_status_flags_ss__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_sync_rst__23 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module blk_mem_gen_prim_width__parameterized4__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module rd_bin_cntr__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare__parameterized1__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__parameterized1__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module rd_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare__parameterized1__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module compare__parameterized1__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module wr_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MicrorocDataSwitcher 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 12    
Module SCurve_Test_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 3     
	               64 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 4     
	  22 Input    192 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 6     
	  22 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
Module SCurve_Single_Input__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SCurve_Single_Input__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SCurve_Single_Input 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SCurve_Single_Test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input     96 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module xpm_cdc_sync_rst__22 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module rd_bin_cntr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized2__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized2__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SCurve_Test_Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module ADC_AD9220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module AdcControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 9     
Module xpm_cdc_sync_rst__20 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst__21 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__16 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module xpm_cdc_gray__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
Module compare__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_as__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CommandDecoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module CommandDecoder__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module CommandDecoder__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module CommandDecoder__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized67 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized114 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module CommandDecoder__parameterized115 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module CommandDecoder__parameterized116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized130 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized131 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized132 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized133 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized136 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized137 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized138 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized139 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized140 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized141 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized142 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CommandDecoder__parameterized144 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized145 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized146 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized147 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandDecoder__parameterized148 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module CommandDecoder__parameterized149 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module CommandInterpreter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 64    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 2     
	   4 Input    192 Bit        Muxes := 1     
	   3 Input    192 Bit        Muxes := 1     
	  68 Input     64 Bit        Muxes := 1     
	  67 Input     64 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 69    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'Trigger1/CLK_EXT_reg1_reg' into 'Trigger0/CLK_EXT_reg1_reg' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Single_Input.v:45]
INFO: [Synth 8-4471] merging register 'Trigger1/CLK_EXT_reg2_reg' into 'Trigger0/CLK_EXT_reg2_reg' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Single_Input.v:46]
INFO: [Synth 8-4471] merging register 'Trigger2/CLK_EXT_reg1_reg' into 'Trigger0/CLK_EXT_reg1_reg' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Single_Input.v:45]
INFO: [Synth 8-4471] merging register 'Trigger2/CLK_EXT_reg2_reg' into 'Trigger0/CLK_EXT_reg2_reg' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Single_Input.v:46]
WARNING: [Synth 8-6014] Unused sequential element Trigger1/CLK_EXT_reg1_reg was removed.  [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Single_Input.v:45]
WARNING: [Synth 8-6014] Unused sequential element Trigger1/CLK_EXT_reg2_reg was removed.  [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Single_Input.v:46]
WARNING: [Synth 8-6014] Unused sequential element Trigger2/CLK_EXT_reg1_reg was removed.  [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Single_Input.v:45]
WARNING: [Synth 8-6014] Unused sequential element Trigger2/CLK_EXT_reg2_reg was removed.  [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/SCurve_Single_Input.v:46]
INFO: [Synth 8-5544] ROM "D1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Dac4bit_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dac4bit_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element MicrorocAutoCaliSignalGen/DacValueSet/DacLoadDone_reg was removed.  [D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/src/DacControlTlv5618.v:86]
INFO: [Synth 8-3886] merging instance 'i_2/MicrorocAutoCaliSignalGen/SyncClockDelay_reg[0]' (FDC) to 'i_2/MicrorocAutoCaliSignalGen/CalibrationWaveGenB/SyncClock_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/MicrorocAutoCaliSignalGen/CalibrationWaveGenB/SyncClock_r_reg[0]' (FDC) to 'i_2/MicrorocAutoCaliSignalGen/CalibrationWaveGenA/SyncClock_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/MicrorocAutoCaliSignalGen/CalibrationWaveGenB/SyncClock_r_reg[1]' (FDC) to 'i_2/MicrorocAutoCaliSignalGen/SyncClockDelay_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/MicrorocAutoCaliSignalGen/CalibrationWaveGenA/SyncClock_r_reg[1]' (FDC) to 'i_2/MicrorocAutoCaliSignalGen/SyncClockDelay_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'i_2/UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'i_3/Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[0]' (FDPE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[1]' (FDPE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[3]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[4]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[6]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[7]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[9]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[10]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[12]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[13]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[15]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[16]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[18]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[19]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[21]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[22]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[24]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[25]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[27]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[28]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[30]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[31]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[33]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[35]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[34]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[35]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[36]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[38]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[37]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[38]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[39]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[41]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[40]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[41]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[42]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[44]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[43]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[44]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[45]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[46]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[48]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[50]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[49]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[50]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[51]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[53]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[52]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[53]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[54]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[55]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[57]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[58]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[60]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[61]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[62]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[63]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[65]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[64]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[65]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[66]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[67]' (FDCE) to 'i_3/Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[68]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CommonControlSignalGeneratori_4/\TimeStampSyncAndTrigger/TriggerExt_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:23 ; elapsed = 00:09:40 . Memory (MB): peak = 1053.887 ; gain = 705.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |MicrorocCommonControl__GC0 |           1|       899|
|2     |FPGA_Top__GCB0             |           1|      6469|
|3     |FPGA_Top__GCB1             |           1|      7581|
|4     |FPGA_Top__GCB2             |           1|      8735|
|5     |FPGA_Top__GCB3             |           1|     13096|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:37 ; elapsed = 00:09:54 . Memory (MB): peak = 1053.887 ; gain = 705.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:58 ; elapsed = 00:10:16 . Memory (MB): peak = 1078.020 ; gain = 730.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |MicrorocCommonControl__GC0 |           1|       899|
|2     |FPGA_Top__GCB0             |           1|      6469|
|3     |FPGA_Top_GT0               |           1|     29394|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:10 ; elapsed = 00:10:28 . Memory (MB): peak = 1121.422 ; gain = 773.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop CommonControlSignalGenerator/HoldGen/ResetHold_n_reg is being inverted and renamed to CommonControlSignalGenerator/HoldGen/ResetHold_n_reg_inv.
INFO: [Synth 8-5365] Flop MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg is being inverted and renamed to MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv.
INFO: [Synth 8-5365] Flop MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg is being inverted and renamed to MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv.
INFO: [Synth 8-5365] Flop MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg is being inverted and renamed to MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv.
INFO: [Synth 8-5365] Flop MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg is being inverted and renamed to MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:12 ; elapsed = 00:10:31 . Memory (MB): peak = 1121.422 ; gain = 773.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:13 ; elapsed = 00:10:31 . Memory (MB): peak = 1121.422 ; gain = 773.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:15 ; elapsed = 00:10:33 . Memory (MB): peak = 1121.422 ; gain = 773.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:15 ; elapsed = 00:10:33 . Memory (MB): peak = 1121.422 ; gain = 773.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:18 ; elapsed = 00:10:36 . Memory (MB): peak = 1121.422 ; gain = 773.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:18 ; elapsed = 00:10:36 . Memory (MB): peak = 1121.422 ; gain = 773.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_2 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]     | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|fifo_generator_v13_2_2 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |    12|
|2     |CARRY4      |   199|
|3     |LUT1        |   141|
|4     |LUT2        |  1330|
|5     |LUT3        |  4142|
|6     |LUT4        |  1190|
|7     |LUT5        |  1297|
|8     |LUT6        |  2576|
|9     |MMCME2_BASE |     1|
|10    |MUXCY       |   108|
|11    |MUXF7       |    41|
|12    |MUXF8       |    17|
|13    |RAMB18E1    |     5|
|14    |RAMB18E1_1  |     4|
|15    |RAMB18E1_2  |     1|
|16    |RAMB36E1    |     4|
|17    |SRL16E      |    22|
|18    |FDCE        |  7997|
|19    |FDPE        |   817|
|20    |FDRE        |  1082|
|21    |FDSE        |    74|
|22    |IBUF        |    52|
|23    |IOBUF       |    16|
|24    |OBUF        |    66|
|25    |OBUFDS      |     4|
|26    |OBUFT       |     3|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------+--------------------------------------------------------+------+
|      |Instance                                                                                  |Module                                                  |Cells |
+------+------------------------------------------------------------------------------------------+--------------------------------------------------------+------+
|1     |top                                                                                       |                                                        | 21201|
|2     |  ConfigurationSelect                                                                     |ConfigurationParameterDistribution                      |  4360|
|3     |  UsbDataFifo                                                                             |ExternalDataFifo                                        |   368|
|4     |    U0                                                                                    |fifo_generator_v13_2_2                                  |   368|
|5     |      inst_fifo_gen                                                                       |fifo_generator_v13_2_2_synth                            |   368|
|6     |        \gconvfifo.rf                                                                     |fifo_generator_top                                      |   368|
|7     |          \grf.rf                                                                         |fifo_generator_ramfifo                                  |   368|
|8     |            \gntv_or_sync_fifo.gcx.clkx                                                   |clk_x_pntrs                                             |   152|
|9     |              wr_pntr_cdc_inst                                                            |xpm_cdc_gray__1                                         |    76|
|10    |              rd_pntr_cdc_inst                                                            |xpm_cdc_gray                                            |    76|
|11    |            \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic                                                |    66|
|12    |              \gras.rsts                                                                  |rd_status_flags_as                                      |    33|
|13    |                c0                                                                        |compare_118                                             |    14|
|14    |                c1                                                                        |compare_119                                             |    14|
|15    |              rpntr                                                                       |rd_bin_cntr                                             |    33|
|16    |            \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic                                                |    78|
|17    |              \gwas.wsts                                                                  |wr_status_flags_as                                      |    33|
|18    |                c1                                                                        |compare                                                 |    14|
|19    |                c2                                                                        |compare_117                                             |    14|
|20    |              wpntr                                                                       |wr_bin_cntr                                             |    45|
|21    |            \gntv_or_sync_fifo.mem                                                        |memory                                                  |    36|
|22    |              \gbm.gbmg.gbmga.ngecc.bmg                                                   |blk_mem_gen_v8_4_1                                      |    36|
|23    |                inst_blk_mem_gen                                                          |blk_mem_gen_v8_4_1_synth                                |    36|
|24    |                  \gnbram.gnativebmg.native_blk_mem_gen                                   |blk_mem_gen_top                                         |    36|
|25    |                    \valid.cstr                                                           |blk_mem_gen_generic_cstr                                |    36|
|26    |                      \has_mux_b.B                                                        |blk_mem_gen_mux__parameterized0                         |    17|
|27    |                      \ramloop[0].ram.r                                                   |blk_mem_gen_prim_width                                  |     1|
|28    |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper                                |     1|
|29    |                      \ramloop[1].ram.r                                                   |blk_mem_gen_prim_width__parameterized0                  |     1|
|30    |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized0                |     1|
|31    |                      \ramloop[2].ram.r                                                   |blk_mem_gen_prim_width__parameterized1                  |    16|
|32    |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized1                |     1|
|33    |                      \ramloop[3].ram.r                                                   |blk_mem_gen_prim_width__parameterized2                  |     1|
|34    |                        \prim_noinit.ram                                                  |blk_mem_gen_prim_wrapper__parameterized2                |     1|
|35    |            rstblk                                                                        |reset_blk_ramfifo__xdcDup__1                            |    36|
|36    |              \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst               |xpm_cdc_sync_rst__14                                    |     5|
|37    |              \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst       |xpm_cdc_sync_rst__15                                    |     5|
|38    |              \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd      |xpm_cdc_single__10                                      |     5|
|39    |              \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr      |xpm_cdc_single__11                                      |     5|
|40    |  Acquisition                                                                             |AcquisitionControl                                      |  3335|
|41    |    AD9220Control                                                                         |AdcControl                                              |   104|
|42    |      Ad9220Control                                                                       |ADC_AD9220                                              |    34|
|43    |    AcquisitionDataSwitcher                                                               |MicrorocDataSwitcher                                    |   645|
|44    |      MicrorocChain1DataFIFO                                                              |MicrorocChainDataFifo__xdcDup__1                        |   141|
|45    |        U0                                                                                |fifo_generator_v13_2_2__parameterized3__xdcDup__1       |   141|
|46    |          inst_fifo_gen                                                                   |fifo_generator_v13_2_2_synth__parameterized1__xdcDup__1 |   141|
|47    |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized1__xdcDup__1           |   141|
|48    |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized1__xdcDup__1       |   141|
|49    |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized1_100                            |    66|
|50    |                  \grss.rsts                                                              |rd_status_flags_ss_113                                  |    15|
|51    |                    c1                                                                    |compare__parameterized1_115                             |     5|
|52    |                    c2                                                                    |compare__parameterized1_116                             |     6|
|53    |                  rpntr                                                                   |rd_bin_cntr__parameterized1_114                         |    51|
|54    |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized1_101                            |    48|
|55    |                  \gwss.wsts                                                              |wr_status_flags_ss_109                                  |    17|
|56    |                    c0                                                                    |compare__parameterized1_111                             |     6|
|57    |                    c1                                                                    |compare__parameterized1_112                             |     5|
|58    |                  wpntr                                                                   |wr_bin_cntr__parameterized1_110                         |    31|
|59    |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized1_102                              |    11|
|60    |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_1__parameterized3_103                  |    11|
|61    |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_1_synth__parameterized1_104            |    11|
|62    |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized1_105                     |    11|
|63    |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized1_106            |    11|
|64    |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized4_107              |    11|
|65    |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized4_108            |     2|
|66    |                rstblk                                                                    |reset_blk_ramfifo__parameterized0__xdcDup__1            |    16|
|67    |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst                                        |     5|
|68    |      MicrorocChain2DataFIFO                                                              |MicrorocChainDataFifo__xdcDup__2                        |   141|
|69    |        U0                                                                                |fifo_generator_v13_2_2__parameterized3__xdcDup__2       |   141|
|70    |          inst_fifo_gen                                                                   |fifo_generator_v13_2_2_synth__parameterized1__xdcDup__2 |   141|
|71    |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized1__xdcDup__2           |   141|
|72    |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized1__xdcDup__2       |   141|
|73    |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized1_83                             |    66|
|74    |                  \grss.rsts                                                              |rd_status_flags_ss_96                                   |    15|
|75    |                    c1                                                                    |compare__parameterized1_98                              |     5|
|76    |                    c2                                                                    |compare__parameterized1_99                              |     6|
|77    |                  rpntr                                                                   |rd_bin_cntr__parameterized1_97                          |    51|
|78    |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized1_84                             |    48|
|79    |                  \gwss.wsts                                                              |wr_status_flags_ss_92                                   |    17|
|80    |                    c0                                                                    |compare__parameterized1_94                              |     6|
|81    |                    c1                                                                    |compare__parameterized1_95                              |     5|
|82    |                  wpntr                                                                   |wr_bin_cntr__parameterized1_93                          |    31|
|83    |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized1_85                               |    11|
|84    |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_1__parameterized3_86                   |    11|
|85    |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_1_synth__parameterized1_87             |    11|
|86    |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized1_88                      |    11|
|87    |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized1_89             |    11|
|88    |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized4_90               |    11|
|89    |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized4_91             |     2|
|90    |                rstblk                                                                    |reset_blk_ramfifo__parameterized0__xdcDup__2            |    16|
|91    |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__25                                    |     5|
|92    |      MicrorocChain3DataFIFO                                                              |MicrorocChainDataFifo__xdcDup__3                        |   141|
|93    |        U0                                                                                |fifo_generator_v13_2_2__parameterized3__xdcDup__3       |   141|
|94    |          inst_fifo_gen                                                                   |fifo_generator_v13_2_2_synth__parameterized1__xdcDup__3 |   141|
|95    |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized1__xdcDup__3           |   141|
|96    |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized1__xdcDup__3       |   141|
|97    |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized1_66                             |    66|
|98    |                  \grss.rsts                                                              |rd_status_flags_ss_79                                   |    15|
|99    |                    c1                                                                    |compare__parameterized1_81                              |     5|
|100   |                    c2                                                                    |compare__parameterized1_82                              |     6|
|101   |                  rpntr                                                                   |rd_bin_cntr__parameterized1_80                          |    51|
|102   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized1_67                             |    48|
|103   |                  \gwss.wsts                                                              |wr_status_flags_ss_75                                   |    17|
|104   |                    c0                                                                    |compare__parameterized1_77                              |     6|
|105   |                    c1                                                                    |compare__parameterized1_78                              |     5|
|106   |                  wpntr                                                                   |wr_bin_cntr__parameterized1_76                          |    31|
|107   |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized1_68                               |    11|
|108   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_1__parameterized3_69                   |    11|
|109   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_1_synth__parameterized1_70             |    11|
|110   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized1_71                      |    11|
|111   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized1_72             |    11|
|112   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized4_73               |    11|
|113   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized4_74             |     2|
|114   |                rstblk                                                                    |reset_blk_ramfifo__parameterized0__xdcDup__3            |    16|
|115   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__24                                    |     5|
|116   |      MicrorocChain4DataFIFO                                                              |MicrorocChainDataFifo                                   |   141|
|117   |        U0                                                                                |fifo_generator_v13_2_2__parameterized3                  |   141|
|118   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_2_synth__parameterized1            |   141|
|119   |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized1                      |   141|
|120   |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized1                  |   141|
|121   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized1                                |    66|
|122   |                  \grss.rsts                                                              |rd_status_flags_ss                                      |    15|
|123   |                    c1                                                                    |compare__parameterized1_64                              |     5|
|124   |                    c2                                                                    |compare__parameterized1_65                              |     6|
|125   |                  rpntr                                                                   |rd_bin_cntr__parameterized1                             |    51|
|126   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized1                                |    48|
|127   |                  \gwss.wsts                                                              |wr_status_flags_ss                                      |    17|
|128   |                    c0                                                                    |compare__parameterized1                                 |     6|
|129   |                    c1                                                                    |compare__parameterized1_63                              |     5|
|130   |                  wpntr                                                                   |wr_bin_cntr__parameterized1                             |    31|
|131   |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized1                                  |    11|
|132   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_1__parameterized3                      |    11|
|133   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_1_synth__parameterized1                |    11|
|134   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized1                         |    11|
|135   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized1                |    11|
|136   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized4                  |    11|
|137   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized4                |     2|
|138   |                rstblk                                                                    |reset_blk_ramfifo__parameterized0__xdcDup__4            |    16|
|139   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__23                                    |     5|
|140   |    MicrorocSCurveTest                                                                    |SCurve_Test_Top                                         |  2579|
|141   |      SC_test_control                                                                     |SCurve_Test_Control                                     |  1652|
|142   |      scurve_data_fifo_16x16                                                              |SCurveDataFifo                                          |    69|
|143   |        U0                                                                                |fifo_generator_v13_2_2__parameterized5                  |    69|
|144   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_2_synth__parameterized2            |    69|
|145   |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized2                      |    69|
|146   |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized2                  |    69|
|147   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized2                                |    16|
|148   |                  \grss.rsts                                                              |rd_status_flags_ss__parameterized0                      |     3|
|149   |                  rpntr                                                                   |rd_bin_cntr__parameterized2                             |    13|
|150   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized2                                |    26|
|151   |                  \gwss.wsts                                                              |wr_status_flags_ss__parameterized0                      |     6|
|152   |                  wpntr                                                                   |wr_bin_cntr__parameterized2                             |    20|
|153   |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized2                                  |    10|
|154   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_1__parameterized5                      |    10|
|155   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_1_synth__parameterized2                |    10|
|156   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized2                         |    10|
|157   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized2                |    10|
|158   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized5                  |    10|
|159   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized5                |     1|
|160   |                rstblk                                                                    |reset_blk_ramfifo__parameterized0                       |    17|
|161   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__22                                    |     5|
|162   |      SC_test_single                                                                      |SCurve_Single_Test                                      |   528|
|163   |        Trigger0                                                                          |SCurve_Single_Input                                     |   131|
|164   |        Trigger1                                                                          |SCurve_Single_Input_61                                  |   138|
|165   |        Trigger2                                                                          |SCurve_Single_Input_62                                  |   124|
|166   |  Command                                                                                 |CommandInterpreter                                      |  3176|
|167   |    CommandFifo32Depth                                                                    |CommandFifo                                             |   160|
|168   |      U0                                                                                  |fifo_generator_v13_2_2__parameterized1                  |   160|
|169   |        inst_fifo_gen                                                                     |fifo_generator_v13_2_2_synth__parameterized0            |   160|
|170   |          \gconvfifo.rf                                                                   |fifo_generator_top__parameterized0                      |   160|
|171   |            \grf.rf                                                                       |fifo_generator_ramfifo__parameterized0                  |   160|
|172   |              \gntv_or_sync_fifo.gcx.clkx                                                 |clk_x_pntrs__parameterized0                             |    60|
|173   |                wr_pntr_cdc_inst                                                          |xpm_cdc_gray__parameterized0__1                         |    28|
|174   |                rd_pntr_cdc_inst                                                          |xpm_cdc_gray__parameterized0                            |    28|
|175   |              \gntv_or_sync_fifo.gl0.rd                                                   |rd_logic__parameterized0                                |    21|
|176   |                \gras.rsts                                                                |rd_status_flags_as__parameterized0                      |     3|
|177   |                rpntr                                                                     |rd_bin_cntr__parameterized0                             |    18|
|178   |              \gntv_or_sync_fifo.gl0.wr                                                   |wr_logic__parameterized0                                |    26|
|179   |                \gwas.wsts                                                                |wr_status_flags_as__parameterized0                      |     3|
|180   |                wpntr                                                                     |wr_bin_cntr__parameterized0                             |    23|
|181   |              \gntv_or_sync_fifo.mem                                                      |memory__parameterized0                                  |    17|
|182   |                \gbm.gbmg.gbmga.ngecc.bmg                                                 |blk_mem_gen_v8_4_1__parameterized1                      |    17|
|183   |                  inst_blk_mem_gen                                                        |blk_mem_gen_v8_4_1_synth__parameterized0                |    17|
|184   |                    \gnbram.gnativebmg.native_blk_mem_gen                                 |blk_mem_gen_top__parameterized0                         |    17|
|185   |                      \valid.cstr                                                         |blk_mem_gen_generic_cstr__parameterized0                |    17|
|186   |                        \ramloop[0].ram.r                                                 |blk_mem_gen_prim_width__parameterized3                  |    17|
|187   |                          \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized3                |     3|
|188   |              rstblk                                                                      |reset_blk_ramfifo__xdcDup__2                            |    36|
|189   |                \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst             |xpm_cdc_sync_rst__20                                    |     5|
|190   |                \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst     |xpm_cdc_sync_rst__21                                    |     5|
|191   |                \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |xpm_cdc_single__16                                      |     5|
|192   |                \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |xpm_cdc_single                                          |     5|
|193   |    AcquisitionStartStopSet                                                               |CommandDecoder__parameterized102                        |    16|
|194   |    AdcDataNumberSet3to0                                                                  |CommandDecoder__parameterized87                         |     5|
|195   |    AdcDataNumberSet7to4                                                                  |CommandDecoder__parameterized88                         |     5|
|196   |    AdcStartDelayTimeSet                                                                  |CommandDecoder__parameterized86                         |     6|
|197   |    AsicChainSelectSet                                                                    |CommandDecoder__parameterized101                        |     6|
|198   |    AutoDaqTriggerDelayTimeSet11to8                                                       |CommandDecoder__parameterized127                        |     6|
|199   |    AutoDaqTriggerDelayTimeSet15to12                                                      |CommandDecoder__parameterized128                        |     5|
|200   |    AutoDaqTriggerDelayTimeSet3to0                                                        |CommandDecoder__parameterized125                        |     5|
|201   |    AutoDaqTriggerDelayTimeSet7to4                                                        |CommandDecoder__parameterized126                        |     5|
|202   |    BandGapEnable                                                                         |CommandDecoder__parameterized22                         |     2|
|203   |    BandGapPPEnable                                                                       |CommandDecoder__parameterized41                         |     2|
|204   |    CTestChannel3to0                                                                      |CommandDecoder__parameterized35                         |    48|
|205   |    CTestChannel7to4                                                                      |CommandDecoder__parameterized36                         |    55|
|206   |    CTestOrInputSelect                                                                    |CommandDecoder__parameterized65                         |     2|
|207   |    ChipFullEnableSet                                                                     |CommandDecoder__parameterized122                        |     2|
|208   |    ChipID3to0                                                                            |CommandDecoder__parameterized23                         |     5|
|209   |    ChipID7to4                                                                            |CommandDecoder__parameterized24                         |     5|
|210   |    CkMux                                                                                 |CommandDecoder__parameterized5                          |     2|
|211   |    CounterMaxSet11to8                                                                    |CommandDecoder__parameterized78                         |     5|
|212   |    CounterMaxSet15to12                                                                   |CommandDecoder__parameterized79                         |     5|
|213   |    CounterMaxSet3to0                                                                     |CommandDecoder__parameterized76                         |     5|
|214   |    CounterMaxSet7to4                                                                     |CommandDecoder__parameterized77                         |     5|
|215   |    Dac0Vth3to0                                                                           |CommandDecoder__parameterized18                         |     5|
|216   |    Dac0Vth7to4                                                                           |CommandDecoder__parameterized19                         |     5|
|217   |    Dac0Vth9to8                                                                           |CommandDecoder__parameterized20                         |     3|
|218   |    Dac1Vth3to0                                                                           |CommandDecoder__parameterized15                         |     5|
|219   |    Dac1Vth7to4                                                                           |CommandDecoder__parameterized16                         |     5|
|220   |    Dac1Vth9to8                                                                           |CommandDecoder__parameterized17                         |     3|
|221   |    Dac2Vth3to0                                                                           |CommandDecoder__parameterized12                         |     5|
|222   |    Dac2Vth7to4                                                                           |CommandDecoder__parameterized13                         |     5|
|223   |    Dac2Vth9to8                                                                           |CommandDecoder__parameterized14                         |     5|
|224   |    Dac4bitPPEnable                                                                       |CommandDecoder__parameterized44                         |     2|
|225   |    DacEnable                                                                             |CommandDecoder__parameterized21                         |     2|
|226   |    DacPPEnable                                                                           |CommandDecoder__parameterized40                         |     2|
|227   |    DaqModeSelect                                                                         |CommandDecoder__parameterized109                        |     2|
|228   |    DataFifoReset                                                                         |CommandDecoder__parameterized103                        |     2|
|229   |    DataoutChannelSelect                                                                  |CommandDecoder__parameterized0                          |     3|
|230   |    DiscriMaskSet                                                                         |CommandDecoder__parameterized27                         |   990|
|231   |    DiscriminatorPPEnable                                                                 |CommandDecoder__parameterized42                         |     2|
|232   |    EnablePowerPulsingPin                                                                 |CommandDecoder__parameterized105                        |     2|
|233   |    EnableSCurveInnerClock                                                                |CommandDecoder__parameterized129                        |     2|
|234   |    EndHoldTimeSet11to8                                                                   |CommandDecoder__parameterized99                         |     5|
|235   |    EndHoldTimeSet15to12                                                                  |CommandDecoder__parameterized100                        |     5|
|236   |    EndHoldTimeSet3to0                                                                    |CommandDecoder__parameterized97                         |     5|
|237   |    EndHoldTimeSet7to4                                                                    |CommandDecoder__parameterized98                         |     5|
|238   |    EndReadoutChannelSelect                                                               |CommandDecoder__parameterized3                          |     2|
|239   |    EndReadoutParameterGenerator                                                          |CommandDecoder__parameterized106                        |     5|
|240   |    ExternalAdcStartStop                                                                  |CommandDecoder__parameterized85                         |     3|
|241   |    ExternalRazDelayTime                                                                  |CommandDecoder__parameterized51                         |     6|
|242   |    ExternalRazMode                                                                       |CommandDecoder__parameterized50                         |     3|
|243   |    ExternalRazSignalEnable                                                               |CommandDecoder__parameterized6                          |     2|
|244   |    ExternalTriggerEnable                                                                 |CommandDecoder__parameterized8                          |     2|
|245   |    GainBoostEnable                                                                       |CommandDecoder__parameterized34                         |     2|
|246   |    HighGainShaperFeedbackSelect                                                          |CommandDecoder__parameterized31                         |     3|
|247   |    HighGainShaperPPEnable                                                                |CommandDecoder__parameterized47                         |     2|
|248   |    HoldDelaySet3to0                                                                      |CommandDecoder__parameterized90                         |     5|
|249   |    HoldDelaySet7to4                                                                      |CommandDecoder__parameterized91                         |     5|
|250   |    HoldEnableSet                                                                         |CommandDecoder__parameterized96                         |     2|
|251   |    HoldTimeSet11to8                                                                      |CommandDecoder__parameterized94                         |     5|
|252   |    HoldTimeSet15to12                                                                     |CommandDecoder__parameterized95                         |     5|
|253   |    HoldTimeSet3to0                                                                       |CommandDecoder__parameterized92                         |     5|
|254   |    HoldTimeSet7to4                                                                       |CommandDecoder__parameterized93                         |     5|
|255   |    InternalRazSignalEnable                                                               |CommandDecoder__parameterized7                          |     2|
|256   |    InternalRazSignalLenth                                                                |CommandDecoder__parameterized4                          |     3|
|257   |    LatchedOrDirectOutput                                                                 |CommandDecoder__parameterized29                         |     2|
|258   |    LightLed                                                                              |CommandDecoder__parameterized149                        |     6|
|259   |    LoadAutoCalibrationDac                                                                |CommandDecoder__parameterized143                        |     3|
|260   |    LowGainShaperFeedbackSelect                                                           |CommandDecoder__parameterized33                         |     3|
|261   |    LowGainShaperPPEnable                                                                 |CommandDecoder__parameterized46                         |     2|
|262   |    LvdsReceiverPPEnable                                                                  |CommandDecoder__parameterized39                         |     2|
|263   |    MaskChannel3to0                                                                       |CommandDecoder__parameterized25                         |    12|
|264   |    MaskChannel5to4                                                                       |CommandDecoder__parameterized26                         |     5|
|265   |    MaskSet                                                                               |CommandDecoder__parameterized28                         |   388|
|266   |    OTAqEnable                                                                            |CommandDecoder__parameterized30                         |     2|
|267   |    OTAqPPEnable                                                                          |CommandDecoder__parameterized43                         |     2|
|268   |    ParameterLoadStart                                                                    |CommandDecoder__parameterized52                         |     5|
|269   |    PreAmplifierPPEnable                                                                  |CommandDecoder__parameterized48                         |     2|
|270   |    ReadScopeChannel3to0                                                                  |CommandDecoder__parameterized37                         |    54|
|271   |    ReadScopeChannel7to4                                                                  |CommandDecoder__parameterized38                         |    47|
|272   |    ReadoutChannelSelect                                                                  |CommandDecoder__parameterized49                         |     2|
|273   |    ResetMicrorocAcq                                                                      |CommandDecoder__parameterized84                         |     2|
|274   |    RunningModeSelect                                                                     |CommandDecoder__parameterized53                         |     7|
|275   |    SCurveTestReset                                                                       |CommandDecoder__parameterized116                        |     2|
|276   |    SelectAutoCalibrationDac                                                              |CommandDecoder__parameterized142                        |     3|
|277   |    SelectAutoCalibrationSwitcher                                                         |CommandDecoder__parameterized148                        |     3|
|278   |    SelectAutoDaqAcquisitionMode                                                          |CommandDecoder__parameterized123                        |     2|
|279   |    SelectAutoDaqTriggerMode                                                              |CommandDecoder__parameterized124                        |     2|
|280   |    SelectSCurveTestAsic                                                                  |CommandDecoder__parameterized108                        |     5|
|281   |    SetAsicNumber                                                                         |CommandDecoder__parameterized107                        |     5|
|282   |    SetAutoCalibrationDac1Data11to8                                                       |CommandDecoder__parameterized138                        |     5|
|283   |    SetAutoCalibrationDac1Data3to0                                                        |CommandDecoder__parameterized136                        |     5|
|284   |    SetAutoCalibrationDac1Data7to4                                                        |CommandDecoder__parameterized137                        |     5|
|285   |    SetAutoCalibrationDac2Data11to8                                                       |CommandDecoder__parameterized141                        |     5|
|286   |    SetAutoCalibrationDac2Data3to0                                                        |CommandDecoder__parameterized139                        |     5|
|287   |    SetAutoCalibrationDac2Data7to4                                                        |CommandDecoder__parameterized140                        |     5|
|288   |    SetAutoCalibrationDacPowerDown                                                        |CommandDecoder__parameterized134                        |     2|
|289   |    SetAutoCalibrationDacSpeed                                                            |CommandDecoder__parameterized135                        |     2|
|290   |    SetAutoCalibrationSwitcherOnTime11to8                                                 |CommandDecoder__parameterized146                        |     5|
|291   |    SetAutoCalibrationSwitcherOnTime15to12                                                |CommandDecoder__parameterized147                        |     5|
|292   |    SetAutoCalibrationSwitcherOnTime3to0                                                  |CommandDecoder__parameterized144                        |     5|
|293   |    SetAutoCalibrationSwitcherOnTime7to4                                                  |CommandDecoder__parameterized145                        |     5|
|294   |    SetInternalSynchronousClockPeriod11to8                                                |CommandDecoder__parameterized132                        |     5|
|295   |    SetInternalSynchronousClockPeriod15to12                                               |CommandDecoder__parameterized133                        |     5|
|296   |    SetInternalSynchronousClockPeriod3to0                                                 |CommandDecoder__parameterized130                        |     5|
|297   |    SetInternalSynchronousClockPeriod7to4                                                 |CommandDecoder__parameterized131                        |     5|
|298   |    SetStartAcquisitionTime11to8                                                          |CommandDecoder__parameterized112                        |     5|
|299   |    SetStartAcquisitionTime15to12                                                         |CommandDecoder__parameterized113                        |     5|
|300   |    SetStartAcquisitionTime3to0                                                           |CommandDecoder__parameterized110                        |     7|
|301   |    SetStartAcquisitionTime7to4                                                           |CommandDecoder__parameterized111                        |     5|
|302   |    ShaperOutLowGainOrHighGain                                                            |CommandDecoder__parameterized32                         |     2|
|303   |    SingleOr64ChannelSelect                                                               |CommandDecoder__parameterized64                         |     2|
|304   |    SingleTestChannelSet3to0                                                              |CommandDecoder__parameterized66                         |     5|
|305   |    SingleTestChannelSet5to4                                                              |CommandDecoder__parameterized67                         |     3|
|306   |    SlowControlOrReadScopeSelect                                                          |CommandDecoder                                          |     3|
|307   |    StartReadoutChannelSelect                                                             |CommandDecoder__parameterized2                          |     2|
|308   |    SweepAcqMaxPackageNumberSet11to8                                                      |CommandDecoder__parameterized82                         |     5|
|309   |    SweepAcqMaxPackageNumberSet15to12                                                     |CommandDecoder__parameterized83                         |     5|
|310   |    SweepAcqMaxPackageNumberSet3to0                                                       |CommandDecoder__parameterized80                         |     5|
|311   |    SweepAcqMaxPackageNumberSet7to4                                                       |CommandDecoder__parameterized81                         |     5|
|312   |    SweepDacEndValue3to0                                                                  |CommandDecoder__parameterized58                         |     5|
|313   |    SweepDacEndValue7to4                                                                  |CommandDecoder__parameterized59                         |     5|
|314   |    SweepDacEndValue9to8                                                                  |CommandDecoder__parameterized60                         |     3|
|315   |    SweepDacSelect                                                                        |CommandDecoder__parameterized54                         |     3|
|316   |    SweepDacStartValue3to0                                                                |CommandDecoder__parameterized55                         |     5|
|317   |    SweepDacStartValue7to4                                                                |CommandDecoder__parameterized56                         |     5|
|318   |    SweepDacStartValue9to8                                                                |CommandDecoder__parameterized57                         |     3|
|319   |    SweepDacStepValue3to0                                                                 |CommandDecoder__parameterized61                         |     5|
|320   |    SweepDacStepValue7to4                                                                 |CommandDecoder__parameterized62                         |     5|
|321   |    SweepDacStepValue9to8                                                                 |CommandDecoder__parameterized63                         |     3|
|322   |    SweepTestStartStopSet                                                                 |CommandDecoder__parameterized73                         |     3|
|323   |    TestSignalColumnSelect                                                                |CommandDecoder__parameterized114                        |     4|
|324   |    TestSignalRowSelect                                                                   |CommandDecoder__parameterized115                        |     4|
|325   |    TimeStampReset                                                                        |CommandDecoder__parameterized104                        |     2|
|326   |    TransmitOnChannelSelect                                                               |CommandDecoder__parameterized1                          |     3|
|327   |    TriggerCoincidenceSet                                                                 |CommandDecoder__parameterized89                         |     5|
|328   |    TriggerCountMaxSet11to8                                                               |CommandDecoder__parameterized70                         |     5|
|329   |    TriggerCountMaxSet15to12                                                              |CommandDecoder__parameterized71                         |     5|
|330   |    TriggerCountMaxSet3to0                                                                |CommandDecoder__parameterized68                         |     6|
|331   |    TriggerCountMaxSet7to4                                                                |CommandDecoder__parameterized69                         |     5|
|332   |    TriggerDelaySet                                                                       |CommandDecoder__parameterized72                         |     5|
|333   |    TriggerEfficiencyOrCountEfficiencySet                                                 |CommandDecoder__parameterized75                         |     2|
|334   |    TriggerNor64OrDirectSelect                                                            |CommandDecoder__parameterized9                          |     2|
|335   |    TriggerOutputEnable                                                                   |CommandDecoder__parameterized10                         |     2|
|336   |    TriggerSuppressWidth11to8                                                             |CommandDecoder__parameterized119                        |     5|
|337   |    TriggerSuppressWidth15to12                                                            |CommandDecoder__parameterized120                        |     5|
|338   |    TriggerSuppressWidth19to16                                                            |CommandDecoder__parameterized121                        |     5|
|339   |    TriggerSuppressWidth3to0                                                              |CommandDecoder__parameterized117                        |     5|
|340   |    TriggerSuppressWidth7to4                                                              |CommandDecoder__parameterized118                        |     5|
|341   |    TriggerToWriteSelect                                                                  |CommandDecoder__parameterized11                         |     4|
|342   |    UnmaskAllChannelSet                                                                   |CommandDecoder__parameterized74                         |     2|
|343   |    WidlarPPEnable                                                                        |CommandDecoder__parameterized45                         |     2|
|344   |  usb_cy7c68013A                                                                          |usb_synchronous_slavefifo                               |    66|
|345   |  ClockGenerator                                                                          |ClockManagement                                         |    21|
|346   |  CommonControlSignalGenerator                                                            |MicrorocCommonControl                                   |   528|
|347   |    ExternalRazGen                                                                        |ExternalRazGenerate                                     |    43|
|348   |    HoldGen                                                                               |HoldGenerate                                            |   447|
|349   |    RamReadDoneDetect                                                                     |RamReadDoneSync4Chain                                   |    19|
|350   |    TimeStampSyncAndTrigger                                                               |TimeStampSyncAndDataTrigger                             |    15|
|351   |  MicrorocAutoCaliSignalGen                                                               |AutoCalibrationSignalGen                                |   294|
|352   |    CalibrationWaveGenA                                                                   |CalibrationSwitcherControl                              |    64|
|353   |    CalibrationWaveGenB                                                                   |CalibrationSwitcherControl_60                           |    61|
|354   |    DacValueSet                                                                           |DacControlTlv5618                                       |   120|
|355   |      DacSpiOut                                                                           |SpiMaster                                               |    60|
|356   |  MicrorocChain1                                                                          |MicrorocControl__xdcDup__1                              |  2225|
|357   |    MicrorocDaq                                                                           |DaqControl_40                                           |   516|
|358   |      AutoDaqControl                                                                      |AutoDaq_58                                              |   187|
|359   |      SlaveDaqControl                                                                     |SlaveDaq_59                                             |   327|
|360   |    ReadOnChipRam                                                                         |AsicRamReadout_41                                       |    71|
|361   |    SlowControlAndReadScope                                                               |SlowControlAndReadScopeSet__xdcDup__1                   |  1636|
|362   |      ConfigParameter                                                                     |ConfigParameterFIFO__xdcDup__1                          |   183|
|363   |        U0                                                                                |fifo_generator_v13_2_2__parameterized7__xdcDup__1       |   183|
|364   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_2_synth__parameterized3__xdcDup__1 |   183|
|365   |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized3__xdcDup__1           |   183|
|366   |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized3__xdcDup__1       |   183|
|367   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs__parameterized1__xdcDup__1                  |    75|
|368   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__parameterized1__10                        |    34|
|369   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__parameterized1                            |    34|
|370   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized3_45                             |    28|
|371   |                  \gras.rsts                                                              |rd_status_flags_as__parameterized1_56                   |     3|
|372   |                  rpntr                                                                   |rd_bin_cntr__parameterized3_57                          |    25|
|373   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized3_46                             |    27|
|374   |                  \gwas.wsts                                                              |wr_status_flags_as__parameterized1_54                   |     3|
|375   |                  wpntr                                                                   |wr_bin_cntr__parameterized3_55                          |    24|
|376   |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized3_47                               |    17|
|377   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_1__parameterized7_48                   |    17|
|378   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_1_synth__parameterized3_49             |    17|
|379   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized3_50                      |    17|
|380   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized3_51             |    17|
|381   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized6_52               |    17|
|382   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized6_53             |     3|
|383   |                rstblk                                                                    |reset_blk_ramfifo__xdcDup__3                            |    36|
|384   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__18                                    |     5|
|385   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst__19                                    |     5|
|386   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__14                                      |     5|
|387   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__15                                      |     5|
|388   |      ParameterGen                                                                        |ParameterGenerator_42                                   |  1375|
|389   |      ParameterShiftOut                                                                   |BitShiftOut_43                                          |    73|
|390   |      PulseSync                                                                           |PulseSynchronous_44                                     |     5|
|391   |  MicrorocChain2                                                                          |MicrorocControl__xdcDup__2                              |  2224|
|392   |    MicrorocDaq                                                                           |DaqControl_20                                           |   515|
|393   |      AutoDaqControl                                                                      |AutoDaq_38                                              |   186|
|394   |      SlaveDaqControl                                                                     |SlaveDaq_39                                             |   326|
|395   |    ReadOnChipRam                                                                         |AsicRamReadout_21                                       |    71|
|396   |    SlowControlAndReadScope                                                               |SlowControlAndReadScopeSet__xdcDup__2                   |  1636|
|397   |      ConfigParameter                                                                     |ConfigParameterFIFO__xdcDup__2                          |   183|
|398   |        U0                                                                                |fifo_generator_v13_2_2__parameterized7__xdcDup__2       |   183|
|399   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_2_synth__parameterized3__xdcDup__2 |   183|
|400   |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized3__xdcDup__2           |   183|
|401   |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized3__xdcDup__2       |   183|
|402   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs__parameterized1__xdcDup__2                  |    75|
|403   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__parameterized1__8                         |    34|
|404   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__parameterized1__9                         |    34|
|405   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized3_25                             |    28|
|406   |                  \gras.rsts                                                              |rd_status_flags_as__parameterized1_36                   |     3|
|407   |                  rpntr                                                                   |rd_bin_cntr__parameterized3_37                          |    25|
|408   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized3_26                             |    27|
|409   |                  \gwas.wsts                                                              |wr_status_flags_as__parameterized1_34                   |     3|
|410   |                  wpntr                                                                   |wr_bin_cntr__parameterized3_35                          |    24|
|411   |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized3_27                               |    17|
|412   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_1__parameterized7_28                   |    17|
|413   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_1_synth__parameterized3_29             |    17|
|414   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized3_30                      |    17|
|415   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized3_31             |    17|
|416   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized6_32               |    17|
|417   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized6_33             |     3|
|418   |                rstblk                                                                    |reset_blk_ramfifo__xdcDup__4                            |    36|
|419   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__16                                    |     5|
|420   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst__17                                    |     5|
|421   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__12                                      |     5|
|422   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__13                                      |     5|
|423   |      ParameterGen                                                                        |ParameterGenerator_22                                   |  1375|
|424   |      ParameterShiftOut                                                                   |BitShiftOut_23                                          |    73|
|425   |      PulseSync                                                                           |PulseSynchronous_24                                     |     5|
|426   |  MicrorocChain3                                                                          |MicrorocControl__xdcDup__3                              |  2225|
|427   |    MicrorocDaq                                                                           |DaqControl_0                                            |   516|
|428   |      AutoDaqControl                                                                      |AutoDaq_18                                              |   186|
|429   |      SlaveDaqControl                                                                     |SlaveDaq_19                                             |   327|
|430   |    ReadOnChipRam                                                                         |AsicRamReadout_1                                        |    71|
|431   |    SlowControlAndReadScope                                                               |SlowControlAndReadScopeSet__xdcDup__3                   |  1636|
|432   |      ConfigParameter                                                                     |ConfigParameterFIFO__xdcDup__3                          |   183|
|433   |        U0                                                                                |fifo_generator_v13_2_2__parameterized7__xdcDup__3       |   183|
|434   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_2_synth__parameterized3__xdcDup__3 |   183|
|435   |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized3__xdcDup__3           |   183|
|436   |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized3__xdcDup__3       |   183|
|437   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs__parameterized1__xdcDup__3                  |    75|
|438   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__parameterized1__6                         |    34|
|439   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__parameterized1__7                         |    34|
|440   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized3_5                              |    28|
|441   |                  \gras.rsts                                                              |rd_status_flags_as__parameterized1_16                   |     3|
|442   |                  rpntr                                                                   |rd_bin_cntr__parameterized3_17                          |    25|
|443   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized3_6                              |    27|
|444   |                  \gwas.wsts                                                              |wr_status_flags_as__parameterized1_14                   |     3|
|445   |                  wpntr                                                                   |wr_bin_cntr__parameterized3_15                          |    24|
|446   |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized3_7                                |    17|
|447   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_1__parameterized7_8                    |    17|
|448   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_1_synth__parameterized3_9              |    17|
|449   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized3_10                      |    17|
|450   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized3_11             |    17|
|451   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized6_12               |    17|
|452   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized6_13             |     3|
|453   |                rstblk                                                                    |reset_blk_ramfifo__xdcDup__5                            |    36|
|454   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__12                                    |     5|
|455   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst__13                                    |     5|
|456   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__8                                       |     5|
|457   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__9                                       |     5|
|458   |      ParameterGen                                                                        |ParameterGenerator_2                                    |  1375|
|459   |      ParameterShiftOut                                                                   |BitShiftOut_3                                           |    73|
|460   |      PulseSync                                                                           |PulseSynchronous_4                                      |     5|
|461   |  MicrorocChain4                                                                          |MicrorocControl                                         |  2226|
|462   |    MicrorocDaq                                                                           |DaqControl                                              |   518|
|463   |      AutoDaqControl                                                                      |AutoDaq                                                 |   186|
|464   |      SlaveDaqControl                                                                     |SlaveDaq                                                |   330|
|465   |    ReadOnChipRam                                                                         |AsicRamReadout                                          |    70|
|466   |    SlowControlAndReadScope                                                               |SlowControlAndReadScopeSet                              |  1636|
|467   |      ConfigParameter                                                                     |ConfigParameterFIFO                                     |   183|
|468   |        U0                                                                                |fifo_generator_v13_2_2__parameterized7                  |   183|
|469   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_2_synth__parameterized3            |   183|
|470   |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized3                      |   183|
|471   |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized3                  |   183|
|472   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs__parameterized1                             |    75|
|473   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__parameterized1__4                         |    34|
|474   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__parameterized1__5                         |    34|
|475   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized3                                |    28|
|476   |                  \gras.rsts                                                              |rd_status_flags_as__parameterized1                      |     3|
|477   |                  rpntr                                                                   |rd_bin_cntr__parameterized3                             |    25|
|478   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized3                                |    27|
|479   |                  \gwas.wsts                                                              |wr_status_flags_as__parameterized1                      |     3|
|480   |                  wpntr                                                                   |wr_bin_cntr__parameterized3                             |    24|
|481   |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized3                                  |    17|
|482   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_1__parameterized7                      |    17|
|483   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_1_synth__parameterized3                |    17|
|484   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized3                         |    17|
|485   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized3                |    17|
|486   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized6                  |    17|
|487   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized6                |     3|
|488   |                rstblk                                                                    |reset_blk_ramfifo                                       |    36|
|489   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__10                                    |     5|
|490   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst__11                                    |     5|
|491   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__6                                       |     5|
|492   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__7                                       |     5|
|493   |      ParameterGen                                                                        |ParameterGenerator                                      |  1375|
|494   |      ParameterShiftOut                                                                   |BitShiftOut                                             |    73|
|495   |      PulseSync                                                                           |PulseSynchronous                                        |     5|
|496   |  TriggerSwitcher                                                                         |TriggerSwitcher                                         |    19|
+------+------------------------------------------------------------------------------------------+--------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:18 ; elapsed = 00:10:36 . Memory (MB): peak = 1121.422 ; gain = 773.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:41 ; elapsed = 00:10:09 . Memory (MB): peak = 1121.422 ; gain = 773.402
Synthesis Optimization Complete : Time (s): cpu = 00:10:18 ; elapsed = 00:10:36 . Memory (MB): peak = 1121.422 ; gain = 773.402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 452 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 6 inverter(s) to 38 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
592 Infos, 109 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:29 ; elapsed = 00:10:50 . Memory (MB): peak = 1121.422 ; gain = 784.871
INFO: [Common 17-1381] The checkpoint 'D:/MyProject/SDHCAL_DAQ/SDHCAL_DIF1V0/SDHCAL_DIF1V0.runs/synth_1/FPGA_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FPGA_Top_utilization_synth.rpt -pb FPGA_Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.370 . Memory (MB): peak = 1121.422 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 21 20:30:52 2018...
