$comment
	File created using the following command:
		vcd file MIC1.msim.vcd -direction
$end
$date
	Mon Sep 09 09:43:22 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module MRB_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " load $end
$var reg 1 # out_mbr_en $end
$var reg 1 $ out_mbru_en $end
$var reg 8 % program_byte [7:0] $end
$var reg 1 & write_en $end
$var wire 1 ' out_b [31] $end
$var wire 1 ( out_b [30] $end
$var wire 1 ) out_b [29] $end
$var wire 1 * out_b [28] $end
$var wire 1 + out_b [27] $end
$var wire 1 , out_b [26] $end
$var wire 1 - out_b [25] $end
$var wire 1 . out_b [24] $end
$var wire 1 / out_b [23] $end
$var wire 1 0 out_b [22] $end
$var wire 1 1 out_b [21] $end
$var wire 1 2 out_b [20] $end
$var wire 1 3 out_b [19] $end
$var wire 1 4 out_b [18] $end
$var wire 1 5 out_b [17] $end
$var wire 1 6 out_b [16] $end
$var wire 1 7 out_b [15] $end
$var wire 1 8 out_b [14] $end
$var wire 1 9 out_b [13] $end
$var wire 1 : out_b [12] $end
$var wire 1 ; out_b [11] $end
$var wire 1 < out_b [10] $end
$var wire 1 = out_b [9] $end
$var wire 1 > out_b [8] $end
$var wire 1 ? out_b [7] $end
$var wire 1 @ out_b [6] $end
$var wire 1 A out_b [5] $end
$var wire 1 B out_b [4] $end
$var wire 1 C out_b [3] $end
$var wire 1 D out_b [2] $end
$var wire 1 E out_b [1] $end
$var wire 1 F out_b [0] $end
$var wire 1 G out_mrb [7] $end
$var wire 1 H out_mrb [6] $end
$var wire 1 I out_mrb [5] $end
$var wire 1 J out_mrb [4] $end
$var wire 1 K out_mrb [3] $end
$var wire 1 L out_mrb [2] $end
$var wire 1 M out_mrb [1] $end
$var wire 1 N out_mrb [0] $end
$var wire 1 O sampler $end
$scope module i1 $end
$var wire 1 P gnd $end
$var wire 1 Q vcc $end
$var wire 1 R unknown $end
$var tri1 1 S devclrn $end
$var tri1 1 T devpor $end
$var tri1 1 U devoe $end
$var wire 1 V inst13~regout $end
$var wire 1 W inst1|inst9~combout $end
$var wire 1 X inst|inst9~combout $end
$var wire 1 Y clock~combout $end
$var wire 1 Z write_en~combout $end
$var wire 1 [ inst|inst9~clkctrl_outclk $end
$var wire 1 \ inst1|inst9~clkctrl_outclk $end
$var wire 1 ] inst13~feeder_combout $end
$var wire 1 ^ out_mbru_en~combout $end
$var wire 1 _ load~combout $end
$var wire 1 ` load~clkctrl_outclk $end
$var wire 1 a inst1|inst5|inst~regout $end
$var wire 1 b out_mbr_en~combout $end
$var wire 1 c inst|inst8[30]~32_combout $end
$var wire 1 d inst|inst8[31]~33_combout $end
$var wire 1 e inst|inst5|inst~regout $end
$var wire 1 f inst|inst8[7]~34_combout $end
$var wire 1 g inst1|inst5|inst1~regout $end
$var wire 1 h inst|inst5|inst1~regout $end
$var wire 1 i inst|inst8[6]~35_combout $end
$var wire 1 j inst1|inst5|inst2~regout $end
$var wire 1 k inst|inst5|inst2~regout $end
$var wire 1 l inst|inst8[5]~36_combout $end
$var wire 1 m inst1|inst5|inst3678~regout $end
$var wire 1 n inst|inst5|inst3678~regout $end
$var wire 1 o inst|inst8[4]~37_combout $end
$var wire 1 p inst1|inst1|inst~regout $end
$var wire 1 q inst|inst1|inst~regout $end
$var wire 1 r inst|inst8[3]~38_combout $end
$var wire 1 s inst1|inst1|inst1~regout $end
$var wire 1 t inst|inst1|inst1~regout $end
$var wire 1 u inst|inst8[2]~39_combout $end
$var wire 1 v inst1|inst1|inst2~regout $end
$var wire 1 w inst|inst1|inst2~regout $end
$var wire 1 x inst|inst8[1]~40_combout $end
$var wire 1 y inst1|inst1|inst3678~regout $end
$var wire 1 z inst|inst1|inst3678~regout $end
$var wire 1 { inst|inst8[0]~41_combout $end
$var wire 1 | program_byte~combout [7] $end
$var wire 1 } program_byte~combout [6] $end
$var wire 1 ~ program_byte~combout [5] $end
$var wire 1 !! program_byte~combout [4] $end
$var wire 1 "! program_byte~combout [3] $end
$var wire 1 #! program_byte~combout [2] $end
$var wire 1 $! program_byte~combout [1] $end
$var wire 1 %! program_byte~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
1$
b10101010 %
0&
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0N
0M
0L
0K
0J
0I
0H
0G
xO
0P
1Q
xR
1S
1T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
1_
1`
0a
0b
0c
1d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0%!
1$!
0#!
1"!
0!!
1~
0}
1|
$end
#10000
1&
1Z
0O
1]
#20000
1!
1Y
1O
#30000
0"
0_
0`
0O
#40000
0!
0Y
1O
1V
#60000
0&
0Z
0O
0]
#100000
1!
1Y
1O
1X
1W
1\
1[
1v
1p
1j
1a
1w
1q
1k
1e
1x
1r
1l
1f
1M
1K
1I
1G
1E
1C
1A
1?
#180000
1#
0$
1b
0^
0O
1c
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
#200000
0!
0Y
1O
0X
0W
0\
0[
0V
#300000
1!
1Y
0O
#360000
0#
1$
0b
1^
1O
0c
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
#400000
0!
0Y
0O
#490000
1!
1Y
1O
#500000
b10111010 %
b10111011 %
1&
1%!
1!!
1Z
0O
1]
#540000
1#
0$
0&
1b
0^
0Z
1O
1c
0]
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
#600000
0!
0Y
0O
#700000
1!
1Y
1O
#720000
0#
1$
0b
1^
0O
0c
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
#800000
0!
0Y
1O
#900000
1#
0$
1!
1b
0^
1Y
0O
1c
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
#1000000
