{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481920709398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481920709400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 21:38:29 2016 " "Processing started: Fri Dec 16 21:38:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481920709400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481920709400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off darkroom -c darkroom_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off darkroom -c darkroom_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481920709400 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481920709723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_tester-logic " "Found design unit 1: spi_tester-logic" {  } { { "spi_tester.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_tester.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710309 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_tester " "Found entity 1: spi_tester" {  } { { "spi_tester.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481920710309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-logic " "Found design unit 1: spi_slave-logic" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710311 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481920710311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lighthouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lighthouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lighthouse-Behavioral " "Found design unit 1: lighthouse-Behavioral" {  } { { "lighthouse.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/lighthouse.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710312 ""} { "Info" "ISGN_ENTITY_NAME" "1 lighthouse " "Found entity 1: lighthouse" {  } { { "lighthouse.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/lighthouse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481920710312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "darkroom_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file darkroom_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 darkroom_top " "Found entity 1: darkroom_top" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481920710313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710315 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481920710315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file global_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_counter-Behavioral " "Found design unit 1: global_counter-Behavioral" {  } { { "global_counter.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/global_counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710315 ""} { "Info" "ISGN_ENTITY_NAME" "1 global_counter " "Found entity 1: global_counter" {  } { { "global_counter.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/global_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481920710315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.v" "" { Text "/home/letrend/altera/13.0sp1/darkroom/lpm_mux0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481920710317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_counter " "Found entity 1: simple_counter" {  } { { "simple_counter.v" "" { Text "/home/letrend/altera/13.0sp1/darkroom/simple_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481920710318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/lpm_mux1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710320 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481920710320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-top " "Found design unit 1: LCD-top" {  } { { "LCD.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/LCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710321 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/LCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481920710321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STD_FIFO-Behavioral " "Found design unit 1: STD_FIFO-Behavioral" {  } { { "fifo.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/fifo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710322 ""} { "Info" "ISGN_ENTITY_NAME" "1 STD_FIFO " "Found entity 1: STD_FIFO" {  } { { "fifo.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/fifo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481920710322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "darkroom_top " "Elaborating entity \"darkroom_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481920710439 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW0 " "Pin \"SW0\" not connected" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 736 352 520 752 "SW0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1481920710441 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW1 " "Pin \"SW1\" not connected" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 760 352 520 776 "SW1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1481920710442 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW2 " "Pin \"SW2\" not connected" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 704 352 520 720 "SW2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1481920710442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_tester spi_tester:inst13 " "Elaborating entity \"spi_tester\" for hierarchy \"spi_tester:inst13\"" {  } { { "darkroom_top.bdf" "inst13" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 392 1528 1704 568 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_busy spi_tester.vhd(25) " "Verilog HDL or VHDL warning at spi_tester.vhd(25): object \"spi_busy\" assigned a value but never read" {  } { { "spi_tester.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_tester.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481920710446 "|darkroom_top|spi_tester:inst13"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spi_rx_req spi_tester.vhd(28) " "VHDL Signal Declaration warning at spi_tester.vhd(28): used implicit default value for signal \"spi_rx_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "spi_tester.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_tester.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481920710446 "|darkroom_top|spi_tester:inst13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_rx_data spi_tester.vhd(29) " "Verilog HDL or VHDL warning at spi_tester.vhd(29): object \"spi_rx_data\" assigned a value but never read" {  } { { "spi_tester.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_tester.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481920710446 "|darkroom_top|spi_tester:inst13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_rrdy spi_tester.vhd(30) " "Verilog HDL or VHDL warning at spi_tester.vhd(30): object \"spi_rrdy\" assigned a value but never read" {  } { { "spi_tester.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_tester.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481920710446 "|darkroom_top|spi_tester:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_tester:inst13\|spi_slave:spi_slave_0 " "Elaborating entity \"spi_slave\" for hierarchy \"spi_tester:inst13\|spi_slave:spi_slave_0\"" {  } { { "spi_tester.vhd" "spi_slave_0" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_tester.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710447 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(74) " "VHDL Process Statement warning at spi_slave.vhd(74): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710449 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(87) " "VHDL Process Statement warning at spi_slave.vhd(87): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710449 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(92) " "VHDL Process Statement warning at spi_slave.vhd(92): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710449 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy spi_slave.vhd(97) " "VHDL Process Statement warning at spi_slave.vhd(97): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710449 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(97) " "VHDL Process Statement warning at spi_slave.vhd(97): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710449 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy spi_slave.vhd(99) " "VHDL Process Statement warning at spi_slave.vhd(99): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710449 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(101) " "VHDL Process Statement warning at spi_slave.vhd(101): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710449 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(101) " "VHDL Process Statement warning at spi_slave.vhd(101): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710449 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(103) " "VHDL Process Statement warning at spi_slave.vhd(103): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(103) " "VHDL Process Statement warning at spi_slave.vhd(103): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy spi_slave.vhd(108) " "VHDL Process Statement warning at spi_slave.vhd(108): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(108) " "VHDL Process Statement warning at spi_slave.vhd(108): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy spi_slave.vhd(110) " "VHDL Process Statement warning at spi_slave.vhd(110): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(112) " "VHDL Process Statement warning at spi_slave.vhd(112): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(112) " "VHDL Process Statement warning at spi_slave.vhd(112): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(114) " "VHDL Process Statement warning at spi_slave.vhd(114): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(114) " "VHDL Process Statement warning at spi_slave.vhd(114): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe spi_slave.vhd(119) " "VHDL Process Statement warning at spi_slave.vhd(119): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(119) " "VHDL Process Statement warning at spi_slave.vhd(119): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe spi_slave.vhd(121) " "VHDL Process Statement warning at spi_slave.vhd(121): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrdy spi_slave.vhd(123) " "VHDL Process Statement warning at spi_slave.vhd(123): signal \"rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(123) " "VHDL Process Statement warning at spi_slave.vhd(123): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(123) " "VHDL Process Statement warning at spi_slave.vhd(123): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710450 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(125) " "VHDL Process Statement warning at spi_slave.vhd(125): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(125) " "VHDL Process Statement warning at spi_slave.vhd(125): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(131) " "VHDL Process Statement warning at spi_slave.vhd(131): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slave.vhd(135) " "VHDL Process Statement warning at spi_slave.vhd(135): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(135) " "VHDL Process Statement warning at spi_slave.vhd(135): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(141) " "VHDL Process Statement warning at spi_slave.vhd(141): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf spi_slave.vhd(144) " "VHDL Process Statement warning at spi_slave.vhd(144): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(148) " "VHDL Process Statement warning at spi_slave.vhd(148): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_load_data spi_slave.vhd(151) " "VHDL Process Statement warning at spi_slave.vhd(151): signal \"tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(152) " "VHDL Process Statement warning at spi_slave.vhd(152): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(152) " "VHDL Process Statement warning at spi_slave.vhd(152): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slave.vhd(157) " "VHDL Process Statement warning at spi_slave.vhd(157): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(159) " "VHDL Process Statement warning at spi_slave.vhd(159): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slave.vhd(166) " "VHDL Process Statement warning at spi_slave.vhd(166): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slave.vhd(166) " "VHDL Process Statement warning at spi_slave.vhd(166): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1481920710451 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_data spi_slave.vhd(83) " "VHDL Process Statement warning at spi_slave.vhd(83): inferring latch(es) for signal or variable \"rx_data\", which holds its previous value in one or more paths through the process" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[0\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[1\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[2\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[3\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[4\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[5\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[6\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[7\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[8\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[8\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[9\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[9\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[10\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[10\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[11\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[11\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[12\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[12\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[13\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[13\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[14\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[14\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710452 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[15\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[15\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[16\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[16\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[17\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[17\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[18\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[18\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[19\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[19\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[20\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[20\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[21\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[21\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[22\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[22\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[23\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[23\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[24\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[24\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[25\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[25\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[26\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[26\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[27\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[27\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[28\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[28\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[29\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[29\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[30\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[30\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710453 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[31\] spi_slave.vhd(83) " "Inferred latch for \"rx_data\[31\]\" at spi_slave.vhd(83)" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481920710454 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STD_FIFO STD_FIFO:inst8 " "Elaborating entity \"STD_FIFO\" for hierarchy \"STD_FIFO:inst8\"" {  } { { "darkroom_top.bdf" "inst8" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 472 944 1232 616 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst19 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst19\"" {  } { { "darkroom_top.bdf" "inst19" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 496 288 520 640 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710496 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "error lighthouse.vhd(14) " "VHDL Signal Declaration warning at lighthouse.vhd(14): used implicit default value for signal \"error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lighthouse.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/lighthouse.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481920710501 "|darkroom_top|lighthouse:inst19"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_0_prev lighthouse.vhd(19) " "Verilog HDL or VHDL warning at lighthouse.vhd(19): object \"t_0_prev\" assigned a value but never read" {  } { { "lighthouse.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/lighthouse.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481920710501 "|darkroom_top|lighthouse:inst19"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "skip_prev lighthouse.vhd(24) " "Verilog HDL or VHDL warning at lighthouse.vhd(24): object \"skip_prev\" assigned a value but never read" {  } { { "lighthouse.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/lighthouse.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481920710501 "|darkroom_top|lighthouse:inst19"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "skip lighthouse.vhd(25) " "VHDL Signal Declaration warning at lighthouse.vhd(25): used implicit default value for signal \"skip\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lighthouse.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/lighthouse.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1481920710501 "|darkroom_top|lighthouse:inst19"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data lighthouse.vhd(26) " "Verilog HDL or VHDL warning at lighthouse.vhd(26): object \"data\" assigned a value but never read" {  } { { "lighthouse.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/lighthouse.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481920710501 "|darkroom_top|lighthouse:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_counter global_counter:inst1 " "Elaborating entity \"global_counter\" for hierarchy \"global_counter:inst1\"" {  } { { "darkroom_top.bdf" "inst1" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 184 752 920 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "darkroom_top.bdf" "inst" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 152 496 712 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "/home/letrend/altera/13.0sp1/darkroom/pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481920710653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|altpll:altpll_component " "Instantiated megafunction \"pll:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710654 ""}  } { { "pll.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481920710654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/letrend/altera/13.0sp1/darkroom/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920710733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481920710733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/letrend/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:inst3 " "Elaborating entity \"LCD\" for hierarchy \"LCD:inst3\"" {  } { { "darkroom_top.bdf" "inst3" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 184 1416 1640 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920710737 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "STD_FIFO:inst8\|\\fifo_proc:Memory_rtl_0 " "Inferred RAM node \"STD_FIFO:inst8\|\\fifo_proc:Memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1481920712082 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STD_FIFO:inst8\|\\fifo_proc:Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STD_FIFO:inst8\|\\fifo_proc:Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 31 " "Parameter WIDTH_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 31 " "Parameter WIDTH_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481920712293 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481920712293 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1481920712293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0 " "Elaborated megafunction instantiation \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0 " "Instantiated megafunction \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 31 " "Parameter \"WIDTH_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 31 " "Parameter \"WIDTH_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481920712406 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481920712406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t9g1 " "Found entity 1: altsyncram_t9g1" {  } { { "db/altsyncram_t9g1.tdf" "" { Text "/home/letrend/altera/13.0sp1/darkroom/db/altsyncram_t9g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481920712463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481920712463 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 46 -1 0 } } { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481920713087 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481920713087 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[30\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[30\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[30\]~1 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[30\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[30\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[30\]~1\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[29\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[29\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[29\]~5 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[29\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[29\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[29\]~5\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[28\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[28\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[28\]~9 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[28\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[28\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[28\]~9\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[27\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[27\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[27\]~13 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[27\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[27\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[27\]~13\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[26\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[26\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[26\]~17 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[26\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[26\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[26\]~17\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[25\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[25\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[25\]~21 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[25\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[25\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[25\]~21\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[24\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[24\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[24\]~25 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[24\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[24\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[24\]~25\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[23\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[23\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[23\]~29 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[23\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[23\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[23\]~29\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[22\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[22\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[22\]~33 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[22\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[22\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[22\]~33\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[21\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[21\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[21\]~37 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[21\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[21\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[21\]~37\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[20\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[20\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[20\]~41 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[20\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[20\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[20\]~41\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[19\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[19\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[19\]~45 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[19\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[19\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[19\]~45\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[18\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[18\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[18\]~49 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[18\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[18\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[18\]~49\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[17\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[17\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[17\]~53 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[17\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[17\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[17\]~53\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[16\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[16\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[16\]~57 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[16\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[16\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[16\]~57\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[15\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[15\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[15\]~61 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[15\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[15\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[15\]~61\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[14\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[14\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[14\]~65 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[14\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[14\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[14\]~65\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[13\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[13\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[13\]~69 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[13\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[13\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[13\]~69\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[12\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[12\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[12\]~73 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[12\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[12\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[12\]~73\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[11\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[11\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[11\]~77 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[11\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[11\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[11\]~77\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[10\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[10\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[10\]~81 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[10\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[10\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[10\]~81\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[9\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[9\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[9\]~85 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[9\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[9\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[9\]~85\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[8\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[8\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[8\]~89 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[8\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[8\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[8\]~89\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[7\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[7\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[7\]~93 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[7\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[7\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[7\]~93\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[6\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[6\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[6\]~97 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[6\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[6\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[6\]~97\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[5\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[5\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[5\]~101 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[5\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[5\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[5\]~101\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[4\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[4\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[4\]~105 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[4\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[4\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[4\]~105\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[3\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[3\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[3\]~109 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[3\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[3\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[3\]~109\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[2\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[2\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[2\]~113 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[2\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[2\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[2\]~113\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[1\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[1\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[1\]~117 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[1\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[1\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[1\]~117\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[0\] spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[0\]~_emulated spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[0\]~121 " "Register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[0\]\" is converted into an equivalent circuit using register \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[0\]~_emulated\" and latch \"spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[0\]~121\"" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1481920713089 "|darkroom_top|spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1481920713089 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_fifo_full GND " "Pin \"led_fifo_full\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 776 1280 1456 792 "led_fifo_full" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|led_fifo_full"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD0\[7\] VCC " "Pin \"LCD0\[7\]\" is stuck at VCC" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 208 1760 1936 224 "LCD0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD0\[6\] VCC " "Pin \"LCD0\[6\]\" is stuck at VCC" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 208 1760 1936 224 "LCD0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD0\[5\] GND " "Pin \"LCD0\[5\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 208 1760 1936 224 "LCD0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD0\[4\] GND " "Pin \"LCD0\[4\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 208 1760 1936 224 "LCD0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD0\[3\] GND " "Pin \"LCD0\[3\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 208 1760 1936 224 "LCD0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD0\[2\] GND " "Pin \"LCD0\[2\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 208 1760 1936 224 "LCD0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD0\[1\] GND " "Pin \"LCD0\[1\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 208 1760 1936 224 "LCD0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD0\[0\] GND " "Pin \"LCD0\[0\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 208 1760 1936 224 "LCD0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD1\[7\] VCC " "Pin \"LCD1\[7\]\" is stuck at VCC" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 224 1760 1936 240 "LCD1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD1\[6\] VCC " "Pin \"LCD1\[6\]\" is stuck at VCC" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 224 1760 1936 240 "LCD1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD1\[5\] GND " "Pin \"LCD1\[5\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 224 1760 1936 240 "LCD1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD1\[4\] GND " "Pin \"LCD1\[4\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 224 1760 1936 240 "LCD1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD1\[3\] GND " "Pin \"LCD1\[3\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 224 1760 1936 240 "LCD1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD1\[2\] GND " "Pin \"LCD1\[2\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 224 1760 1936 240 "LCD1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD1\[1\] GND " "Pin \"LCD1\[1\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 224 1760 1936 240 "LCD1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD1\[0\] GND " "Pin \"LCD1\[0\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 224 1760 1936 240 "LCD1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD2\[7\] VCC " "Pin \"LCD2\[7\]\" is stuck at VCC" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 240 1760 1936 256 "LCD2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD2\[6\] VCC " "Pin \"LCD2\[6\]\" is stuck at VCC" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 240 1760 1936 256 "LCD2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD2\[5\] GND " "Pin \"LCD2\[5\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 240 1760 1936 256 "LCD2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD2\[4\] GND " "Pin \"LCD2\[4\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 240 1760 1936 256 "LCD2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD2\[3\] GND " "Pin \"LCD2\[3\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 240 1760 1936 256 "LCD2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD2\[2\] GND " "Pin \"LCD2\[2\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 240 1760 1936 256 "LCD2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD2\[1\] GND " "Pin \"LCD2\[1\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 240 1760 1936 256 "LCD2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD2\[0\] GND " "Pin \"LCD2\[0\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 240 1760 1936 256 "LCD2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD3\[7\] VCC " "Pin \"LCD3\[7\]\" is stuck at VCC" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 256 1760 1936 272 "LCD3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD3\[6\] VCC " "Pin \"LCD3\[6\]\" is stuck at VCC" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 256 1760 1936 272 "LCD3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD3\[5\] GND " "Pin \"LCD3\[5\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 256 1760 1936 272 "LCD3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD3\[4\] GND " "Pin \"LCD3\[4\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 256 1760 1936 272 "LCD3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD3\[3\] GND " "Pin \"LCD3\[3\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 256 1760 1936 272 "LCD3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD3\[2\] GND " "Pin \"LCD3\[2\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 256 1760 1936 272 "LCD3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD3\[1\] GND " "Pin \"LCD3\[1\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 256 1760 1936 272 "LCD3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD3\[0\] GND " "Pin \"LCD3\[0\]\" is stuck at GND" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 256 1760 1936 272 "LCD3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481920713456 "|darkroom_top|LCD3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481920713456 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1481920713730 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1481920714252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481920714503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481920714503 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_reset_n " "No output dependent on input pin \"spi_reset_n\"" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 408 1288 1456 424 "spi_reset_n" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481920714649 "|darkroom_top|spi_reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW0 " "No output dependent on input pin \"SW0\"" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 736 352 520 752 "SW0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481920714649 "|darkroom_top|SW0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1 " "No output dependent on input pin \"SW1\"" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 760 352 520 776 "SW1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481920714649 "|darkroom_top|SW1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2 " "No output dependent on input pin \"SW2\"" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 704 352 520 720 "SW2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481920714649 "|darkroom_top|SW2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1481920714649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "813 " "Implemented 813 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481920714650 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481920714650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "728 " "Implemented 728 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481920714650 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1481920714650 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1481920714650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481920714650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481920714676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 21:38:34 2016 " "Processing ended: Fri Dec 16 21:38:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481920714676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481920714676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481920714676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481920714676 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481920716867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481920716868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 21:38:36 2016 " "Processing started: Fri Dec 16 21:38:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481920716868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1481920716868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off darkroom -c darkroom_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off darkroom -c darkroom_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1481920716869 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1481920716898 ""}
{ "Info" "0" "" "Project  = darkroom" {  } {  } 0 0 "Project  = darkroom" 0 0 "Fitter" 0 0 1481920716900 ""}
{ "Info" "0" "" "Revision = darkroom_top" {  } {  } 0 0 "Revision = darkroom_top" 0 0 "Fitter" 0 0 1481920716900 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1481920717010 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "darkroom_top EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"darkroom_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1481920717019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481920717130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481920717133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481920717133 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/letrend/altera/13.0sp1/darkroom/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1481920717246 ""}  } { { "db/pll_altpll.v" "" { Text "/home/letrend/altera/13.0sp1/darkroom/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1481920717246 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a30 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a29 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a28 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a27 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a26 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a25 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a24 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a23 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a22 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a21 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a20 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a19 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a18 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a17 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a16 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a15 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a14 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a13 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a12 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a11 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a10 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a9 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a8 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a7 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a6 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a5 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a4 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a3 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a2 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a1 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a0 " "Atom \"STD_FIFO:inst8\|altsyncram:\\fifo_proc:Memory_rtl_0\|altsyncram_t9g1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481920717250 "|darkroom_top|STD_FIFO:inst8|altsyncram:ifo_proc:Memory_rtl_0|altsyncram_t9g1:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1481920717250 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1481920717475 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1481920717497 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481920717799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481920717799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481920717799 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1481920717799 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 1956 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481920717808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 1958 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481920717808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 1960 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481920717808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 1962 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481920717808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 1964 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481920717808 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1481920717808 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1481920717812 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1481920717817 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1481920720159 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/SDC1.sdc " "Reading SDC File: 'output_files/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1481920720161 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1481920720166 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1481920720166 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1481920720166 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor0 " "Node: sensor0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481920720169 "|darkroom_top|sensor0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_sclk " "Node: spi_sclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481920720169 "|darkroom_top|spi_sclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_ss_n " "Node: spi_ss_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481920720169 "|darkroom_top|spi_ss_n"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1481920720174 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1481920720175 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1481920720176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1481920720176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clock_50 " "  20.000     clock_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1481920720176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "1000.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1481920720176 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1481920720176 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clock_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481920720223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_tester:inst13\|spi_tx_ena " "Destination node spi_tester:inst13\|spi_tx_ena" {  } { { "spi_tester.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_tester.vhd" 26 -1 0 } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_tester:inst13|spi_tx_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481920720223 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1481920720223 ""}  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 208 240 416 224 "clock_50" "" } } } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 1946 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481920720223 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481920720223 ""}  } { { "db/pll_altpll.v" "" { Text "/home/letrend/altera/13.0sp1/darkroom/db/pll_altpll.v" 77 -1 0 } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481920720223 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_tester:inst13\|spi_slave:spi_slave_0\|process_1~2  " "Automatically promoted node spi_tester:inst13\|spi_slave:spi_slave_0\|process_1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481920720223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[30\]~2 " "Destination node spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[30\]~2" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[30]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481920720223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[29\]~6 " "Destination node spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[29\]~6" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[29]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481920720223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[28\]~10 " "Destination node spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[28\]~10" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[28]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481920720223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[27\]~14 " "Destination node spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[27\]~14" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[27]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481920720223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[26\]~18 " "Destination node spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[26\]~18" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[26]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481920720223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[25\]~22 " "Destination node spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[25\]~22" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[25]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 583 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481920720223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[24\]~26 " "Destination node spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[24\]~26" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[24]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481920720223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[23\]~30 " "Destination node spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[23\]~30" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[23]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 591 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481920720223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[22\]~34 " "Destination node spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[22\]~34" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[22]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 595 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481920720223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[21\]~38 " "Destination node spi_tester:inst13\|spi_slave:spi_slave_0\|tx_buf\[21\]~38" {  } { { "spi_slave.vhd" "" { Text "/home/letrend/altera/13.0sp1/darkroom/spi_slave.vhd" 148 -1 0 } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_tester:inst13|spi_slave:spi_slave_0|tx_buf[21]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481920720223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1481920720223 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1481920720223 ""}  } { { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_tester:inst13|spi_slave:spi_slave_0|process_1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 1126 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481920720223 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1481920720561 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481920720563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481920720564 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481920720567 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481920720570 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1481920720572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1481920720572 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1481920720574 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1481920720924 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "31 EC " "Packed 31 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1481920720927 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1481920720927 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481920721037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1481920722158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481920722416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1481920722431 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1481920722847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481920722847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1481920723268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1481920724389 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1481920724389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481920724644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1481920724646 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1481920724646 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1481920724646 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1481920724688 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481920724735 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481920725237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481920725275 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481920725829 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481920726366 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone III " "6 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_reset_n 3.3-V LVTTL T8 " "Pin spi_reset_n uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" { spi_reset_n } } } { "/home/letrend/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "spi_reset_n" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 408 1288 1456 424 "spi_reset_n" "" } } } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481920727370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_miso 3.3-V LVTTL V11 " "Pin spi_miso uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" { spi_miso } } } { "/home/letrend/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "spi_miso" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 408 1744 1920 424 "spi_miso" "" } } } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481920727370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_mosi 3.3-V LVTTL Y10 " "Pin spi_mosi uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" { spi_mosi } } } { "/home/letrend/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "spi_mosi" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 480 1288 1456 496 "spi_mosi" "" } } } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_mosi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481920727370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_sclk 3.3-V LVTTL W7 " "Pin spi_sclk uses I/O standard 3.3-V LVTTL at W7" {  } { { "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" { spi_sclk } } } { "/home/letrend/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "spi_sclk" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 432 1288 1456 448 "spi_sclk" "" } } } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481920727370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor0 3.3-V LVTTL R10 " "Pin sensor0 uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" { sensor0 } } } { "/home/letrend/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sensor0" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 408 136 312 424 "sensor0" "" } } } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sensor0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481920727370 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_ss_n 3.3-V LVTTL V5 " "Pin spi_ss_n uses I/O standard 3.3-V LVTTL at V5" {  } { { "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/13.0sp1/quartus/linux/pin_planner.ppl" { spi_ss_n } } } { "/home/letrend/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "spi_ss_n" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/altera/13.0sp1/darkroom/darkroom_top.bdf" { { 456 1288 1456 472 "spi_ss_n" "" } } } } { "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/letrend/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spi_ss_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/letrend/altera/13.0sp1/darkroom/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481920727370 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1481920727370 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/letrend/altera/13.0sp1/darkroom/output_files/darkroom_top.fit.smsg " "Generated suppressed messages file /home/letrend/altera/13.0sp1/darkroom/output_files/darkroom_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1481920727523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481920727872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 21:38:47 2016 " "Processing ended: Fri Dec 16 21:38:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481920727872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481920727872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481920727872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1481920727872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1481920729858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481920729859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 21:38:49 2016 " "Processing started: Fri Dec 16 21:38:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481920729859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1481920729859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off darkroom -c darkroom_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off darkroom -c darkroom_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1481920729860 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1481920730807 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1481920730836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481920731203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 21:38:51 2016 " "Processing ended: Fri Dec 16 21:38:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481920731203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481920731203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481920731203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1481920731203 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1481920731283 ""}
