# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# ** Warning: E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd(36): Class SIGNAL parameter "TBR" cannot have a default expression.
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 16:18:27 on Apr 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_signed(body)
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
add wave -position insertpoint  \
sim:/testbench/i_Display/DecimalOutput \
sim:/testbench/i_Display/DisplayOutput \
sim:/testbench/i_Display/Digit
add wave -position insertpoint  \
sim:/testbench/i_Numpad/TinyClock \
sim:/testbench/i_Numpad/Result \
sim:/testbench/i_Numpad/Binary \
sim:/testbench/i_Numpad/ActionJackson \
sim:/testbench/i_Numpad/InputValueOne \
sim:/testbench/i_Numpad/InputValueTwo \
sim:/testbench/i_Numpad/TooBigResult \
sim:/testbench/i_Numpad/ButtonEnable \
sim:/testbench/i_Numpad/Switch
add wave -position insertpoint  \
sim:/testbench/i_Numpad/ActionJackson
vsim -gui work.testbench
# End time: 16:21:38 on Apr 26,2020, Elapsed time: 0:03:11
# Errors: 0, Warnings: 4
# vsim -gui work.testbench 
# Start time: 16:21:38 on Apr 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_signed(body)
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
add wave -position insertpoint  \
sim:/testbench/i_Display/DecimalOutput \
sim:/testbench/i_Display/DisplayOutput \
sim:/testbench/i_Display/Digit
add wave -position insertpoint  \
sim:/testbench/i_Numpad/Result \
sim:/testbench/i_Numpad/Binary \
sim:/testbench/i_Numpad/ActionJackson \
sim:/testbench/i_Numpad/InputValueOne \
sim:/testbench/i_Numpad/InputValueTwo \
sim:/testbench/i_Numpad/TooBigResult \
sim:/testbench/i_Numpad/ButtonEnable \
sim:/testbench/i_Numpad/InputValue \
sim:/testbench/i_Numpad/Switch
add wave -position insertpoint  \
sim:/testbench/i_Numpad/ActionJackson
restart
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/BinaryToBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinaryToBCD
# -- Compiling architecture sim of BinaryToBCD
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ClockDividerModule.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/CU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture sim of Display
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/Numpad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Numpad
# -- Compiling architecture sim of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/ProgramCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none {E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Flet/Flet v5.0 - FINAL/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TestBench
# -- Compiling architecture sim of TestBench
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity BinaryToBCD
# -- Loading entity Display
# -- Loading entity Numpad
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity ALU
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(sim)
# Loading work.clockdividermodule(sim)
# Loading work.binarytobcd(sim)
# Loading work.display(sim)
# Loading work.numpad(sim)
# Loading work.alu(rtl)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 15105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 16605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 19595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21735 ms  Iteration: 1  Instance: /testbench/i_ALU
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21895 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 36605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 52105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 55095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 75105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 76595 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78115 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 79605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81815 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 112105 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113605 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 115125 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 116615 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 118095 ms  Iteration: 1  Instance: /testbench/i_BCD
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 119605 ms  Iteration: 1  Instance: /testbench/i_BCD
# End time: 16:28:36 on Apr 26,2020, Elapsed time: 0:06:58
# Errors: 0, Warnings: 26
