{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652664756097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652664756097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 20:32:35 2022 " "Processing started: Sun May 15 20:32:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652664756097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664756097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WiFi_Network_Time -c WiFi_Network_Time " "Command: quartus_map --read_settings_files=on --write_settings_files=off WiFi_Network_Time -c WiFi_Network_Time" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664756097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652664756992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652664756992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/fram_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/fram_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 FRAM_BUFF " "Found entity 1: FRAM_BUFF" {  } { { "V_D8M/FRAM_BUFF.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/FRAM_BUFF.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_hdmi/i2c_hdmi_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_hdmi/i2c_hdmi_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_HDMI_Config " "Found entity 1: I2C_HDMI_Config" {  } { { "V_HDMI/I2C_HDMI_Config.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/I2C_HDMI_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_hdmi/hdmi_tx_ad7513.v 1 1 " "Found 1 design units, including 1 entities, in source file v_hdmi/hdmi_tx_ad7513.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_TX_AD7513 " "Found entity 1: HDMI_TX_AD7513" {  } { { "V_HDMI/HDMI_TX_AD7513.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/HDMI_TX_AD7513.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/VIDEO_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_pll/video_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_pll/video_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL_0002 " "Found entity 1: VIDEO_PLL_0002" {  } { { "V/VIDEO_PLL/VIDEO_PLL_0002.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/VIDEO_PLL/VIDEO_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_PLL " "Found entity 1: AUDIO_PLL" {  } { { "V/AUDIO_PLL.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/AUDIO_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_pll/audio_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_pll/audio_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_PLL_0002 " "Found entity 1: AUDIO_PLL_0002" {  } { { "V/AUDIO_PLL/AUDIO_PLL_0002.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/AUDIO_PLL/AUDIO_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/r_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/r_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 R_GAIN " "Found entity 1: R_GAIN" {  } { { "V_D8M/R_GAIN.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/R_GAIN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/g_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/g_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 G_GAIN " "Found entity 1: G_GAIN" {  } { { "V_D8M/G_GAIN.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/G_GAIN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw2rgb_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_J " "Found entity 1: RAW2RGB_J" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW2RGB_J.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW_RGB_BIN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/ram_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_READ_COUNTER " "Found entity 1: RAM_READ_COUNTER" {  } { { "V_D8M/RAM_READ_COUNTER.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAM_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/on_chip_fram.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/on_chip_fram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ON_CHIP_FRAM " "Found entity 1: ON_CHIP_FRAM" {  } { { "V_D8M/ON_CHIP_FRAM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/ON_CHIP_FRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765700 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652664765700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765700 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652664765716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/frm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/frm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FRM_COUNTER " "Found entity 1: FRM_COUNTER" {  } { { "V_D8M/FRM_COUNTER.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/FRM_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/b_gain.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/b_gain.v" { { "Info" "ISGN_ENTITY_NAME" "1 B_GAIN " "Found entity 1: B_GAIN" {  } { { "V_D8M/B_GAIN.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/B_GAIN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/VGA_Controller/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_hdmi/hdmi_i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file v_hdmi/hdmi_i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_I2C_WRITE_WDATA " "Found entity 1: HDMI_I2C_WRITE_WDATA" {  } { { "V_HDMI/HDMI_I2C_WRITE_WDATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/HDMI_I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_hdmi/audio_if.v 1 1 " "Found 1 design units, including 1 entities, in source file v_hdmi/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_IF " "Found entity 1: AUDIO_IF" {  } { { "V_HDMI/AUDIO_IF.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/AUDIO_IF.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_step.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_step.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_STEP " "Found entity 1: VCM_STEP" {  } { { "V_Auto/VCM_STEP.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/VCM_STEP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765794 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(288) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(288): ignored dangling comma in List of Port Connections" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/VCM_I2C.v" 288 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652664765810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V_Auto/RESET_DELAY.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/modify_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/lcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/i2c_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/focus_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V_Auto/CLOCKMEM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652664765900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652664765901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_sync_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_focus_on.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "V/D8M_LUT.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765958 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tracking.sv(164) " "Verilog HDL warning at tracking.sv(164): extended using \"x\" or \"z\"" {  } { { "location_tracking/tracking.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652664765958 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tracking.sv(165) " "Verilog HDL warning at tracking.sv(165): extended using \"x\" or \"z\"" {  } { { "location_tracking/tracking.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652664765958 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tracking.sv(166) " "Verilog HDL warning at tracking.sv(166): extended using \"x\" or \"z\"" {  } { { "location_tracking/tracking.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652664765958 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tracking.sv(167) " "Verilog HDL warning at tracking.sv(167): extended using \"x\" or \"z\"" {  } { { "location_tracking/tracking.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv" 167 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652664765958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WIDTH width tracking.sv(2) " "Verilog HDL Declaration information at tracking.sv(2): object \"WIDTH\" differs only in case from object \"width\" in the same scope" {  } { { "location_tracking/tracking.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652664765958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEIGHT height tracking.sv(4) " "Verilog HDL Declaration information at tracking.sv(4): object \"HEIGHT\" differs only in case from object \"height\" in the same scope" {  } { { "location_tracking/tracking.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652664765958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "location_tracking/tracking.sv 1 1 " "Found 1 design units, including 1 entities, in source file location_tracking/tracking.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tracking " "Found entity 1: tracking" {  } { { "location_tracking/tracking.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "location_tracking/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file location_tracking/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "location_tracking/fifo.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/fifo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "location_tracking/empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file location_tracking/empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 empty_test " "Found entity 1: empty_test" {  } { { "location_tracking/empty.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/empty.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_d8m_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_d8m_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_D8M_RTL " "Found entity 1: DE10_NANO_D8M_RTL" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664765989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664765989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3d_painting_top/3d_painting_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file 3d_painting_top/3d_painting_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 painting_top " "Found entity 1: painting_top" {  } { { "3D_Painting_Top/3d_painting_top.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/3D_Painting_Top/3d_painting_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/rfs_wifi.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/rfs_wifi.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi " "Found entity 1: RFS_WiFi" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "RFS_WiFi/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "RFS_WiFi/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_irq_mapper " "Found entity 1: RFS_WiFi_irq_mapper" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_irq_mapper.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0 " "Found entity 1: RFS_WiFi_mm_interconnect_0" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0_avalon_st_adapter " "Found entity 1: RFS_WiFi_mm_interconnect_0_avalon_st_adapter" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: RFS_WiFi_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0_rsp_mux_001 " "Found entity 1: RFS_WiFi_mm_interconnect_0_rsp_mux_001" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file rfs_wifi/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "RFS_WiFi/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766145 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "RFS_WiFi/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0_rsp_mux " "Found entity 1: RFS_WiFi_mm_interconnect_0_rsp_mux" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0_rsp_demux_003 " "Found entity 1: RFS_WiFi_mm_interconnect_0_rsp_demux_003" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0_rsp_demux " "Found entity 1: RFS_WiFi_mm_interconnect_0_rsp_demux" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0_cmd_mux_003 " "Found entity 1: RFS_WiFi_mm_interconnect_0_cmd_mux_003" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0_cmd_mux " "Found entity 1: RFS_WiFi_mm_interconnect_0_cmd_mux" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0_cmd_demux_001 " "Found entity 1: RFS_WiFi_mm_interconnect_0_cmd_demux_001" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0_cmd_demux " "Found entity 1: RFS_WiFi_mm_interconnect_0_cmd_demux" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "RFS_WiFi/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file rfs_wifi/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "RFS_WiFi/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766255 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "RFS_WiFi/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "RFS_WiFi/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "RFS_WiFi/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RFS_WiFi_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652664766301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RFS_WiFi_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652664766301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0_router_005_default_decode " "Found entity 1: RFS_WiFi_mm_interconnect_0_router_005_default_decode" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766301 ""} { "Info" "ISGN_ENTITY_NAME" "2 RFS_WiFi_mm_interconnect_0_router_005 " "Found entity 2: RFS_WiFi_mm_interconnect_0_router_005" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RFS_WiFi_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652664766317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RFS_WiFi_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652664766317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0_router_002_default_decode " "Found entity 1: RFS_WiFi_mm_interconnect_0_router_002_default_decode" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766317 ""} { "Info" "ISGN_ENTITY_NAME" "2 RFS_WiFi_mm_interconnect_0_router_002 " "Found entity 2: RFS_WiFi_mm_interconnect_0_router_002" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RFS_WiFi_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652664766317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RFS_WiFi_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652664766317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0_router_001_default_decode " "Found entity 1: RFS_WiFi_mm_interconnect_0_router_001_default_decode" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766317 ""} { "Info" "ISGN_ENTITY_NAME" "2 RFS_WiFi_mm_interconnect_0_router_001 " "Found entity 2: RFS_WiFi_mm_interconnect_0_router_001" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RFS_WiFi_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652664766333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RFS_WiFi_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652664766333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_mm_interconnect_0_router_default_decode " "Found entity 1: RFS_WiFi_mm_interconnect_0_router_default_decode" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766333 ""} { "Info" "ISGN_ENTITY_NAME" "2 RFS_WiFi_mm_interconnect_0_router " "Found entity 2: RFS_WiFi_mm_interconnect_0_router" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "RFS_WiFi/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "RFS_WiFi/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "RFS_WiFi/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "RFS_WiFi/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "RFS_WiFi/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_wifi_uart0.v 5 5 " "Found 5 design units, including 5 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_wifi_uart0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_wifi_uart0_tx " "Found entity 1: RFS_WiFi_wifi_uart0_tx" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766411 ""} { "Info" "ISGN_ENTITY_NAME" "2 RFS_WiFi_wifi_uart0_rx_stimulus_source " "Found entity 2: RFS_WiFi_wifi_uart0_rx_stimulus_source" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766411 ""} { "Info" "ISGN_ENTITY_NAME" "3 RFS_WiFi_wifi_uart0_rx " "Found entity 3: RFS_WiFi_wifi_uart0_rx" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766411 ""} { "Info" "ISGN_ENTITY_NAME" "4 RFS_WiFi_wifi_uart0_regs " "Found entity 4: RFS_WiFi_wifi_uart0_regs" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766411 ""} { "Info" "ISGN_ENTITY_NAME" "5 RFS_WiFi_wifi_uart0 " "Found entity 5: RFS_WiFi_wifi_uart0" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_timer " "Found entity 1: RFS_WiFi_timer" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_timer.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_sysid_qsys " "Found entity 1: RFS_WiFi_sysid_qsys" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_sysid_qsys.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_pio_wifi_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_pio_wifi_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_pio_wifi_reset " "Found entity 1: RFS_WiFi_pio_wifi_reset" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_pio_wifi_reset.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_pio_wifi_reset.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_pio_led " "Found entity 1: RFS_WiFi_pio_led" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_pio_led.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_pio_key.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_pio_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_pio_key " "Found entity 1: RFS_WiFi_pio_key" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_pio_key.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_pio_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_pio_height.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_pio_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_pio_height " "Found entity 1: RFS_WiFi_pio_height" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_pio_height.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_pio_height.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_onchip_memory2 " "Found entity 1: RFS_WiFi_onchip_memory2" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_onchip_memory2.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_nios2_gen2_0 " "Found entity 1: RFS_WiFi_nios2_gen2_0" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664766489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664766489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: RFS_WiFi_nios2_gen2_0_cpu_ic_data_module" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "2 RFS_WiFi_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: RFS_WiFi_nios2_gen2_0_cpu_ic_tag_module" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "3 RFS_WiFi_nios2_gen2_0_cpu_bht_module " "Found entity 3: RFS_WiFi_nios2_gen2_0_cpu_bht_module" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "4 RFS_WiFi_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: RFS_WiFi_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "5 RFS_WiFi_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: RFS_WiFi_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "6 RFS_WiFi_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: RFS_WiFi_nios2_gen2_0_cpu_dc_tag_module" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "7 RFS_WiFi_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: RFS_WiFi_nios2_gen2_0_cpu_dc_data_module" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "8 RFS_WiFi_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: RFS_WiFi_nios2_gen2_0_cpu_dc_victim_module" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "9 RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "10 RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "11 RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "12 RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "13 RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "14 RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "15 RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "16 RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "17 RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "18 RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "19 RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "20 RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "21 RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "22 RFS_WiFi_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: RFS_WiFi_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "23 RFS_WiFi_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: RFS_WiFi_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "24 RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "25 RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "26 RFS_WiFi_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: RFS_WiFi_nios2_gen2_0_cpu_nios2_oci" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""} { "Info" "ISGN_ENTITY_NAME" "27 RFS_WiFi_nios2_gen2_0_cpu " "Found entity 27: RFS_WiFi_nios2_gen2_0_cpu" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664767352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: RFS_WiFi_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664767352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: RFS_WiFi_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664767368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664767384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_nios2_gen2_0_cpu_mult_cell " "Found entity 1: RFS_WiFi_nios2_gen2_0_cpu_mult_cell" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664767384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_nios2_gen2_0_cpu_test_bench " "Found entity 1: RFS_WiFi_nios2_gen2_0_cpu_test_bench" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664767410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/rfs_wifi_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file rfs_wifi/synthesis/submodules/rfs_wifi_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFS_WiFi_jtag_uart_sim_scfifo_w " "Found entity 1: RFS_WiFi_jtag_uart_sim_scfifo_w" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767423 ""} { "Info" "ISGN_ENTITY_NAME" "2 RFS_WiFi_jtag_uart_scfifo_w " "Found entity 2: RFS_WiFi_jtag_uart_scfifo_w" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767423 ""} { "Info" "ISGN_ENTITY_NAME" "3 RFS_WiFi_jtag_uart_sim_scfifo_r " "Found entity 3: RFS_WiFi_jtag_uart_sim_scfifo_r" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767423 ""} { "Info" "ISGN_ENTITY_NAME" "4 RFS_WiFi_jtag_uart_scfifo_r " "Found entity 4: RFS_WiFi_jtag_uart_scfifo_r" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767423 ""} { "Info" "ISGN_ENTITY_NAME" "5 RFS_WiFi_jtag_uart " "Found entity 5: RFS_WiFi_jtag_uart" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664767423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfs_wifi/synthesis/submodules/seg7_if.v 1 1 " "Found 1 design units, including 1 entities, in source file rfs_wifi/synthesis/submodules/seg7_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Found entity 1: SEG7_IF" {  } { { "RFS_WiFi/synthesis/submodules/SEG7_IF.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/SEG7_IF.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664767430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wifi_network_time.v 1 1 " "Found 1 design units, including 1 entities, in source file wifi_network_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 WiFi_Network_Time " "Found entity 1: WiFi_Network_Time" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664767440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_hdmi/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v_hdmi/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "V_HDMI/I2C_Controller.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664767457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664767457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664767457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664767457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664767457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK DE10_NANO_D8M_RTL.v(156) " "Verilog HDL Implicit Net warning at DE10_NANO_D8M_RTL.v(156): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664767457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READY DE10_NANO_D8M_RTL.v(220) " "Verilog HDL Implicit Net warning at DE10_NANO_D8M_RTL.v(220): created implicit net for \"READY\"" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664767458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WiFi_Network_Time " "Elaborating entity \"WiFi_Network_Time\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652664767593 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[5..4\] WiFi_Network_Time.v(17) " "Output port \"LED\[5..4\]\" at WiFi_Network_Time.v(17) has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652664767593 "|WiFi_Network_Time"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BT_UART_TX WiFi_Network_Time.v(25) " "Output port \"BT_UART_TX\" at WiFi_Network_Time.v(25) has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652664767593 "|WiFi_Network_Time"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MPU_CS_n WiFi_Network_Time.v(30) " "Output port \"MPU_CS_n\" at WiFi_Network_Time.v(30) has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652664767593 "|WiFi_Network_Time"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MPU_FSYNC WiFi_Network_Time.v(31) " "Output port \"MPU_FSYNC\" at WiFi_Network_Time.v(31) has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652664767593 "|WiFi_Network_Time"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART2USB_RTS WiFi_Network_Time.v(40) " "Output port \"UART2USB_RTS\" at WiFi_Network_Time.v(40) has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652664767593 "|WiFi_Network_Time"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi RFS_WiFi:u0 " "Elaborating entity \"RFS_WiFi\" for hierarchy \"RFS_WiFi:u0\"" {  } { { "WiFi_Network_Time.v" "u0" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664767614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_IF RFS_WiFi:u0\|SEG7_IF:seg7_if_0 " "Elaborating entity \"SEG7_IF\" for hierarchy \"RFS_WiFi:u0\|SEG7_IF:seg7_if_0\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "seg7_if_0" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664767654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_jtag_uart RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart " "Elaborating entity \"RFS_WiFi_jtag_uart\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "jtag_uart" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664767683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_jtag_uart_scfifo_w RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w " "Elaborating entity \"RFS_WiFi_jtag_uart_scfifo_w\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" "the_RFS_WiFi_jtag_uart_scfifo_w" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664767704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" "wfifo" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664768328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664768344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664768344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664768344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664768344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664768344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664768344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664768344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664768344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664768344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664768344 ""}  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652664768344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5k21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5k21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5k21 " "Found entity 1: scfifo_5k21" {  } { { "db/scfifo_5k21.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/scfifo_5k21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664768407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664768407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5k21 RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5k21:auto_generated " "Elaborating entity \"scfifo_5k21\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5k21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664768422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7p01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7p01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7p01 " "Found entity 1: a_dpfifo_7p01" {  } { { "db/a_dpfifo_7p01.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/a_dpfifo_7p01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664768438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664768438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7p01 RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5k21:auto_generated\|a_dpfifo_7p01:dpfifo " "Elaborating entity \"a_dpfifo_7p01\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5k21:auto_generated\|a_dpfifo_7p01:dpfifo\"" {  } { { "db/scfifo_5k21.tdf" "dpfifo" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/scfifo_5k21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664768438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664768453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664768453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5k21:auto_generated\|a_dpfifo_7p01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5k21:auto_generated\|a_dpfifo_7p01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_7p01.tdf" "fifo_state" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/a_dpfifo_7p01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664768453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664768516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664768516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5k21:auto_generated\|a_dpfifo_7p01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5k21:auto_generated\|a_dpfifo_7p01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664768516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9bo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9bo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9bo1 " "Found entity 1: altsyncram_9bo1" {  } { { "db/altsyncram_9bo1.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_9bo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664768594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664768594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9bo1 RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5k21:auto_generated\|a_dpfifo_7p01:dpfifo\|altsyncram_9bo1:FIFOram " "Elaborating entity \"altsyncram_9bo1\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5k21:auto_generated\|a_dpfifo_7p01:dpfifo\|altsyncram_9bo1:FIFOram\"" {  } { { "db/a_dpfifo_7p01.tdf" "FIFOram" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/a_dpfifo_7p01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664768594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664768657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664768657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5k21:auto_generated\|a_dpfifo_7p01:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_w:the_RFS_WiFi_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5k21:auto_generated\|a_dpfifo_7p01:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_7p01.tdf" "rd_ptr_count" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/a_dpfifo_7p01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664768657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_jtag_uart_scfifo_r RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_r:the_RFS_WiFi_jtag_uart_scfifo_r " "Elaborating entity \"RFS_WiFi_jtag_uart_scfifo_r\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|RFS_WiFi_jtag_uart_scfifo_r:the_RFS_WiFi_jtag_uart_scfifo_r\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" "the_RFS_WiFi_jtag_uart_scfifo_r" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664768672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|alt_jtag_atlantic:RFS_WiFi_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|alt_jtag_atlantic:RFS_WiFi_jtag_uart_alt_jtag_atlantic\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" "RFS_WiFi_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664769156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|alt_jtag_atlantic:RFS_WiFi_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|alt_jtag_atlantic:RFS_WiFi_jtag_uart_alt_jtag_atlantic\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664769188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|alt_jtag_atlantic:RFS_WiFi_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|alt_jtag_atlantic:RFS_WiFi_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664769188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664769188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664769188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664769188 ""}  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652664769188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|alt_jtag_atlantic:RFS_WiFi_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|alt_jtag_atlantic:RFS_WiFi_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664770156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|alt_jtag_atlantic:RFS_WiFi_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_jtag_uart:jtag_uart\|alt_jtag_atlantic:RFS_WiFi_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664770338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0 RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"RFS_WiFi_nios2_gen2_0\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "nios2_gen2_0" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664770392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0.v" "cpu" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664770454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_test_bench RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_test_bench:the_RFS_WiFi_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_test_bench\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_test_bench:the_RFS_WiFi_nios2_gen2_0_cpu_test_bench\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 5993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664770973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_ic_data_module RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_ic_data_module:RFS_WiFi_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_ic_data_module:RFS_WiFi_nios2_gen2_0_cpu_ic_data\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "RFS_WiFi_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 6995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664771035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_ic_data_module:RFS_WiFi_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_ic_data_module:RFS_WiFi_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664771223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ubd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ubd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ubd1 " "Found entity 1: altsyncram_ubd1" {  } { { "db/altsyncram_ubd1.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_ubd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664771363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664771363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ubd1 RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_ic_data_module:RFS_WiFi_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ubd1:auto_generated " "Elaborating entity \"altsyncram_ubd1\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_ic_data_module:RFS_WiFi_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ubd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664771363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_ic_tag_module RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_ic_tag_module:RFS_WiFi_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_ic_tag_module:RFS_WiFi_nios2_gen2_0_cpu_ic_tag\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "RFS_WiFi_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 7061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664771442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_ic_tag_module:RFS_WiFi_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_ic_tag_module:RFS_WiFi_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664771488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2d1 " "Found entity 1: altsyncram_v2d1" {  } { { "db/altsyncram_v2d1.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_v2d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664771551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664771551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2d1 RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_ic_tag_module:RFS_WiFi_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_v2d1:auto_generated " "Elaborating entity \"altsyncram_v2d1\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_ic_tag_module:RFS_WiFi_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_v2d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664771567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_bht_module RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_bht_module:RFS_WiFi_nios2_gen2_0_cpu_bht " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_bht_module\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_bht_module:RFS_WiFi_nios2_gen2_0_cpu_bht\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "RFS_WiFi_nios2_gen2_0_cpu_bht" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 7259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664771613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_bht_module:RFS_WiFi_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_bht_module:RFS_WiFi_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664771645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rvc1 " "Found entity 1: altsyncram_rvc1" {  } { { "db/altsyncram_rvc1.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_rvc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664771723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664771723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rvc1 RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_bht_module:RFS_WiFi_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_rvc1:auto_generated " "Elaborating entity \"altsyncram_rvc1\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_bht_module:RFS_WiFi_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_rvc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664771723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_register_bank_a_module RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_register_bank_a_module:RFS_WiFi_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_register_bank_a_module:RFS_WiFi_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "RFS_WiFi_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 8216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664771770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_register_bank_a_module:RFS_WiFi_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_register_bank_a_module:RFS_WiFi_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664771816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bc1 " "Found entity 1: altsyncram_1bc1" {  } { { "db/altsyncram_1bc1.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_1bc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664771973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664771973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bc1 RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_register_bank_a_module:RFS_WiFi_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1bc1:auto_generated " "Elaborating entity \"altsyncram_1bc1\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_register_bank_a_module:RFS_WiFi_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1bc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664771988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_register_bank_b_module RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_register_bank_b_module:RFS_WiFi_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_register_bank_b_module:RFS_WiFi_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "RFS_WiFi_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 8234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_mult_cell RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 8819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664772269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664772269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664772988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664773004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664773019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664773035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664773051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_mult_cell:the_RFS_WiFi_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664773082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_dc_tag_module RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_tag_module:RFS_WiFi_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_tag_module:RFS_WiFi_nios2_gen2_0_cpu_dc_tag\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "RFS_WiFi_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 9241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664773738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_tag_module:RFS_WiFi_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_tag_module:RFS_WiFi_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664773769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bc1 " "Found entity 1: altsyncram_7bc1" {  } { { "db/altsyncram_7bc1.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_7bc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664773878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664773878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bc1 RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_tag_module:RFS_WiFi_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7bc1:auto_generated " "Elaborating entity \"altsyncram_7bc1\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_tag_module:RFS_WiFi_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7bc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664773878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_dc_data_module RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_data_module:RFS_WiFi_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_data_module:RFS_WiFi_nios2_gen2_0_cpu_dc_data\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "RFS_WiFi_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 9307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664773941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_data_module:RFS_WiFi_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_data_module:RFS_WiFi_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664774019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_66f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_66f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_66f1 " "Found entity 1: altsyncram_66f1" {  } { { "db/altsyncram_66f1.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_66f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664774097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664774097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_66f1 RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_data_module:RFS_WiFi_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_66f1:auto_generated " "Elaborating entity \"altsyncram_66f1\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_data_module:RFS_WiFi_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_66f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664774097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_dc_victim_module RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_victim_module:RFS_WiFi_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_victim_module:RFS_WiFi_nios2_gen2_0_cpu_dc_victim\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "RFS_WiFi_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 9419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664774207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_victim_module:RFS_WiFi_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_victim_module:RFS_WiFi_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664774285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsc1 " "Found entity 1: altsyncram_dsc1" {  } { { "db/altsyncram_dsc1.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_dsc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664774363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664774363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsc1 RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_victim_module:RFS_WiFi_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_dsc1:auto_generated " "Elaborating entity \"altsyncram_dsc1\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_dc_victim_module:RFS_WiFi_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_dsc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664774363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 10250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664774441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_debug RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_debug:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_debug:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664774581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_debug:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_debug:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664774644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_break RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_break:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_break:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664774706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_xbrk RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_xbrk:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_xbrk:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664774847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dbrk RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dbrk:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dbrk:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664774909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_itrace RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_itrace:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_itrace:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664774972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dtrace RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dtrace:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dtrace:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_td_mode RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dtrace:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dtrace\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_td_mode:RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dtrace:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_dtrace\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_td_mode:RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_pib RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_pib:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_pib:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_im RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_im:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_im:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_avalon_reg RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_avalon_reg:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_avalon_reg:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module:RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module:RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module:RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module:RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s471 " "Found entity 1: altsyncram_s471" {  } { { "db/altsyncram_s471.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_s471.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664775909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664775909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s471 RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module:RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s471:auto_generated " "Elaborating entity \"altsyncram_s471\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module:RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s471:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_debug_slave_tck RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_tck:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_tck:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664775940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_nios2_gen2_0_cpu_debug_slave_sysclk RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_sysclk:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"RFS_WiFi_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_sysclk:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:RFS_WiFi_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:RFS_WiFi_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper.v" "RFS_WiFi_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:RFS_WiFi_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:RFS_WiFi_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:RFS_WiFi_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:RFS_WiFi_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:RFS_WiFi_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper:the_RFS_WiFi_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:RFS_WiFi_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_onchip_memory2 RFS_WiFi:u0\|RFS_WiFi_onchip_memory2:onchip_memory2 " "Elaborating entity \"RFS_WiFi_onchip_memory2\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_onchip_memory2:onchip_memory2\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "onchip_memory2" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RFS_WiFi:u0\|RFS_WiFi_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RFS_WiFi:u0\|RFS_WiFi_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RFS_WiFi:u0\|RFS_WiFi_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_onchip_memory2.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RFS_WiFi:u0\|RFS_WiFi_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"RFS_WiFi:u0\|RFS_WiFi_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664776315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664776315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664776315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32500 " "Parameter \"maximum_depth\" = \"32500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664776315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32500 " "Parameter \"numwords_a\" = \"32500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664776315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664776315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664776315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664776315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664776315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664776315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664776315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664776315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664776315 ""}  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_onchip_memory2.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652664776315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_36d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_36d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_36d1 " "Found entity 1: altsyncram_36d1" {  } { { "db/altsyncram_36d1.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_36d1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664776378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664776378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_36d1 RFS_WiFi:u0\|RFS_WiFi_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_36d1:auto_generated " "Elaborating entity \"altsyncram_36d1\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_36d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664776565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664776565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la RFS_WiFi:u0\|RFS_WiFi_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_36d1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_36d1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_36d1.tdf" "decode3" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_36d1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664776659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664776659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb RFS_WiFi:u0\|RFS_WiFi_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_36d1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_36d1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_36d1.tdf" "mux2" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_36d1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_pio_height RFS_WiFi:u0\|RFS_WiFi_pio_height:pio_height " "Elaborating entity \"RFS_WiFi_pio_height\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_pio_height:pio_height\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "pio_height" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_pio_key RFS_WiFi:u0\|RFS_WiFi_pio_key:pio_key " "Elaborating entity \"RFS_WiFi_pio_key\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_pio_key:pio_key\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "pio_key" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_pio_led RFS_WiFi:u0\|RFS_WiFi_pio_led:pio_led " "Elaborating entity \"RFS_WiFi_pio_led\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_pio_led:pio_led\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "pio_led" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_pio_wifi_reset RFS_WiFi:u0\|RFS_WiFi_pio_wifi_reset:pio_wifi_reset " "Elaborating entity \"RFS_WiFi_pio_wifi_reset\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_pio_wifi_reset:pio_wifi_reset\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "pio_wifi_reset" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_sysid_qsys RFS_WiFi:u0\|RFS_WiFi_sysid_qsys:sysid_qsys " "Elaborating entity \"RFS_WiFi_sysid_qsys\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_sysid_qsys:sysid_qsys\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "sysid_qsys" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_timer RFS_WiFi:u0\|RFS_WiFi_timer:timer " "Elaborating entity \"RFS_WiFi_timer\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_timer:timer\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "timer" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_wifi_uart0 RFS_WiFi:u0\|RFS_WiFi_wifi_uart0:wifi_uart0 " "Elaborating entity \"RFS_WiFi_wifi_uart0\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_wifi_uart0:wifi_uart0\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "wifi_uart0" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_wifi_uart0_tx RFS_WiFi:u0\|RFS_WiFi_wifi_uart0:wifi_uart0\|RFS_WiFi_wifi_uart0_tx:the_RFS_WiFi_wifi_uart0_tx " "Elaborating entity \"RFS_WiFi_wifi_uart0_tx\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_wifi_uart0:wifi_uart0\|RFS_WiFi_wifi_uart0_tx:the_RFS_WiFi_wifi_uart0_tx\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" "the_RFS_WiFi_wifi_uart0_tx" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_wifi_uart0_rx RFS_WiFi:u0\|RFS_WiFi_wifi_uart0:wifi_uart0\|RFS_WiFi_wifi_uart0_rx:the_RFS_WiFi_wifi_uart0_rx " "Elaborating entity \"RFS_WiFi_wifi_uart0_rx\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_wifi_uart0:wifi_uart0\|RFS_WiFi_wifi_uart0_rx:the_RFS_WiFi_wifi_uart0_rx\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" "the_RFS_WiFi_wifi_uart0_rx" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_wifi_uart0_rx_stimulus_source RFS_WiFi:u0\|RFS_WiFi_wifi_uart0:wifi_uart0\|RFS_WiFi_wifi_uart0_rx:the_RFS_WiFi_wifi_uart0_rx\|RFS_WiFi_wifi_uart0_rx_stimulus_source:the_RFS_WiFi_wifi_uart0_rx_stimulus_source " "Elaborating entity \"RFS_WiFi_wifi_uart0_rx_stimulus_source\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_wifi_uart0:wifi_uart0\|RFS_WiFi_wifi_uart0_rx:the_RFS_WiFi_wifi_uart0_rx\|RFS_WiFi_wifi_uart0_rx_stimulus_source:the_RFS_WiFi_wifi_uart0_rx_stimulus_source\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" "the_RFS_WiFi_wifi_uart0_rx_stimulus_source" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_wifi_uart0_regs RFS_WiFi:u0\|RFS_WiFi_wifi_uart0:wifi_uart0\|RFS_WiFi_wifi_uart0_regs:the_RFS_WiFi_wifi_uart0_regs " "Elaborating entity \"RFS_WiFi_wifi_uart0_regs\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_wifi_uart0:wifi_uart0\|RFS_WiFi_wifi_uart0_regs:the_RFS_WiFi_wifi_uart0_regs\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" "the_RFS_WiFi_wifi_uart0_regs" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_wifi_uart0.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0 RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"RFS_WiFi_mm_interconnect_0\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "mm_interconnect_0" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664776878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 1054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 1178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:seg7_if_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:seg7_if_0_avalon_slave_translator\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "seg7_if_0_avalon_slave_translator" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 1306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_key_s1_translator\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "pio_key_s1_translator" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:wifi_uart0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:wifi_uart0_s1_translator\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "wifi_uart0_s1_translator" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 1562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 2010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 2172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "RFS_WiFi/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664777815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_router RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router:router " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_router\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router:router\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "router" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 3938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_router_default_decode RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router:router\|RFS_WiFi_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_router_default_decode\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router:router\|RFS_WiFi_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_router_001 RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_router_001\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router_001:router_001\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "router_001" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 3954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_router_001_default_decode RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router_001:router_001\|RFS_WiFi_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_router_001_default_decode\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router_001:router_001\|RFS_WiFi_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_router_002 RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_router_002\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router_002:router_002\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "router_002" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 3970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_router_002_default_decode RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router_002:router_002\|RFS_WiFi_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_router_002_default_decode\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router_002:router_002\|RFS_WiFi_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_router_005 RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_router_005\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router_005:router_005\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "router_005" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 4018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_router_005_default_decode RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router_005:router_005\|RFS_WiFi_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_router_005_default_decode\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_router_005:router_005\|RFS_WiFi_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 4228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_cmd_demux RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_cmd_demux\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 4373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_cmd_demux_001 RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_cmd_demux_001\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 4396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_cmd_mux RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_cmd_mux\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 4413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_cmd_mux_003 RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_cmd_mux_003\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 4470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "RFS_WiFi/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_rsp_demux RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_rsp_demux\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 4663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_rsp_demux_003 RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_rsp_demux_003\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 4720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_rsp_mux RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_rsp_mux\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 4991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "RFS_WiFi/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_rsp_mux_001 RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_rsp_mux_001\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 5014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_avalon_st_adapter RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0.v" 5043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_mm_interconnect_0_avalon_st_adapter_error_adapter_0 RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|RFS_WiFi_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"RFS_WiFi_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_mm_interconnect_0:mm_interconnect_0\|RFS_WiFi_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|RFS_WiFi_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFS_WiFi_irq_mapper RFS_WiFi:u0\|RFS_WiFi_irq_mapper:irq_mapper " "Elaborating entity \"RFS_WiFi_irq_mapper\" for hierarchy \"RFS_WiFi:u0\|RFS_WiFi_irq_mapper:irq_mapper\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "irq_mapper" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller RFS_WiFi:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"RFS_WiFi:u0\|altera_reset_controller:rst_controller\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "rst_controller" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RFS_WiFi:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RFS_WiFi:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "RFS_WiFi/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RFS_WiFi:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RFS_WiFi:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "RFS_WiFi/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller RFS_WiFi:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"RFS_WiFi:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "RFS_WiFi/synthesis/RFS_WiFi.v" "rst_controller_001" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/RFS_WiFi.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "painting_top painting_top:pt " "Elaborating entity \"painting_top\" for hierarchy \"painting_top:pt\"" {  } { { "WiFi_Network_Time.v" "pt" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_NANO_D8M_RTL painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST " "Elaborating entity \"DE10_NANO_D8M_RTL\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\"" {  } { { "3D_Painting_Top/3d_painting_top.sv" "DE10_NANO_D8M_RTL_INST" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/3D_Painting_Top/3d_painting_top.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 DE10_NANO_D8M_RTL.v(331) " "Verilog HDL assignment warning at DE10_NANO_D8M_RTL.v(331): truncated value with size 32 to match size of target (24)" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664778949 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE10_NANO_D8M_RTL.v(338) " "Verilog HDL assignment warning at DE10_NANO_D8M_RTL.v(338): truncated value with size 32 to match size of target (1)" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664778949 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE10_NANO_D8M_RTL.v(43) " "Output port \"MIPI_MCLK\" at DE10_NANO_D8M_RTL.v(43) has no driver" {  } { { "DE10_NANO_D8M_RTL.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652664778949 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_LUT painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|D8M_LUT:g_lut " "Elaborating entity \"D8M_LUT\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|D8M_LUT:g_lut\"" {  } { { "DE10_NANO_D8M_RTL.v" "g_lut" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664778964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RESET_DELAY:dl " "Elaborating entity \"RESET_DELAY\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RESET_DELAY:dl\"" {  } { { "DE10_NANO_D8M_RTL.v" "dl" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664779463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "DE10_NANO_D8M_RTL.v" "cfin" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664779463 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1652664779463 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652664779463 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652664779463 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664779479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(128) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664779479 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(174) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664779479 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(201) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664779479 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(226) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664779494 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652664779525 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652664779525 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652664779525 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_GAIN painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2 " "Elaborating entity \"R_GAIN\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "r2" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664779721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/R_GAIN.v" "LPM_CONSTANT_component" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/R_GAIN.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664779792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/R_GAIN.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/R_GAIN.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664779798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1098 " "Parameter \"lpm_cvalue\" = \"1098\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664779798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=R " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=R\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664779798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664779798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664779798 ""}  } { { "V_D8M/R_GAIN.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/R_GAIN.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652664779798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_sc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_sc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_sc8 " "Found entity 1: lpm_constant_sc8" {  } { { "db/lpm_constant_sc8.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/lpm_constant_sc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664779825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664779825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_sc8 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag " "Elaborating entity \"lpm_constant_sc8\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664779825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_sc8.tdf" "mgl_prim1" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/lpm_constant_sc8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_sc8.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/lpm_constant_sc8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00010001001010 " "Parameter \"CVALUE\" = \"00010001001010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1375731712 " "Parameter \"NODE_NAME\" = \"1375731712\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 14 " "Parameter \"WIDTH_WORD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780153 ""}  } { { "db/lpm_constant_sc8.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/lpm_constant_sc8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652664780153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|R_GAIN:r2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_sc8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G_GAIN painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2 " "Elaborating entity \"G_GAIN\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "g2" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/G_GAIN.v" "LPM_CONSTANT_component" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/G_GAIN.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/G_GAIN.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/G_GAIN.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 848 " "Parameter \"lpm_cvalue\" = \"848\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=G " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=G\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780434 ""}  } { { "V_D8M/G_GAIN.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/G_GAIN.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652664780434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_0b8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_0b8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_0b8 " "Found entity 1: lpm_constant_0b8" {  } { { "db/lpm_constant_0b8.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/lpm_constant_0b8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664780450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664780450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_0b8 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag " "Elaborating entity \"lpm_constant_0b8\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_0b8.tdf" "mgl_prim1" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/lpm_constant_0b8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_0b8.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/lpm_constant_0b8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|G_GAIN:g2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0b8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00001101010000 " "Parameter \"CVALUE\" = \"00001101010000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1191182336 " "Parameter \"NODE_NAME\" = \"1191182336\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 14 " "Parameter \"WIDTH_WORD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780497 ""}  } { { "db/lpm_constant_0b8.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/lpm_constant_0b8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652664780497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_GAIN painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2 " "Elaborating entity \"B_GAIN\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "b2" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/B_GAIN.v" "LPM_CONSTANT_component" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/B_GAIN.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "V_D8M/B_GAIN.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/B_GAIN.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1040 " "Parameter \"lpm_cvalue\" = \"1040\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=B " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780528 ""}  } { { "V_D8M/B_GAIN.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/B_GAIN.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652664780528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_oa8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_oa8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_oa8 " "Found entity 1: lpm_constant_oa8" {  } { { "db/lpm_constant_oa8.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/lpm_constant_oa8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664780528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664780528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_oa8 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag " "Elaborating entity \"lpm_constant_oa8\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_oa8.tdf" "mgl_prim1" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/lpm_constant_oa8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_oa8.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/lpm_constant_oa8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|B_GAIN:b2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_oa8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00010000010000 " "Parameter \"CVALUE\" = \"00010000010000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1107296256 " "Parameter \"NODE_NAME\" = \"1107296256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 14 " "Parameter \"WIDTH_WORD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780559 ""}  } { { "db/lpm_constant_oa8.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/lpm_constant_oa8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652664780559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "c1" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wrd" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780575 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780575 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780590 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wpt" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780622 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780622 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780622 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780622 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "rd" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780653 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780653 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780653 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780653 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780653 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780653 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780653 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1652664780653 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "DY" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780715 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780715 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780715 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780731 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780731 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780731 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780731 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664780731 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652664780731 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_PLL painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1 " "Elaborating entity \"AUDIO_PLL\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\"" {  } { { "DE10_NANO_D8M_RTL.v" "pll1" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_PLL_0002 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst " "Elaborating entity \"AUDIO_PLL_0002\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\"" {  } { { "V/AUDIO_PLL.v" "audio_pll_inst" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/AUDIO_PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "V/AUDIO_PLL/AUDIO_PLL_0002.v" "altera_pll_i" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/AUDIO_PLL/AUDIO_PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780871 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1652664780887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "V/AUDIO_PLL/AUDIO_PLL_0002.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/AUDIO_PLL/AUDIO_PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 1.531995 MHz " "Parameter \"output_clock_frequency0\" = \"1.531995 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664780981 ""}  } { { "V/AUDIO_PLL/AUDIO_PLL_0002.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/AUDIO_PLL/AUDIO_PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652664780981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2 " "Elaborating entity \"VIDEO_PLL\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\"" {  } { { "DE10_NANO_D8M_RTL.v" "pll2" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL_0002 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst " "Elaborating entity \"VIDEO_PLL_0002\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\"" {  } { { "V/VIDEO_PLL.v" "video_pll_inst" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/VIDEO_PLL.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664780996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "V/VIDEO_PLL/VIDEO_PLL_0002.v" "altera_pll_i" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/VIDEO_PLL/VIDEO_PLL_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664781012 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1652664781028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "V/VIDEO_PLL/VIDEO_PLL_0002.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/VIDEO_PLL/VIDEO_PLL_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664781043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781043 ""}  } { { "V/VIDEO_PLL/VIDEO_PLL_0002.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V/VIDEO_PLL/VIDEO_PLL_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652664781043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ON_CHIP_FRAM painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra " "Elaborating entity \"ON_CHIP_FRAM\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\"" {  } { { "DE10_NANO_D8M_RTL.v" "fra" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664781043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRM_COUNTER painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRM_COUNTER:wrw " "Elaborating entity \"FRM_COUNTER\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRM_COUNTER:wrw\"" {  } { { "V_D8M/ON_CHIP_FRAM.v" "wrw" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/ON_CHIP_FRAM.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664781059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 FRM_COUNTER.v(13) " "Verilog HDL assignment warning at FRM_COUNTER.v(13): truncated value with size 32 to match size of target (20)" {  } { { "V_D8M/FRM_COUNTER.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/FRM_COUNTER.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664781059 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|ON_CHIP_FRAM:fra|FRM_COUNTER:wrw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRAM_BUFF painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG " "Elaborating entity \"FRAM_BUFF\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\"" {  } { { "V_D8M/ON_CHIP_FRAM.v" "GG" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/ON_CHIP_FRAM.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664781075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/FRAM_BUFF.v" "altsyncram_component" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/FRAM_BUFF.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664781606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/FRAM_BUFF.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/FRAM_BUFF.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664781621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component " "Instantiated megafunction \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664781621 ""}  } { { "V_D8M/FRAM_BUFF.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/FRAM_BUFF.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652664781621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kmj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kmj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kmj1 " "Found entity 1: altsyncram_kmj1" {  } { { "db/altsyncram_kmj1.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_kmj1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664781762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664781762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kmj1 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated " "Elaborating entity \"altsyncram_kmj1\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664781762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664782152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664782152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_kmj1.tdf" "decode2" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_kmj1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664782231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664782231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\|decode_s2a:rden_decode_b " "Elaborating entity \"decode_s2a\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\|decode_s2a:rden_decode_b\"" {  } { { "db/altsyncram_kmj1.tdf" "rden_decode_b" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_kmj1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sib " "Found entity 1: mux_sib" {  } { { "db/mux_sib.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/mux_sib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664782340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664782340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sib painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\|mux_sib:mux3 " "Elaborating entity \"mux_sib\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\|mux_sib:mux3\"" {  } { { "db/altsyncram_kmj1.tdf" "mux3" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_kmj1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_J painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4 " "Elaborating entity \"RAW2RGB_J\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\"" {  } { { "DE10_NANO_D8M_RTL.v" "u4" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RAW2RGB_J.v(34) " "Verilog HDL assignment warning at RAW2RGB_J.v(34): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW2RGB_J.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782387 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RAW2RGB_J.v(35) " "Verilog HDL assignment warning at RAW2RGB_J.v(35): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW2RGB_J.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782387 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RAW2RGB_J.v(36) " "Verilog HDL assignment warning at RAW2RGB_J.v(36): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW2RGB_J.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782387 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RAW2RGB_J.v(48) " "Verilog HDL assignment warning at RAW2RGB_J.v(48): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW2RGB_J.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782387 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 RAW2RGB_J.v(49) " "Verilog HDL assignment warning at RAW2RGB_J.v(49): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW2RGB_J.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782387 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\"" {  } { { "V_D8M/RAW2RGB_J.v" "u0" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW2RGB_J.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(32) " "Verilog HDL assignment warning at Line_Buffer_J.v(32): truncated value with size 32 to match size of target (2)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/Line_Buffer_J.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782387 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(35) " "Verilog HDL assignment warning at Line_Buffer_J.v(35): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/Line_Buffer_J.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782387 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(36) " "Verilog HDL assignment warning at Line_Buffer_J.v(36): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/Line_Buffer_J.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782387 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(37) " "Verilog HDL assignment warning at Line_Buffer_J.v(37): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/Line_Buffer_J.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782387 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(40) " "Verilog HDL assignment warning at Line_Buffer_J.v(40): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/Line_Buffer_J.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782387 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(47) " "Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/Line_Buffer_J.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782387 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/Line_Buffer_J.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "altsyncram_component" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652664782449 ""}  } { { "V_D8M/int_line.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652664782449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87k1 " "Found entity 1: altsyncram_87k1" {  } { { "db/altsyncram_87k1.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_87k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664782605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664782605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_87k1 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_87k1:auto_generated " "Elaborating entity \"altsyncram_87k1\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_87k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|RAW_RGB_BIN:bin\"" {  } { { "V_D8M/RAW2RGB_J.v" "bin" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW2RGB_J.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(41) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(41): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW_RGB_BIN.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782668 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(47) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(47): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW_RGB_BIN.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782684 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(53) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(53): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW_RGB_BIN.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782684 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(59) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(59): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW_RGB_BIN.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782684 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|RAW2RGB_J:u4|RAW_RGB_BIN:bin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_FOCUS_ON painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUTO_FOCUS_ON:u9 " "Elaborating entity \"AUTO_FOCUS_ON\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUTO_FOCUS_ON:u9\"" {  } { { "DE10_NANO_D8M_RTL.v" "u9" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AUTO_FOCUS_ON.v(19) " "Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/AUTO_FOCUS_ON.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782684 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|AUTO_FOCUS_ON:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOCUS_ADJ painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl " "Elaborating entity \"FOCUS_ADJ\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\"" {  } { { "DE10_NANO_D8M_RTL.v" "adl" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_SYNC_MODIFY painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE " "Elaborating entity \"AUTO_SYNC_MODIFY\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "RE" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/FOCUS_ADJ.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_SYNC painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs " "Elaborating entity \"MODIFY_SYNC\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\"" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "vs" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/AUTO_SYNC_MODIFY.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MODIFY_SYNC.v(19) " "Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/MODIFY_SYNC.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782730 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_COUNTER painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|LCD_COUNTER:cv1 " "Elaborating entity \"LCD_COUNTER\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|LCD_COUNTER:cv1\"" {  } { { "V_Auto/FOCUS_ADJ.v" "cv1" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/FOCUS_ADJ.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(31) " "Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/LCD_COUNTER.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782730 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(36) " "Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/LCD_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782730 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(39) " "Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/LCD_COUNTER.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782730 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(47) " "Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/LCD_COUNTER.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782730 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\"" {  } { { "V_Auto/FOCUS_ADJ.v" "pp" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/FOCUS_ADJ.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 VCM_CTRL_P.v(24) " "Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/VCM_CTRL_P.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782762 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_CTRL_P.v(53) " "Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/VCM_CTRL_P.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782762 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\"" {  } { { "V_Auto/VCM_CTRL_P.v" "f" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/VCM_CTRL_P.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(32) " "Verilog HDL assignment warning at F_VCM.v(32): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782777 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(41) " "Verilog HDL assignment warning at F_VCM.v(41): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782777 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(49) " "Verilog HDL assignment warning at F_VCM.v(49): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782777 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DELAY painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c " "Elaborating entity \"I2C_DELAY\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/FOCUS_ADJ.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782793 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "READY1 I2C_DELAY.v(6) " "Output port \"READY1\" at I2C_DELAY.v(6) has no driver" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/I2C_DELAY.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652664782793 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|I2C_DELAY:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_I2C painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2 " "Elaborating entity \"VCM_I2C\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c2" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/FOCUS_ADJ.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(116) " "Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/VCM_I2C.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782808 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(169) " "Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/VCM_I2C.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782808 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VCM_I2C.v(208) " "Verilog HDL assignment warning at VCM_I2C.v(208): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/VCM_I2C.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782808 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR VCM_I2C.v(32) " "Output port \"TR\" at VCM_I2C.v(32) has no driver" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/VCM_I2C.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652664782824 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\"" {  } { { "DE10_NANO_D8M_RTL.v" "u1" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Controller.v(71) " "Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (22)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/VGA_Controller/VGA_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782887 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.v(74) " "Verilog HDL assignment warning at VGA_Controller.v(74): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/VGA_Controller/VGA_Controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782887 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.v(75) " "Verilog HDL assignment warning at VGA_Controller.v(75): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/VGA_Controller/VGA_Controller.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782887 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_TX_AD7513 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi " "Elaborating entity \"HDMI_TX_AD7513\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\"" {  } { { "DE10_NANO_D8M_RTL.v" "hdmi" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_HDMI_Config painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config " "Elaborating entity \"I2C_HDMI_Config\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\"" {  } { { "V_HDMI/HDMI_TX_AD7513.v" "u_I2C_HDMI_Config" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/HDMI_TX_AD7513.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_HDMI_Config.v(48) " "Verilog HDL assignment warning at I2C_HDMI_Config.v(48): truncated value with size 32 to match size of target (16)" {  } { { "V_HDMI/I2C_HDMI_Config.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/I2C_HDMI_Config.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782902 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_HDMI_Config.v(98) " "Verilog HDL assignment warning at I2C_HDMI_Config.v(98): truncated value with size 32 to match size of target (6)" {  } { { "V_HDMI/I2C_HDMI_Config.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/I2C_HDMI_Config.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782902 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\"" {  } { { "V_HDMI/I2C_HDMI_Config.v" "u0" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/I2C_HDMI_Config.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(57) " "Verilog HDL assignment warning at I2C_Controller.v(57): truncated value with size 32 to match size of target (1)" {  } { { "V_HDMI/I2C_Controller.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/I2C_Controller.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782918 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_I2C_WRITE_WDATA painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd " "Elaborating entity \"HDMI_I2C_WRITE_WDATA\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\"" {  } { { "V_HDMI/I2C_Controller.v" "wrd" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/I2C_Controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 HDMI_I2C_WRITE_WDATA.v(54) " "Verilog HDL assignment warning at HDMI_I2C_WRITE_WDATA.v(54): truncated value with size 32 to match size of target (8)" {  } { { "V_HDMI/HDMI_I2C_WRITE_WDATA.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/HDMI_I2C_WRITE_WDATA.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782933 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_IF painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG " "Elaborating entity \"AUDIO_IF\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\"" {  } { { "V_HDMI/HDMI_TX_AD7513.v" "u_AVG" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/HDMI_TX_AD7513.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_IF.v(113) " "Verilog HDL assignment warning at AUDIO_IF.v(113): truncated value with size 32 to match size of target (6)" {  } { { "V_HDMI/AUDIO_IF.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/AUDIO_IF.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782965 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_IF.v(129) " "Verilog HDL assignment warning at AUDIO_IF.v(129): truncated value with size 32 to match size of target (7)" {  } { { "V_HDMI/AUDIO_IF.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/AUDIO_IF.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782965 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_IF.v(155) " "Verilog HDL assignment warning at AUDIO_IF.v(155): truncated value with size 32 to match size of target (6)" {  } { { "V_HDMI/AUDIO_IF.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/AUDIO_IF.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782965 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tracking painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|tracking:tracking_dut " "Elaborating entity \"tracking\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|tracking:tracking_dut\"" {  } { { "DE10_NANO_D8M_RTL.v" "tracking_dut" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664782996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tracking.sv(155) " "Verilog HDL assignment warning at tracking.sv(155): truncated value with size 32 to match size of target (12)" {  } { { "location_tracking/tracking.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782996 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tracking.sv(156) " "Verilog HDL assignment warning at tracking.sv(156): truncated value with size 32 to match size of target (12)" {  } { { "location_tracking/tracking.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782996 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tracking.sv(164) " "Verilog HDL assignment warning at tracking.sv(164): truncated value with size 32 to match size of target (12)" {  } { { "location_tracking/tracking.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782996 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tracking.sv(165) " "Verilog HDL assignment warning at tracking.sv(165): truncated value with size 32 to match size of target (12)" {  } { { "location_tracking/tracking.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782996 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tracking.sv(166) " "Verilog HDL assignment warning at tracking.sv(166): truncated value with size 32 to match size of target (12)" {  } { { "location_tracking/tracking.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782996 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tracking.sv(167) " "Verilog HDL assignment warning at tracking.sv(167): truncated value with size 32 to match size of target (12)" {  } { { "location_tracking/tracking.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664782996 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|tracking:tracking_dut\|fifo:fifo_in_inst " "Elaborating entity \"fifo\" for hierarchy \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|tracking:tracking_dut\|fifo:fifo_in_inst\"" {  } { { "location_tracking/tracking.sv" "fifo_in_inst" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664783043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fifo.sv(71) " "Verilog HDL assignment warning at fifo.sv(71): truncated value with size 32 to match size of target (11)" {  } { { "location_tracking/fifo.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/fifo.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664783043 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut|fifo:fifo_in_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fifo.sv(72) " "Verilog HDL assignment warning at fifo.sv(72): truncated value with size 32 to match size of target (11)" {  } { { "location_tracking/fifo.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/fifo.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652664783043 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|tracking:tracking_dut|fifo:fifo_in_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" "the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652664785523 "|WiFi_Network_Time|RFS_WiFi:u0|RFS_WiFi_nios2_gen2_0:nios2_gen2_0|RFS_WiFi_nios2_gen2_0_cpu:cpu|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_itrace:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1652664786917 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.15.20:33:11 Progress: Loading sld2f798add/alt_sld_fab_wrapper_hw.tcl " "2022.05.15.20:33:11 Progress: Loading sld2f798add/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664791188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664794031 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664794172 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664798798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664798937 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664799078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664799246 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664799277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664799277 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1652664799965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2f798add/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2f798add/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2f798add/alt_sld_fab.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/ip/sld2f798add/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664800230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664800230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664800387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664800387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664800402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664800402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664800480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664800480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664800605 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664800605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664800605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/ip/sld2f798add/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652664800699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664800699 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|tracking:tracking_dut\|fifo:fifo_in_inst\|fifo_buf " "RAM logic \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|tracking:tracking_dut\|fifo:fifo_in_inst\|fifo_buf\" is uninferred due to asynchronous read logic" {  } { { "location_tracking/fifo.sv" "fifo_buf" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/fifo.sv" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652664805036 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|Ram0 " "RAM logic \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "V_HDMI/AUDIO_IF.v" "Ram0" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_HDMI/AUDIO_IF.v" 166 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1652664805036 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652664805036 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1652664836508 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1652664836508 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1652664836852 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1652664836852 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1652664836852 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1652664836852 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1652664836852 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652664836868 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"HDMI_I2C_SCL\" and its non-tri-state driver." {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_I2S " "Inserted always-enabled tri-state buffer between \"HDMI_I2S\" and its non-tri-state driver." {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_LRCLK " "Inserted always-enabled tri-state buffer between \"HDMI_LRCLK\" and its non-tri-state driver." {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_SCLK " "Inserted always-enabled tri-state buffer between \"HDMI_SCLK\" and its non-tri-state driver." {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAMERA_I2C_SCL " "Inserted always-enabled tri-state buffer between \"CAMERA_I2C_SCL\" and its non-tri-state driver." {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 71 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652664837695 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1652664837695 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_MCLK " "bidirectional pin \"HDMI_MCLK\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BT_KEY " "bidirectional pin \"BT_KEY\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LSENSOR_SCL " "bidirectional pin \"LSENSOR_SCL\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LSENSOR_SDA " "bidirectional pin \"LSENSOR_SDA\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MPU_AD0_SDO " "bidirectional pin \"MPU_AD0_SDO\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MPU_SCL_SCLK " "bidirectional pin \"MPU_SCL_SCLK\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MPU_SDA_SDI " "bidirectional pin \"MPU_SDA_SDI\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RH_TEMP_I2C_SCL " "bidirectional pin \"RH_TEMP_I2C_SCL\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RH_TEMP_I2C_SDA " "bidirectional pin \"RH_TEMP_I2C_SDA\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[0\] " "bidirectional pin \"TMD_D\[0\]\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[1\] " "bidirectional pin \"TMD_D\[1\]\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[2\] " "bidirectional pin \"TMD_D\[2\]\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[3\] " "bidirectional pin \"TMD_D\[3\]\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[4\] " "bidirectional pin \"TMD_D\[4\]\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[5\] " "bidirectional pin \"TMD_D\[5\]\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[6\] " "bidirectional pin \"TMD_D\[6\]\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[7\] " "bidirectional pin \"TMD_D\[7\]\" has no driver" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1652664837695 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1652664837695 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 " "Register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN\" is converted into an equivalent circuit using register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated\" and latch \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1\"" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/VCM_I2C.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652664838195 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 " "Register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated\" and latch \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652664838195 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~5 " "Register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated\" and latch \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~5\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652664838195 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 " "Register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated\" and latch \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652664838195 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~13 " "Register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated\" and latch \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~13\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652664838195 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17 " "Register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated\" and latch \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652664838195 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~21 " "Register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated\" and latch \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~21\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652664838195 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~25 " "Register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated\" and latch \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~25\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652664838195 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~29 " "Register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated\" and latch \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~29\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652664838195 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~33 " "Register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated\" and latch \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~33\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652664838195 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~37 " "Register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated\" and latch \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~37\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652664838195 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~41 " "Register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated\" and latch \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~41\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/F_VCM.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652664838195 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1652664838195 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_I2C_SCL~synth " "Node \"HDMI_I2C_SCL~synth\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664866269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_I2S~synth " "Node \"HDMI_I2S~synth\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664866269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_LRCLK~synth " "Node \"HDMI_LRCLK~synth\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664866269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_SCLK~synth " "Node \"HDMI_SCLK~synth\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664866269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "CAMERA_I2C_SCL~synth " "Node \"CAMERA_I2C_SCL~synth\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664866269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MIPI_I2C_SCL~synth " "Node \"MIPI_I2C_SCL~synth\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664866269 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652664866269 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652664866269 "|WiFi_Network_Time|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652664866269 "|WiFi_Network_Time|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BT_UART_TX GND " "Pin \"BT_UART_TX\" is stuck at GND" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652664866269 "|WiFi_Network_Time|BT_UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "MPU_CS_n GND " "Pin \"MPU_CS_n\" is stuck at GND" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652664866269 "|WiFi_Network_Time|MPU_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MPU_FSYNC GND " "Pin \"MPU_FSYNC\" is stuck at GND" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652664866269 "|WiFi_Network_Time|MPU_FSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART2USB_RTS GND " "Pin \"UART2USB_RTS\" is stuck at GND" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652664866269 "|WiFi_Network_Time|UART2USB_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_EN VCC " "Pin \"WIFI_EN\" is stuck at VCC" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652664866269 "|WiFi_Network_Time|WIFI_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAMERA_PWDN_n VCC " "Pin \"CAMERA_PWDN_n\" is stuck at VCC" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652664866269 "|WiFi_Network_Time|CAMERA_PWDN_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652664866269 "|WiFi_Network_Time|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652664866269 "|WiFi_Network_Time|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652664866269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664868453 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "294 " "294 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652664878739 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_87k1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_87k1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_87k1.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_87k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/Line_Buffer_J.v" 85 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW2RGB_J.v" 69 0 0 } } { "DE10_NANO_D8M_RTL.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 193 0 0 } } { "3D_Painting_Top/3d_painting_top.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/3D_Painting_Top/3d_painting_top.sv" 116 0 0 } } { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664878849 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_87k1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_87k1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_87k1.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_87k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/Line_Buffer_J.v" 74 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW2RGB_J.v" 69 0 0 } } { "DE10_NANO_D8M_RTL.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 193 0 0 } } { "3D_Painting_Top/3d_painting_top.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/3D_Painting_Top/3d_painting_top.sv" 116 0 0 } } { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664878849 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_87k1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_87k1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_87k1.tdf" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/db/altsyncram_87k1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/Line_Buffer_J.v" 63 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/RAW2RGB_J.v" 69 0 0 } } { "DE10_NANO_D8M_RTL.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/DE10_NANO_D8M_RTL.v" 193 0 0 } } { "3D_Painting_Top/3d_painting_top.sv" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/3D_Painting_Top/3d_painting_top.sv" 116 0 0 } } { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 181 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664878849 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig " "Logic cell \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig\"" {  } { { "V_Auto/VCM_I2C.v" "const_zero_sig" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/VCM_I2C.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664878923 ""} { "Info" "ISCL_SCL_CELL_NAME" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig " "Logic cell \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "const_zero_sig" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_CAMERA_CONFIG.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664878923 ""} { "Info" "ISCL_SCL_CELL_NAME" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig " "Logic cell \"painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "const_zero_sig" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_D8M/MIPI_BRIDGE_CONFIG.v" 274 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664878923 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1652664878923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664880110 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664880641 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/output_files/WiFi_Network_Time.map.smsg " "Generated suppressed messages file C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/output_files/WiFi_Network_Time.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664881876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 3 0 0 " "Adding 21 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652664887316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652664887316 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1652664889575 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1652664889575 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VIDEO_PLL:pll2\|VIDEO_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1652664889599 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1652664889599 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|AUDIO_PLL:pll1\|AUDIO_PLL_0002:audio_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1652664889615 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1652664889615 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664891214 "|WiFi_Network_Time|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664891214 "|WiFi_Network_Time|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664891214 "|WiFi_Network_Time|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_UART_RX " "No output dependent on input pin \"BT_UART_RX\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664891214 "|WiFi_Network_Time|BT_UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LSENSOR_INT " "No output dependent on input pin \"LSENSOR_INT\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664891214 "|WiFi_Network_Time|LSENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MPU_INT " "No output dependent on input pin \"MPU_INT\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664891214 "|WiFi_Network_Time|MPU_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RH_TEMP_DRDY_n " "No output dependent on input pin \"RH_TEMP_DRDY_n\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664891214 "|WiFi_Network_Time|RH_TEMP_DRDY_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART2USB_CTS " "No output dependent on input pin \"UART2USB_CTS\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664891214 "|WiFi_Network_Time|UART2USB_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART2USB_RX " "No output dependent on input pin \"UART2USB_RX\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664891214 "|WiFi_Network_Time|UART2USB_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART1_RX " "No output dependent on input pin \"WIFI_UART1_RX\"" {  } { { "WiFi_Network_Time.v" "" { Text "C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/WiFi_Network_Time.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652664891214 "|WiFi_Network_Time|WIFI_UART1_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652664891214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41065 " "Implemented 41065 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652664891323 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652664891323 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "26 " "Implemented 26 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1652664891323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40169 " "Implemented 40169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652664891323 ""} { "Info" "ICUT_CUT_TM_RAMS" "775 " "Implemented 775 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652664891323 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1652664891323 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1652664891323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652664891323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 179 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 179 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5142 " "Peak virtual memory: 5142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652664891479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 20:34:51 2022 " "Processing ended: Sun May 15 20:34:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652664891479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:16 " "Elapsed time: 00:02:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652664891479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652664891479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652664891479 ""}
