#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x557c83b95e40 .scope module, "processor_tb" "processor_tb" 2 3;
 .timescale -9 -12;
v0x557c83bc3b50_0 .var "clk", 0 0;
v0x557c83bc3c10_0 .var/i "idx", 31 0;
v0x557c83bc3cf0_0 .net "instr_opcode", 5 0, L_0x557c83bd8c30;  1 drivers
v0x557c83bc3df0_0 .var/i "passedTests", 31 0;
v0x557c83bc3eb0_0 .net "prog_count", 31 0, L_0x557c83bd8ab0;  1 drivers
v0x557c83bc3f70_0 .net "reg1_addr", 4 0, L_0x557c83bd6970;  1 drivers
v0x557c83bc4040_0 .net "reg1_data", 31 0, L_0x557c83bd8cc0;  1 drivers
v0x557c83bc4110_0 .net "reg2_addr", 4 0, L_0x557c83bd6a60;  1 drivers
v0x557c83bc41e0_0 .net "reg2_data", 31 0, L_0x557c83bd8dc0;  1 drivers
v0x557c83bc4340_0 .var "rst", 0 0;
v0x557c83bc43e0_0 .var/i "ticks", 31 0;
v0x557c83bc44a0_0 .var/i "totalTests", 31 0;
v0x557c83bc4580_0 .net "write_reg_addr", 4 0, L_0x557c83bd8e50;  1 drivers
v0x557c83bc4670_0 .net "write_reg_data", 31 0, L_0x557c83bd8d50;  1 drivers
E_0x557c83b1a870 .event negedge, v0x557c83baee10_0;
S_0x557c83b961c0 .scope module, "uut" "lab05_pipelined" 2 32, 3 721 0, S_0x557c83b95e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "src1_addr";
    .port_info 5 /OUTPUT 32 "src1_out";
    .port_info 6 /OUTPUT 5 "src2_addr";
    .port_info 7 /OUTPUT 32 "src2_out";
    .port_info 8 /OUTPUT 5 "dst_addr";
    .port_info 9 /OUTPUT 32 "dst_data";
L_0x557c83bd6900 .functor BUFZ 1, v0x557c83badef0_0, C4<0>, C4<0>, C4<0>;
L_0x557c83bd7160 .functor BUFZ 1, v0x557c83badcb0_0, C4<0>, C4<0>, C4<0>;
L_0x557c83bd7270 .functor BUFZ 1, v0x557c83bada20_0, C4<0>, C4<0>, C4<0>;
L_0x557c83bd7330 .functor BUFZ 1, v0x557c83badba0_0, C4<0>, C4<0>, C4<0>;
L_0x557c83bd75c0 .functor BUFZ 1, v0x557c83badd70_0, C4<0>, C4<0>, C4<0>;
L_0x557c83bd76d0 .functor BUFZ 1, v0x557c83bade30_0, C4<0>, C4<0>, C4<0>;
L_0x557c83bd77d0 .functor BUFZ 2, v0x557c83bad860_0, C4<00>, C4<00>, C4<00>;
L_0x557c83bd79d0 .functor BUFZ 1, v0x557c83bad960_0, C4<0>, C4<0>, C4<0>;
L_0x557c83bd81d0 .functor AND 1, L_0x557c83bd8000, v0x557c83bb2c80_0, C4<1>, C4<1>;
L_0x557c83bd8ab0 .functor BUFZ 32, v0x557c83bb4470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557c83bd8c30 .functor BUFZ 6, L_0x557c83bd6160, C4<000000>, C4<000000>, C4<000000>;
L_0x557c83bd8cc0 .functor BUFZ 32, L_0x557c83bc4980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557c83bd8dc0 .functor BUFZ 32, L_0x557c83bc4980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557c83bd8e50 .functor BUFZ 5, v0x557c83bbe4b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x557c83bd8d50 .functor BUFZ 32, v0x557c83baa370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557c83bbf070_0 .net "PC", 31 0, L_0x557c83bd8ab0;  alias, 1 drivers
v0x557c83bbf170_0 .net "PCSrc", 0 0, L_0x557c83bd81d0;  1 drivers
v0x557c83bbf230_0 .net "PC_temp", 31 0, v0x557c83bb4470_0;  1 drivers
L_0x7d0312c9f1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557c83bbf320_0 .net/2u *"_ivl_13", 1 0, L_0x7d0312c9f1c8;  1 drivers
v0x557c83bbf3c0_0 .net *"_ivl_42", 0 0, L_0x557c83bd6900;  1 drivers
v0x557c83bbf4f0_0 .net *"_ivl_47", 0 0, L_0x557c83bd7160;  1 drivers
v0x557c83bbf5d0_0 .net *"_ivl_51", 0 0, L_0x557c83bd7270;  1 drivers
v0x557c83bbf6b0_0 .net *"_ivl_55", 0 0, L_0x557c83bd7330;  1 drivers
v0x557c83bbf790_0 .net *"_ivl_60", 0 0, L_0x557c83bd75c0;  1 drivers
v0x557c83bbf870_0 .net *"_ivl_64", 0 0, L_0x557c83bd76d0;  1 drivers
v0x557c83bbf950_0 .net *"_ivl_68", 1 0, L_0x557c83bd77d0;  1 drivers
v0x557c83bbfa30_0 .net *"_ivl_73", 0 0, L_0x557c83bd79d0;  1 drivers
v0x557c83bbfb10_0 .net *"_ivl_75", 0 0, L_0x557c83bd8000;  1 drivers
v0x557c83bbfbf0_0 .net *"_ivl_9", 29 0, L_0x557c83bd5ff0;  1 drivers
v0x557c83bbfcd0_0 .net "alu_op", 1 0, L_0x557c83bd67c0;  1 drivers
v0x557c83bbfd90_0 .net "alu_src", 0 0, L_0x557c83bd6860;  1 drivers
v0x557c83bbfe30_0 .net "branchAddr", 31 0, L_0x557c83bd7c10;  1 drivers
v0x557c83bbffe0_0 .net "clk", 0 0, v0x557c83bc3b50_0;  1 drivers
v0x557c83bc0080_0 .net "data_val", 31 0, L_0x557c83bd51d0;  1 drivers
v0x557c83bc0120_0 .net "dst_addr", 4 0, L_0x557c83bd8e50;  alias, 1 drivers
v0x557c83bc0200_0 .net "dst_addr_temp", 4 0, v0x557c83bbe4b0_0;  1 drivers
v0x557c83bc02c0_0 .net "dst_data", 31 0, L_0x557c83bd8d50;  alias, 1 drivers
v0x557c83bc03a0_0 .net "dst_data_temp", 31 0, v0x557c83baa370_0;  1 drivers
v0x557c83bc0460_0 .net "incrPC", 31 0, v0x557c83bad170_0;  1 drivers
v0x557c83bc0520_0 .net "instr", 31 0, v0x557c83bbbb80_0;  1 drivers
v0x557c83bc05e0_0 .net "mem_addr", 31 0, v0x557c83bb1570_0;  1 drivers
v0x557c83bc0730_0 .net "mem_data", 31 0, L_0x557c83bd7e50;  1 drivers
v0x557c83bc07f0_0 .net "mem_read", 0 0, L_0x557c83bd86d0;  1 drivers
v0x557c83bc0890_0 .net "mem_write", 0 0, L_0x557c83bd8130;  1 drivers
v0x557c83bc0930_0 .net "opcode", 5 0, L_0x557c83bd8c30;  alias, 1 drivers
v0x557c83bc09d0_0 .net "opcode_temp", 5 0, L_0x557c83bd6160;  1 drivers
v0x557c83bc0a90_0 .net "reg_dst", 0 0, L_0x557c83bd6670;  1 drivers
v0x557c83bc0b30_0 .net "reg_write", 0 0, L_0x557c83bd8820;  1 drivers
v0x557c83bc0bd0_0 .net "rst", 0 0, v0x557c83bc4340_0;  1 drivers
v0x557c83bc0c70_0 .net "s0", 31 0, v0x557c83baaae0_0;  1 drivers
v0x557c83bc0d60_0 .net "s1", 0 0, v0x557c83badef0_0;  1 drivers
v0x557c83bc0e00_0 .net "s10", 4 0, L_0x557c83bd6360;  1 drivers
v0x557c83bc0ea0_0 .net "s11", 4 0, L_0x557c83bd6440;  1 drivers
v0x557c83bc0f90_0 .net "s12", 15 0, L_0x557c83bd64e0;  1 drivers
v0x557c83bc1030_0 .net "s13", 31 0, L_0x557c83bd6f90;  1 drivers
v0x557c83bc10d0_0 .net "s14", 4 0, L_0x557c83bd5d50;  1 drivers
v0x557c83bc1190_0 .net "s15", 4 0, L_0x557c83bd5ea0;  1 drivers
v0x557c83bc1250_0 .net "s16", 4 0, v0x557c83bab270_0;  1 drivers
v0x557c83bc1310_0 .net "s17", 5 0, L_0x557c83bd65d0;  1 drivers
v0x557c83bc13d0_0 .net "s18", 3 0, v0x557c83bab7c0_0;  1 drivers
v0x557c83bc14c0_0 .net "s19", 31 0, v0x557c83bb8550_0;  1 drivers
v0x557c83bc1580_0 .net "s2", 0 0, v0x557c83badcb0_0;  1 drivers
v0x557c83bc1620_0 .net "s20", 31 0, L_0x557c83bd59f0;  1 drivers
v0x557c83bc16c0_0 .net "s21", 31 0, v0x557c83ba9c20_0;  1 drivers
v0x557c83bc17d0_0 .net "s22", 0 0, v0x557c83baca60_0;  1 drivers
v0x557c83bc1870_0 .net "s23", 31 0, v0x557c83bac8e0_0;  1 drivers
v0x557c83bc1930_0 .net "s24", 31 0, L_0x557c83bd5b40;  1 drivers
v0x557c83bc19f0_0 .net "s25", 0 0, L_0x557c83bd8a10;  1 drivers
v0x557c83bc1a90_0 .net "s26", 31 0, L_0x557c83bd83f0;  1 drivers
v0x557c83bc1b30_0 .net "s27", 31 0, L_0x557c83bd82d0;  1 drivers
v0x557c83bc1bf0_0 .net "s28", 31 0, L_0x557c83bd58c0;  1 drivers
v0x557c83bc1cb0_0 .net "s29", 31 0, L_0x557c83bd60c0;  1 drivers
v0x557c83bc1da0_0 .net "s3", 0 0, v0x557c83bada20_0;  1 drivers
v0x557c83bc1e70_0 .net "s30", 31 0, v0x557c83bac020_0;  1 drivers
v0x557c83bc1f10_0 .net "s31", 0 0, v0x557c83bb2c80_0;  1 drivers
v0x557c83bc2000_0 .net "s32", 7 0, L_0x557c83bd8630;  1 drivers
v0x557c83bc20a0_0 .net "s33", 7 0, L_0x557c83bd4e30;  1 drivers
v0x557c83bc2170_0 .net "s34", 31 0, L_0x557c83bd5560;  1 drivers
v0x557c83bc2210_0 .net "s35", 31 0, L_0x557c83bd5660;  1 drivers
v0x557c83bc2360_0 .net "s36", 1 0, L_0x557c83bd70c0;  1 drivers
v0x557c83bc2830_0 .net "s37", 2 0, L_0x557c83bd73f0;  1 drivers
v0x557c83bc2940_0 .net "s38", 3 0, L_0x557c83bd7890;  1 drivers
v0x557c83bc2a50_0 .net "s39", 1 0, L_0x557c83bd5740;  1 drivers
v0x557c83bc2ba0_0 .net "s4", 0 0, v0x557c83badba0_0;  1 drivers
v0x557c83bc2c40_0 .net "s40", 2 0, L_0x557c83bd57b0;  1 drivers
v0x557c83bc2d70_0 .net "s41", 3 0, v0x557c83bb6160_0;  1 drivers
v0x557c83bc2e30_0 .net "s42", 1 0, L_0x557c83bd7b30;  1 drivers
v0x557c83bc2f80_0 .net "s43", 2 0, v0x557c83bb05c0_0;  1 drivers
v0x557c83bc3040_0 .net "s44", 4 0, L_0x557c83bd7f70;  1 drivers
v0x557c83bc3190_0 .net "s45", 1 0, v0x557c83bbcd20_0;  1 drivers
v0x557c83bc3250_0 .net "s5", 0 0, v0x557c83badd70_0;  1 drivers
v0x557c83bc32f0_0 .net "s6", 0 0, v0x557c83bade30_0;  1 drivers
v0x557c83bc3390_0 .net "s7", 1 0, v0x557c83bad860_0;  1 drivers
v0x557c83bc3430_0 .net "s8", 0 0, v0x557c83bad960_0;  1 drivers
v0x557c83bc34d0_0 .net "s9", 4 0, L_0x557c83bd62c0;  1 drivers
v0x557c83bc3570_0 .net "src1_addr", 4 0, L_0x557c83bd6970;  alias, 1 drivers
v0x557c83bc3610_0 .net "src1_out", 31 0, L_0x557c83bd8cc0;  alias, 1 drivers
v0x557c83bc36d0_0 .net "src2", 31 0, L_0x557c83bc4cf0;  1 drivers
v0x557c83bc3790_0 .net "src2_addr", 4 0, L_0x557c83bd6a60;  alias, 1 drivers
v0x557c83bc3870_0 .net "src2_out", 31 0, L_0x557c83bd8dc0;  alias, 1 drivers
v0x557c83bc3950_0 .net "src2_out_temp", 31 0, L_0x557c83bc4980;  1 drivers
L_0x557c83bd4e30 .part v0x557c83bb4470_0, 2, 8;
L_0x557c83bd5ff0 .part v0x557c83bb8550_0, 2, 30;
L_0x557c83bd60c0 .concat8 [ 2 30 0 0], L_0x7d0312c9f1c8, L_0x557c83bd5ff0;
L_0x557c83bd6160 .part v0x557c83bbbb80_0, 26, 6;
L_0x557c83bd62c0 .part v0x557c83bbbb80_0, 21, 5;
L_0x557c83bd6360 .part v0x557c83bbbb80_0, 16, 5;
L_0x557c83bd6440 .part v0x557c83bbbb80_0, 11, 5;
L_0x557c83bd64e0 .part v0x557c83bbbb80_0, 0, 16;
L_0x557c83bd65d0 .part v0x557c83bb8550_0, 0, 6;
L_0x557c83bd6670 .part v0x557c83bb6160_0, 0, 1;
L_0x557c83bd67c0 .part v0x557c83bb6160_0, 1, 2;
L_0x557c83bd6860 .part v0x557c83bb6160_0, 3, 1;
L_0x557c83bd6970 .part v0x557c83bbbb80_0, 21, 5;
L_0x557c83bd6a60 .part v0x557c83bbbb80_0, 16, 5;
L_0x557c83bd70c0 .concat8 [ 1 1 0 0], L_0x557c83bd6900, L_0x557c83bd7160;
L_0x557c83bd73f0 .concat8 [ 1 1 1 0], L_0x557c83bd7270, L_0x557c83bd7330, L_0x557c83bd75c0;
L_0x557c83bd7890 .concat8 [ 1 2 1 0], L_0x557c83bd76d0, L_0x557c83bd77d0, L_0x557c83bd79d0;
L_0x557c83bd8000 .part v0x557c83bb05c0_0, 0, 1;
L_0x557c83bd8630 .part v0x557c83bb1570_0, 0, 8;
L_0x557c83bd86d0 .part v0x557c83bb05c0_0, 1, 1;
L_0x557c83bd8130 .part v0x557c83bb05c0_0, 2, 1;
L_0x557c83bd8820 .part v0x557c83bbcd20_0, 0, 1;
L_0x557c83bd8a10 .part v0x557c83bbcd20_0, 1, 1;
S_0x557c83b95740 .scope module, "DIG_BitExtender_i8" "DIG_BitExtender" 3 911, 3 493 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x557c83b73570 .param/l "inputBits" 0 3 494, +C4<00000000000000000000000000010000>;
P_0x557c83b735b0 .param/l "outputBits" 0 3 495, +C4<00000000000000000000000000100000>;
v0x557c83b8f070_0 .net *"_ivl_1", 0 0, L_0x557c83bd6bd0;  1 drivers
v0x557c83b8e5c0_0 .net *"_ivl_2", 15 0, L_0x557c83bd6c70;  1 drivers
v0x557c83b8a4d0_0 .net "in", 15 0, L_0x557c83bd64e0;  alias, 1 drivers
v0x557c83b89310_0 .net "out", 31 0, L_0x557c83bd6f90;  alias, 1 drivers
L_0x557c83bd6bd0 .part L_0x557c83bd64e0, 15, 1;
LS_0x557c83bd6c70_0_0 .concat [ 1 1 1 1], L_0x557c83bd6bd0, L_0x557c83bd6bd0, L_0x557c83bd6bd0, L_0x557c83bd6bd0;
LS_0x557c83bd6c70_0_4 .concat [ 1 1 1 1], L_0x557c83bd6bd0, L_0x557c83bd6bd0, L_0x557c83bd6bd0, L_0x557c83bd6bd0;
LS_0x557c83bd6c70_0_8 .concat [ 1 1 1 1], L_0x557c83bd6bd0, L_0x557c83bd6bd0, L_0x557c83bd6bd0, L_0x557c83bd6bd0;
LS_0x557c83bd6c70_0_12 .concat [ 1 1 1 1], L_0x557c83bd6bd0, L_0x557c83bd6bd0, L_0x557c83bd6bd0, L_0x557c83bd6bd0;
L_0x557c83bd6c70 .concat [ 4 4 4 4], LS_0x557c83bd6c70_0_0, LS_0x557c83bd6c70_0_4, LS_0x557c83bd6c70_0_8, LS_0x557c83bd6c70_0_12;
L_0x557c83bd6f90 .concat [ 16 16 0 0], L_0x557c83bd64e0, L_0x557c83bd6c70;
S_0x557c83b95ac0 .scope module, "DIG_RAMDualAccess_i4" "DIG_RAMDualAccess" 3 840, 3 210 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 8 "1A";
    .port_info 3 /INPUT 8 "2A";
    .port_info 4 /INPUT 32 "1Din";
    .port_info 5 /INPUT 1 "str";
    .port_info 6 /OUTPUT 32 "1D";
    .port_info 7 /OUTPUT 32 "2D";
P_0x557c83b25420 .param/l "AddrBits" 0 3 213, +C4<00000000000000000000000000001000>;
P_0x557c83b25460 .param/l "Bits" 0 3 212, +C4<00000000000000000000000000100000>;
L_0x557c83bd5560 .functor BUFZ 32, L_0x557c83bd5350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557c83b89770_0 .net "1A", 7 0, L_0x557c83bd8630;  alias, 1 drivers
v0x557c83b6f730_0 .net "1D", 31 0, L_0x557c83bd51d0;  alias, 1 drivers
v0x557c83b734d0_0 .net "1Din", 31 0, L_0x557c83bd7e50;  alias, 1 drivers
v0x557c83ba8b60_0 .net "2A", 7 0, L_0x557c83bd4e30;  alias, 1 drivers
v0x557c83ba8c40_0 .net "2D", 31 0, L_0x557c83bd5560;  alias, 1 drivers
v0x557c83ba8d70_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83ba8e30_0 .net *"_ivl_0", 31 0, L_0x557c83bd4f20;  1 drivers
v0x557c83ba8f10_0 .net *"_ivl_10", 31 0, L_0x557c83bd5350;  1 drivers
v0x557c83ba8ff0_0 .net *"_ivl_12", 9 0, L_0x557c83bd5420;  1 drivers
L_0x7d0312c9f180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557c83ba90d0_0 .net *"_ivl_15", 1 0, L_0x7d0312c9f180;  1 drivers
v0x557c83ba91b0_0 .net *"_ivl_2", 9 0, L_0x557c83bd4ff0;  1 drivers
L_0x7d0312c9f138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557c83ba9290_0 .net *"_ivl_5", 1 0, L_0x7d0312c9f138;  1 drivers
o0x7d0312ce8378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x557c83ba9370_0 name=_ivl_6
v0x557c83ba9450_0 .net "ld", 0 0, L_0x557c83bd86d0;  alias, 1 drivers
v0x557c83ba9510 .array "memory", 255 0, 31 0;
v0x557c83ba95d0_0 .net "str", 0 0, L_0x557c83bd8130;  alias, 1 drivers
E_0x557c83b1aee0 .event posedge, v0x557c83ba8d70_0;
L_0x557c83bd4f20 .array/port v0x557c83ba9510, L_0x557c83bd4ff0;
L_0x557c83bd4ff0 .concat [ 8 2 0 0], L_0x557c83bd8630, L_0x7d0312c9f138;
L_0x557c83bd51d0 .functor MUXZ 32, o0x7d0312ce8378, L_0x557c83bd4f20, L_0x557c83bd86d0, C4<>;
L_0x557c83bd5350 .array/port v0x557c83ba9510, L_0x557c83bd5420;
L_0x557c83bd5420 .concat [ 8 2 0 0], L_0x557c83bd4e30, L_0x7d0312c9f180;
S_0x557c83ba9790 .scope module, "Mux_2x1_NBits_i11" "Mux_2x1_NBits" 3 933, 3 191 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x557c83ba9920 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x557c83ba9a40_0 .net "in_0", 31 0, L_0x557c83bd5b40;  alias, 1 drivers
v0x557c83ba9b40_0 .net "in_1", 31 0, v0x557c83bb8550_0;  alias, 1 drivers
v0x557c83ba9c20_0 .var "out", 31 0;
v0x557c83ba9d10_0 .net "sel", 0 0, L_0x557c83bd6860;  alias, 1 drivers
E_0x557c83b1b440 .event edge, v0x557c83ba9d10_0, v0x557c83ba9a40_0, v0x557c83ba9b40_0;
S_0x557c83ba9ea0 .scope module, "Mux_2x1_NBits_i16" "Mux_2x1_NBits" 3 1003, 3 191 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x557c83baa080 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x557c83baa190_0 .net "in_0", 31 0, L_0x557c83bd83f0;  alias, 1 drivers
v0x557c83baa290_0 .net "in_1", 31 0, L_0x557c83bd82d0;  alias, 1 drivers
v0x557c83baa370_0 .var "out", 31 0;
v0x557c83baa460_0 .net "sel", 0 0, L_0x557c83bd8a10;  alias, 1 drivers
E_0x557c83ad5270 .event edge, v0x557c83baa460_0, v0x557c83baa190_0, v0x557c83baa290_0;
S_0x557c83baa5f0 .scope module, "Mux_2x1_NBits_i3" "Mux_2x1_NBits" 3 829, 3 191 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x557c83baa820 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x557c83baa900_0 .net "in_0", 31 0, v0x557c83bad170_0;  alias, 1 drivers
v0x557c83baaa00_0 .net "in_1", 31 0, L_0x557c83bd7c10;  alias, 1 drivers
v0x557c83baaae0_0 .var "out", 31 0;
v0x557c83baabd0_0 .net "sel", 0 0, L_0x557c83bd81d0;  alias, 1 drivers
E_0x557c83b9a2a0 .event edge, v0x557c83baabd0_0, v0x557c83baa900_0, v0x557c83baaa00_0;
S_0x557c83baad60 .scope module, "Mux_2x1_NBits_i9" "Mux_2x1_NBits" 3 918, 3 191 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "in_0";
    .port_info 2 /INPUT 5 "in_1";
    .port_info 3 /OUTPUT 5 "out";
P_0x557c83baaf40 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000000101>;
v0x557c83bab090_0 .net "in_0", 4 0, L_0x557c83bd5d50;  alias, 1 drivers
v0x557c83bab190_0 .net "in_1", 4 0, L_0x557c83bd5ea0;  alias, 1 drivers
v0x557c83bab270_0 .var "out", 4 0;
v0x557c83bab360_0 .net "sel", 0 0, L_0x557c83bd6670;  alias, 1 drivers
E_0x557c83bab010 .event edge, v0x557c83bab360_0, v0x557c83bab090_0, v0x557c83bab190_0;
S_0x557c83bab4f0 .scope module, "alu_control_i10" "alu_control" 3 925, 3 544 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x557c83bab7c0_0 .var "alu_control", 3 0;
v0x557c83bab8c0_0 .net "alu_op", 1 0, L_0x557c83bd67c0;  alias, 1 drivers
v0x557c83bab9a0_0 .net "funct", 5 0, L_0x557c83bd65d0;  alias, 1 drivers
E_0x557c83bab740 .event edge, v0x557c83bab8c0_0, v0x557c83bab9a0_0;
S_0x557c83babae0 .scope module, "alu_i12" "alu" 3 940, 3 155 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x557c83babd50_0 .net "A", 31 0, L_0x557c83bd58c0;  alias, 1 drivers
v0x557c83babe50_0 .net "B", 31 0, L_0x557c83bd60c0;  alias, 1 drivers
L_0x7d0312c9f210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x557c83babf30_0 .net "alu_control", 3 0, L_0x7d0312c9f210;  1 drivers
v0x557c83bac020_0 .var "result", 31 0;
v0x557c83bac100_0 .var "temp", 31 0;
v0x557c83bac230_0 .var "zero", 0 0;
E_0x557c83babcf0 .event edge, v0x557c83babe50_0, v0x557c83babd50_0, v0x557c83babf30_0;
S_0x557c83bac390 .scope module, "alu_i13" "alu" 3 947, 3 155 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x557c83bac5f0_0 .net "A", 31 0, L_0x557c83bd59f0;  alias, 1 drivers
v0x557c83bac6f0_0 .net "B", 31 0, v0x557c83ba9c20_0;  alias, 1 drivers
v0x557c83bac7e0_0 .net "alu_control", 3 0, v0x557c83bab7c0_0;  alias, 1 drivers
v0x557c83bac8e0_0 .var "result", 31 0;
v0x557c83bac980_0 .var "temp", 31 0;
v0x557c83baca60_0 .var "zero", 0 0;
E_0x557c83bac570 .event edge, v0x557c83ba9c20_0, v0x557c83bac5f0_0, v0x557c83bab7c0_0;
S_0x557c83bacbc0 .scope module, "alu_i2" "alu" 3 819, 3 155 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x557c83bacea0_0 .net "A", 31 0, v0x557c83bb4470_0;  alias, 1 drivers
L_0x7d0312c9f0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x557c83bacfa0_0 .net "B", 31 0, L_0x7d0312c9f0f0;  1 drivers
L_0x7d0312c9f0a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x557c83bad080_0 .net "alu_control", 3 0, L_0x7d0312c9f0a8;  1 drivers
v0x557c83bad170_0 .var "result", 31 0;
v0x557c83bad260_0 .var "temp", 31 0;
v0x557c83bad370_0 .var "zero", 0 0;
E_0x557c83bace20 .event edge, v0x557c83bacfa0_0, v0x557c83bacea0_0, v0x557c83bad080_0;
S_0x557c83bad4d0 .scope module, "control_unit_i7" "control_unit" 3 896, 3 424 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x557c83bad860_0 .var "alu_op", 1 0;
v0x557c83bad960_0 .var "alu_src", 0 0;
v0x557c83bada20_0 .var "branch", 0 0;
v0x557c83badac0_0 .net "instr_op", 5 0, L_0x557c83bd6160;  alias, 1 drivers
v0x557c83badba0_0 .var "mem_read", 0 0;
v0x557c83badcb0_0 .var "mem_to_reg", 0 0;
v0x557c83badd70_0 .var "mem_write", 0 0;
v0x557c83bade30_0 .var "reg_dst", 0 0;
v0x557c83badef0_0 .var "reg_write", 0 0;
E_0x557c83bad7e0 .event edge, v0x557c83badac0_0;
S_0x557c83bae160 .scope module, "cpu_registers_i1" "cpu_registers" 3 807, 3 81 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "src1_addr";
    .port_info 4 /INPUT 5 "src2_addr";
    .port_info 5 /INPUT 5 "dst_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "src1_out";
    .port_info 8 /OUTPUT 32 "src2_out";
L_0x557c83bc4980 .functor BUFZ 32, L_0x557c83bc4740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557c83bc4cf0 .functor BUFZ 32, L_0x557c83bc4aa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557c83bae420 .array "RFILE", 0 31, 31 0;
v0x557c83bae500_0 .net *"_ivl_0", 31 0, L_0x557c83bc4740;  1 drivers
v0x557c83bae5e0_0 .net *"_ivl_10", 6 0, L_0x557c83bc4b40;  1 drivers
L_0x7d0312c9f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557c83bae6a0_0 .net *"_ivl_13", 1 0, L_0x7d0312c9f060;  1 drivers
v0x557c83bae780_0 .net *"_ivl_2", 6 0, L_0x557c83bc4840;  1 drivers
L_0x7d0312c9f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557c83bae8b0_0 .net *"_ivl_5", 1 0, L_0x7d0312c9f018;  1 drivers
v0x557c83bae990_0 .net *"_ivl_8", 31 0, L_0x557c83bc4aa0;  1 drivers
v0x557c83baea70_0 .net "clk", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83baeb10_0 .net "data_in", 31 0, v0x557c83baa370_0;  alias, 1 drivers
v0x557c83baec70_0 .net "dst_addr", 4 0, v0x557c83bbe4b0_0;  alias, 1 drivers
v0x557c83baed30_0 .var/i "i", 31 0;
v0x557c83baee10_0 .net "rst", 0 0, v0x557c83bc4340_0;  alias, 1 drivers
v0x557c83baeed0_0 .net "src1_addr", 4 0, L_0x557c83bd62c0;  alias, 1 drivers
v0x557c83baefb0_0 .net "src1_out", 31 0, L_0x557c83bc4980;  alias, 1 drivers
v0x557c83baf090_0 .net "src2_addr", 4 0, L_0x557c83bd6360;  alias, 1 drivers
v0x557c83baf170_0 .net "src2_out", 31 0, L_0x557c83bc4cf0;  alias, 1 drivers
v0x557c83baf250_0 .net "write_en", 0 0, L_0x557c83bd8820;  alias, 1 drivers
L_0x557c83bc4740 .array/port v0x557c83bae420, L_0x557c83bc4840;
L_0x557c83bc4840 .concat [ 5 2 0 0], L_0x557c83bd62c0, L_0x7d0312c9f018;
L_0x557c83bc4aa0 .array/port v0x557c83bae420, L_0x557c83bc4b40;
L_0x557c83bc4b40 .concat [ 5 2 0 0], L_0x557c83bd6360, L_0x7d0312c9f060;
S_0x557c83baf430 .scope module, "ex_mem_i14" "ex_mem" 3 963, 3 591 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "WB";
    .port_info 1 /INPUT 3 "M";
    .port_info 2 /INPUT 32 "ba_in";
    .port_info 3 /INPUT 32 "ar_in";
    .port_info 4 /INPUT 1 "z_in";
    .port_info 5 /INPUT 32 "rd2_in";
    .port_info 6 /INPUT 5 "dr_in";
    .port_info 7 /INPUT 1 "en";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 2 "WB_out";
    .port_info 10 /OUTPUT 3 "M_out";
    .port_info 11 /OUTPUT 32 "ba_out";
    .port_info 12 /OUTPUT 1 "z_out";
    .port_info 13 /OUTPUT 32 "ar_out";
    .port_info 14 /OUTPUT 32 "rd2_out";
    .port_info 15 /OUTPUT 5 "dr_out";
v0x557c83bb2dd0_0 .net "M", 2 0, L_0x557c83bd57b0;  alias, 1 drivers
v0x557c83bb2eb0_0 .net "M_out", 2 0, v0x557c83bb05c0_0;  alias, 1 drivers
v0x557c83bb2f80_0 .net "WB", 1 0, L_0x557c83bd5740;  alias, 1 drivers
v0x557c83bb3080_0 .net "WB_out", 1 0, L_0x557c83bd7b30;  alias, 1 drivers
v0x557c83bb3150_0 .net "ar_in", 31 0, v0x557c83bac8e0_0;  alias, 1 drivers
v0x557c83bb3290_0 .net "ar_out", 31 0, v0x557c83bb1570_0;  alias, 1 drivers
v0x557c83bb3330_0 .net "ba_in", 31 0, v0x557c83bac020_0;  alias, 1 drivers
v0x557c83bb3420_0 .net "ba_out", 31 0, L_0x557c83bd7c10;  alias, 1 drivers
v0x557c83bb3530_0 .net "clk", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb37e0_0 .net "dr_in", 4 0, v0x557c83bab270_0;  alias, 1 drivers
v0x557c83bb38a0_0 .net "dr_out", 4 0, L_0x557c83bd7f70;  alias, 1 drivers
v0x557c83bb3960_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb3a00_0 .net "rd2_in", 31 0, L_0x557c83bd5b40;  alias, 1 drivers
v0x557c83bb3af0_0 .net "rd2_out", 31 0, L_0x557c83bd7e50;  alias, 1 drivers
v0x557c83bb3c00_0 .net "z_in", 0 0, v0x557c83baca60_0;  alias, 1 drivers
v0x557c83bb3cf0_0 .net "z_out", 0 0, v0x557c83bb2c80_0;  alias, 1 drivers
S_0x557c83baf750 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 612, 3 240 0, S_0x557c83baf430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x557c83baf950 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
L_0x557c83bd7b30 .functor BUFZ 2, v0x557c83bafe30_0, C4<00>, C4<00>, C4<00>;
v0x557c83bafae0_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bafbf0_0 .net "D", 1 0, L_0x557c83bd5740;  alias, 1 drivers
v0x557c83bafcd0_0 .net "Q", 1 0, L_0x557c83bd7b30;  alias, 1 drivers
v0x557c83bafd90_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bafe30_0 .var "state", 1 0;
S_0x557c83baffe0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 621, 3 240 0, S_0x557c83baf430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "D";
    .port_info 3 /OUTPUT 3 "Q";
P_0x557c83bb01e0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000011>;
v0x557c83bb02b0_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb0350_0 .net "D", 2 0, L_0x557c83bd57b0;  alias, 1 drivers
v0x557c83bb0430_0 .net "Q", 2 0, v0x557c83bb05c0_0;  alias, 1 drivers
v0x557c83bb0520_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb05c0_0 .var "state", 2 0;
S_0x557c83bb0720 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 630, 3 240 0, S_0x557c83baf430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x557c83bb0900 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x557c83bd7c10 .functor BUFZ 32, v0x557c83bb0dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557c83bb0a90_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb0b30_0 .net "D", 31 0, v0x557c83bac020_0;  alias, 1 drivers
v0x557c83bb0c20_0 .net "Q", 31 0, L_0x557c83bd7c10;  alias, 1 drivers
v0x557c83bb0d20_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb0dc0_0 .var "state", 31 0;
S_0x557c83bb0f30 .scope module, "DIG_Register_BUS_i4" "DIG_Register_BUS" 3 645, 3 240 0, S_0x557c83baf430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x557c83bb1110 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x557c83bb1250_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb1310_0 .net "D", 31 0, v0x557c83bac8e0_0;  alias, 1 drivers
v0x557c83bb1400_0 .net "Q", 31 0, v0x557c83bb1570_0;  alias, 1 drivers
v0x557c83bb14d0_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb1570_0 .var "state", 31 0;
S_0x557c83bb1720 .scope module, "DIG_Register_BUS_i5" "DIG_Register_BUS" 3 654, 3 240 0, S_0x557c83baf430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x557c83bb1950 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x557c83bd7e50 .functor BUFZ 32, v0x557c83bb1db0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557c83bb1a60_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb1b20_0 .net "D", 31 0, L_0x557c83bd5b40;  alias, 1 drivers
v0x557c83bb1c10_0 .net "Q", 31 0, L_0x557c83bd7e50;  alias, 1 drivers
v0x557c83bb1d10_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb1db0_0 .var "state", 31 0;
S_0x557c83bb1f20 .scope module, "DIG_Register_BUS_i6" "DIG_Register_BUS" 3 663, 3 240 0, S_0x557c83baf430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x557c83bb2100 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x557c83bd7f70 .functor BUFZ 5, v0x557c83bb2560_0, C4<00000>, C4<00000>, C4<00000>;
v0x557c83bb2240_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb2300_0 .net "D", 4 0, v0x557c83bab270_0;  alias, 1 drivers
v0x557c83bb23f0_0 .net "Q", 4 0, L_0x557c83bd7f70;  alias, 1 drivers
v0x557c83bb24c0_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb2560_0 .var "state", 4 0;
S_0x557c83bb2710 .scope module, "DIG_Register_i3" "DIG_Register" 3 636, 3 573 0, S_0x557c83baf430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x557c83bb2960_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb2a20_0 .net "D", 0 0, v0x557c83baca60_0;  alias, 1 drivers
v0x557c83bb2b10_0 .net "Q", 0 0, v0x557c83bb2c80_0;  alias, 1 drivers
v0x557c83bb2be0_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb2c80_0 .var "state", 0 0;
S_0x557c83bb3f70 .scope module, "gen_register_i0" "gen_register" 3 799, 3 29 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x557c83bb4150 .param/l "WORD_SIZE" 0 3 31, +C4<00000000000000000000000000100000>;
v0x557c83bb42f0_0 .net "clk", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb43b0_0 .net "data_in", 31 0, v0x557c83baaae0_0;  alias, 1 drivers
v0x557c83bb4470_0 .var "data_out", 31 0;
v0x557c83bb4510_0 .net "rst", 0 0, v0x557c83bc4340_0;  alias, 1 drivers
v0x557c83bb45e0_0 .net "write_en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
E_0x557c83bb4270 .event posedge, v0x557c83ba8d70_0, v0x557c83baee10_0;
S_0x557c83bb4710 .scope module, "id_ex_i6" "id_ex" 3 860, 3 290 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "WB";
    .port_info 3 /INPUT 3 "M";
    .port_info 4 /INPUT 4 "EX";
    .port_info 5 /INPUT 32 "ip_in";
    .port_info 6 /INPUT 32 "rd1_in";
    .port_info 7 /INPUT 32 "rd2_in";
    .port_info 8 /INPUT 32 "iv_in";
    .port_info 9 /INPUT 5 "dr1_in";
    .port_info 10 /INPUT 5 "dr2_in";
    .port_info 11 /OUTPUT 2 "WB_out";
    .port_info 12 /OUTPUT 3 "M_out";
    .port_info 13 /OUTPUT 4 "EX_out";
    .port_info 14 /OUTPUT 32 "ip_out";
    .port_info 15 /OUTPUT 32 "rd1_out";
    .port_info 16 /OUTPUT 32 "rd2_out";
    .port_info 17 /OUTPUT 32 "iv_out";
    .port_info 18 /OUTPUT 5 "dr1_out";
    .port_info 19 /OUTPUT 5 "dr2_out";
v0x557c83bb96d0_0 .net "EX", 3 0, L_0x557c83bd7890;  alias, 1 drivers
v0x557c83bb97b0_0 .net "EX_out", 3 0, v0x557c83bb6160_0;  alias, 1 drivers
v0x557c83bb9880_0 .net "M", 2 0, L_0x557c83bd73f0;  alias, 1 drivers
v0x557c83bb9980_0 .net "M_out", 2 0, L_0x557c83bd57b0;  alias, 1 drivers
v0x557c83bb9a20_0 .net "WB", 1 0, L_0x557c83bd70c0;  alias, 1 drivers
v0x557c83bb9b10_0 .net "WB_out", 1 0, L_0x557c83bd5740;  alias, 1 drivers
v0x557c83bb9bb0_0 .net "clk", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb9c50_0 .net "dr1_in", 4 0, L_0x557c83bd6360;  alias, 1 drivers
v0x557c83bb9d60_0 .net "dr1_out", 4 0, L_0x557c83bd5d50;  alias, 1 drivers
v0x557c83bb9e20_0 .net "dr2_in", 4 0, L_0x557c83bd6440;  alias, 1 drivers
v0x557c83bb9ee0_0 .net "dr2_out", 4 0, L_0x557c83bd5ea0;  alias, 1 drivers
v0x557c83bb9fd0_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bba070_0 .net "ip_in", 31 0, L_0x557c83bd5660;  alias, 1 drivers
v0x557c83bba130_0 .net "ip_out", 31 0, L_0x557c83bd58c0;  alias, 1 drivers
v0x557c83bba220_0 .net "iv_in", 31 0, L_0x557c83bd6f90;  alias, 1 drivers
v0x557c83bba330_0 .net "iv_out", 31 0, v0x557c83bb8550_0;  alias, 1 drivers
v0x557c83bba440_0 .net "rd1_in", 31 0, L_0x557c83bc4980;  alias, 1 drivers
v0x557c83bba550_0 .net "rd1_out", 31 0, L_0x557c83bd59f0;  alias, 1 drivers
v0x557c83bba660_0 .net "rd2_in", 31 0, L_0x557c83bc4cf0;  alias, 1 drivers
v0x557c83bba770_0 .net "rd2_out", 31 0, L_0x557c83bd5b40;  alias, 1 drivers
S_0x557c83bb4ae0 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 315, 3 240 0, S_0x557c83bb4710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x557c83bb4ce0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
L_0x557c83bd5740 .functor BUFZ 2, v0x557c83bb5180_0, C4<00>, C4<00>, C4<00>;
v0x557c83bb4e20_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb4ee0_0 .net "D", 1 0, L_0x557c83bd70c0;  alias, 1 drivers
v0x557c83bb4fc0_0 .net "Q", 1 0, L_0x557c83bd5740;  alias, 1 drivers
v0x557c83bb50e0_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb5180_0 .var "state", 1 0;
S_0x557c83bb5330 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 324, 3 240 0, S_0x557c83bb4710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "D";
    .port_info 3 /OUTPUT 3 "Q";
P_0x557c83bb5530 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000011>;
L_0x557c83bd57b0 .functor BUFZ 3, v0x557c83bb5980_0, C4<000>, C4<000>, C4<000>;
v0x557c83bb5640_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb56e0_0 .net "D", 2 0, L_0x557c83bd73f0;  alias, 1 drivers
v0x557c83bb57c0_0 .net "Q", 2 0, L_0x557c83bd57b0;  alias, 1 drivers
v0x557c83bb58e0_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb5980_0 .var "state", 2 0;
S_0x557c83bb5b30 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 333, 3 240 0, S_0x557c83bb4710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 4 "D";
    .port_info 3 /OUTPUT 4 "Q";
P_0x557c83bb5d10 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000100>;
v0x557c83bb5e50_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb5ef0_0 .net "D", 3 0, L_0x557c83bd7890;  alias, 1 drivers
v0x557c83bb5fd0_0 .net "Q", 3 0, v0x557c83bb6160_0;  alias, 1 drivers
v0x557c83bb60c0_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb6160_0 .var "state", 3 0;
S_0x557c83bb6310 .scope module, "DIG_Register_BUS_i3" "DIG_Register_BUS" 3 342, 3 240 0, S_0x557c83bb4710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x557c83bb64f0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x557c83bd58c0 .functor BUFZ 32, v0x557c83bb6970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557c83bb6630_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb66f0_0 .net "D", 31 0, L_0x557c83bd5660;  alias, 1 drivers
v0x557c83bb67d0_0 .net "Q", 31 0, L_0x557c83bd58c0;  alias, 1 drivers
v0x557c83bb68d0_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb6970_0 .var "state", 31 0;
S_0x557c83bb6b00 .scope module, "DIG_Register_BUS_i4" "DIG_Register_BUS" 3 351, 3 240 0, S_0x557c83bb4710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x557c83bb6d30 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x557c83bd59f0 .functor BUFZ 32, v0x557c83bb7190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557c83bb6e40_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb6f00_0 .net "D", 31 0, L_0x557c83bc4980;  alias, 1 drivers
v0x557c83bb6ff0_0 .net "Q", 31 0, L_0x557c83bd59f0;  alias, 1 drivers
v0x557c83bb70f0_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb7190_0 .var "state", 31 0;
S_0x557c83bb7300 .scope module, "DIG_Register_BUS_i5" "DIG_Register_BUS" 3 360, 3 240 0, S_0x557c83bb4710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x557c83bb74e0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x557c83bd5b40 .functor BUFZ 32, v0x557c83bb7940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557c83bb7620_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb76e0_0 .net "D", 31 0, L_0x557c83bc4cf0;  alias, 1 drivers
v0x557c83bb77d0_0 .net "Q", 31 0, L_0x557c83bd5b40;  alias, 1 drivers
v0x557c83bb78a0_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb7940_0 .var "state", 31 0;
S_0x557c83bb7ad0 .scope module, "DIG_Register_BUS_i6" "DIG_Register_BUS" 3 369, 3 240 0, S_0x557c83bb4710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x557c83bb7cb0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x557c83bb7df0_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb82c0_0 .net "D", 31 0, L_0x557c83bd6f90;  alias, 1 drivers
v0x557c83bb83b0_0 .net "Q", 31 0, v0x557c83bb8550_0;  alias, 1 drivers
v0x557c83bb84b0_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb8550_0 .var "state", 31 0;
S_0x557c83bb86c0 .scope module, "DIG_Register_BUS_i7" "DIG_Register_BUS" 3 378, 3 240 0, S_0x557c83bb4710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x557c83bb88a0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x557c83bd5d50 .functor BUFZ 5, v0x557c83bb8d30_0, C4<00000>, C4<00000>, C4<00000>;
v0x557c83bb89e0_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb8aa0_0 .net "D", 4 0, L_0x557c83bd6360;  alias, 1 drivers
v0x557c83bb8b90_0 .net "Q", 4 0, L_0x557c83bd5d50;  alias, 1 drivers
v0x557c83bb8c90_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb8d30_0 .var "state", 4 0;
S_0x557c83bb8ea0 .scope module, "DIG_Register_BUS_i8" "DIG_Register_BUS" 3 387, 3 240 0, S_0x557c83bb4710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x557c83bb6ce0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x557c83bd5ea0 .functor BUFZ 5, v0x557c83bb9540_0, C4<00000>, C4<00000>, C4<00000>;
v0x557c83bb9200_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb92c0_0 .net "D", 4 0, L_0x557c83bd6440;  alias, 1 drivers
v0x557c83bb93a0_0 .net "Q", 4 0, L_0x557c83bd5ea0;  alias, 1 drivers
v0x557c83bb94a0_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bb9540_0 .var "state", 4 0;
S_0x557c83bbaab0 .scope module, "if_id_i5" "if_id" 3 851, 3 260 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "ip_in";
    .port_info 3 /INPUT 32 "in_in";
    .port_info 4 /OUTPUT 32 "ip_out";
    .port_info 5 /OUTPUT 32 "in_out";
v0x557c83bbbd30_0 .net "clk", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbbdf0_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbbeb0_0 .net "in_in", 31 0, L_0x557c83bd5560;  alias, 1 drivers
v0x557c83bbbfa0_0 .net "in_out", 31 0, v0x557c83bbbb80_0;  alias, 1 drivers
v0x557c83bbc040_0 .net "ip_in", 31 0, v0x557c83bad170_0;  alias, 1 drivers
v0x557c83bbc130_0 .net "ip_out", 31 0, L_0x557c83bd5660;  alias, 1 drivers
S_0x557c83bbad20 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 272, 3 240 0, S_0x557c83bbaab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x557c83bbaf20 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x557c83bd5660 .functor BUFZ 32, v0x557c83bbb420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557c83bbb0c0_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbb180_0 .net "D", 31 0, v0x557c83bad170_0;  alias, 1 drivers
v0x557c83bbb290_0 .net "Q", 31 0, L_0x557c83bd5660;  alias, 1 drivers
v0x557c83bbb380_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbb420_0 .var "state", 31 0;
S_0x557c83bbb5d0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 282, 3 240 0, S_0x557c83bbaab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x557c83bbb7d0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x557c83bbb8e0_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbb980_0 .net "D", 31 0, L_0x557c83bd5560;  alias, 1 drivers
v0x557c83bbba40_0 .net "Q", 31 0, v0x557c83bbbb80_0;  alias, 1 drivers
v0x557c83bbbae0_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbbb80_0 .var "state", 31 0;
S_0x557c83bbc2f0 .scope module, "mem_wb_i15" "mem_wb" 3 983, 3 671 0, S_0x557c83b961c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "WB";
    .port_info 1 /INPUT 32 "rd_in";
    .port_info 2 /INPUT 32 "ar_in";
    .port_info 3 /INPUT 5 "dr_in";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "en";
    .port_info 6 /OUTPUT 2 "WB_out";
    .port_info 7 /OUTPUT 32 "rd_out";
    .port_info 8 /OUTPUT 32 "ar_out";
    .port_info 9 /OUTPUT 5 "dr_out";
v0x557c83bbe640_0 .net "WB", 1 0, L_0x557c83bd7b30;  alias, 1 drivers
v0x557c83bbe720_0 .net "WB_out", 1 0, v0x557c83bbcd20_0;  alias, 1 drivers
v0x557c83bbe7e0_0 .net "ar_in", 31 0, v0x557c83bb1570_0;  alias, 1 drivers
v0x557c83bbe8b0_0 .net "ar_out", 31 0, L_0x557c83bd83f0;  alias, 1 drivers
v0x557c83bbe9a0_0 .net "clk", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbea90_0 .net "dr_in", 4 0, L_0x557c83bd7f70;  alias, 1 drivers
v0x557c83bbeb50_0 .net "dr_out", 4 0, v0x557c83bbe4b0_0;  alias, 1 drivers
v0x557c83bbec60_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbed00_0 .net "rd_in", 31 0, L_0x557c83bd51d0;  alias, 1 drivers
v0x557c83bbedc0_0 .net "rd_out", 31 0, L_0x557c83bd82d0;  alias, 1 drivers
S_0x557c83bbc6e0 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 686, 3 240 0, S_0x557c83bbc2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x557c83bbc8e0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
v0x557c83bbc9f0_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbcab0_0 .net "D", 1 0, L_0x557c83bd7b30;  alias, 1 drivers
v0x557c83bbcbc0_0 .net "Q", 1 0, v0x557c83bbcd20_0;  alias, 1 drivers
v0x557c83bbcc80_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbcd20_0 .var "state", 1 0;
S_0x557c83bbced0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 695, 3 240 0, S_0x557c83bbc2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x557c83bbd0d0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x557c83bd82d0 .functor BUFZ 32, v0x557c83bbd4e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557c83bbd1e0_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbd280_0 .net "D", 31 0, L_0x557c83bd51d0;  alias, 1 drivers
v0x557c83bbd340_0 .net "Q", 31 0, L_0x557c83bd82d0;  alias, 1 drivers
v0x557c83bbd440_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbd4e0_0 .var "state", 31 0;
S_0x557c83bbd650 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 704, 3 240 0, S_0x557c83bbc2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x557c83bbd830 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x557c83bd83f0 .functor BUFZ 32, v0x557c83bbdcc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557c83bbd9a0_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbda40_0 .net "D", 31 0, v0x557c83bb1570_0;  alias, 1 drivers
v0x557c83bbdb50_0 .net "Q", 31 0, L_0x557c83bd83f0;  alias, 1 drivers
v0x557c83bbdc20_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbdcc0_0 .var "state", 31 0;
S_0x557c83bbde50 .scope module, "DIG_Register_BUS_i3" "DIG_Register_BUS" 3 713, 3 240 0, S_0x557c83bbc2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x557c83bbe030 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
v0x557c83bbe170_0 .net "C", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbe230_0 .net "D", 4 0, L_0x557c83bd7f70;  alias, 1 drivers
v0x557c83bbe340_0 .net "Q", 4 0, v0x557c83bbe4b0_0;  alias, 1 drivers
v0x557c83bbe410_0 .net "en", 0 0, v0x557c83bc3b50_0;  alias, 1 drivers
v0x557c83bbe4b0_0 .var "state", 4 0;
    .scope S_0x557c83bb3f70;
T_0 ;
    %wait E_0x557c83bb4270;
    %load/vec4 v0x557c83bb4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557c83bb4470_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557c83bb42f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x557c83bb45e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x557c83bb43b0_0;
    %assign/vec4 v0x557c83bb4470_0, 0;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557c83bae160;
T_1 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83baee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83baed30_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x557c83baed30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x557c83baed30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c83bae420, 0, 4;
    %load/vec4 v0x557c83baed30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c83baed30_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x557c83baf250_0;
    %load/vec4 v0x557c83baec70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x557c83baeb10_0;
    %load/vec4 v0x557c83baec70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c83bae420, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557c83bacbc0;
T_2 ;
    %wait E_0x557c83bace20;
    %load/vec4 v0x557c83bad080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bad260_0, 0, 32;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x557c83bacea0_0;
    %load/vec4 v0x557c83bacfa0_0;
    %and;
    %store/vec4 v0x557c83bad170_0, 0, 32;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x557c83bacea0_0;
    %load/vec4 v0x557c83bacfa0_0;
    %or;
    %store/vec4 v0x557c83bad170_0, 0, 32;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x557c83bacea0_0;
    %load/vec4 v0x557c83bacfa0_0;
    %add;
    %store/vec4 v0x557c83bad170_0, 0, 32;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x557c83bacea0_0;
    %load/vec4 v0x557c83bacfa0_0;
    %sub;
    %store/vec4 v0x557c83bad170_0, 0, 32;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x557c83bacea0_0;
    %load/vec4 v0x557c83bacfa0_0;
    %or;
    %inv;
    %store/vec4 v0x557c83bad170_0, 0, 32;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x557c83bacea0_0;
    %load/vec4 v0x557c83bacfa0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v0x557c83bad170_0, 0, 32;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %load/vec4 v0x557c83bad170_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %pad/s 1;
    %store/vec4 v0x557c83bad370_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x557c83baa5f0;
T_3 ;
    %wait E_0x557c83b9a2a0;
    %load/vec4 v0x557c83baabd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83baaae0_0, 0, 32;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x557c83baa900_0;
    %store/vec4 v0x557c83baaae0_0, 0, 32;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x557c83baaa00_0;
    %store/vec4 v0x557c83baaae0_0, 0, 32;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x557c83b95ac0;
T_4 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83ba95d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x557c83b734d0_0;
    %load/vec4 v0x557c83b89770_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c83ba9510, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557c83bbad20;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bbb420_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x557c83bbad20;
T_6 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bbb380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x557c83bbb180_0;
    %assign/vec4 v0x557c83bbb420_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557c83bbb5d0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bbbb80_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x557c83bbb5d0;
T_8 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bbbae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x557c83bbb980_0;
    %assign/vec4 v0x557c83bbbb80_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557c83bb4ae0;
T_9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c83bb5180_0, 0, 2;
    %end;
    .thread T_9;
    .scope S_0x557c83bb4ae0;
T_10 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x557c83bb4ee0_0;
    %assign/vec4 v0x557c83bb5180_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x557c83bb5330;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c83bb5980_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x557c83bb5330;
T_12 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb58e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x557c83bb56e0_0;
    %assign/vec4 v0x557c83bb5980_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x557c83bb5b30;
T_13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557c83bb6160_0, 0, 4;
    %end;
    .thread T_13;
    .scope S_0x557c83bb5b30;
T_14 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb60c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x557c83bb5ef0_0;
    %assign/vec4 v0x557c83bb6160_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x557c83bb6310;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bb6970_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x557c83bb6310;
T_16 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb68d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x557c83bb66f0_0;
    %assign/vec4 v0x557c83bb6970_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x557c83bb6b00;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bb7190_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x557c83bb6b00;
T_18 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x557c83bb6f00_0;
    %assign/vec4 v0x557c83bb7190_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x557c83bb7300;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bb7940_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x557c83bb7300;
T_20 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb78a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x557c83bb76e0_0;
    %assign/vec4 v0x557c83bb7940_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x557c83bb7ad0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bb8550_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x557c83bb7ad0;
T_22 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb84b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x557c83bb82c0_0;
    %assign/vec4 v0x557c83bb8550_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x557c83bb86c0;
T_23 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557c83bb8d30_0, 0, 5;
    %end;
    .thread T_23;
    .scope S_0x557c83bb86c0;
T_24 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb8c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x557c83bb8aa0_0;
    %assign/vec4 v0x557c83bb8d30_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x557c83bb8ea0;
T_25 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557c83bb9540_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x557c83bb8ea0;
T_26 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb94a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x557c83bb92c0_0;
    %assign/vec4 v0x557c83bb9540_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x557c83bad4d0;
T_27 ;
    %wait E_0x557c83bad7e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c83bade30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c83bada20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c83badba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c83badcb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c83bad860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c83badd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c83bad960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c83badef0_0, 0, 1;
    %load/vec4 v0x557c83badac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c83bada20_0, 0, 1;
    %jmp T_27.6;
T_27.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83bade30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83badef0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557c83bad860_0, 0, 2;
    %jmp T_27.6;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83bad960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83badef0_0, 0, 1;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83bad960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83badcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83badef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83badba0_0, 0, 1;
    %jmp T_27.6;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83bad960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83badd70_0, 0, 1;
    %jmp T_27.6;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83bade30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83bada20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x557c83bad860_0, 0, 2;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x557c83baad60;
T_28 ;
    %wait E_0x557c83bab010;
    %load/vec4 v0x557c83bab360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557c83bab270_0, 0, 5;
    %jmp T_28.3;
T_28.0 ;
    %load/vec4 v0x557c83bab090_0;
    %store/vec4 v0x557c83bab270_0, 0, 5;
    %jmp T_28.3;
T_28.1 ;
    %load/vec4 v0x557c83bab190_0;
    %store/vec4 v0x557c83bab270_0, 0, 5;
    %jmp T_28.3;
T_28.3 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x557c83bab4f0;
T_29 ;
    %wait E_0x557c83bab740;
    %load/vec4 v0x557c83bab8c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x557c83bab7c0_0, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x557c83bab8c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x557c83bab7c0_0, 0, 4;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x557c83bab9a0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x557c83bab7c0_0, 0, 4;
    %jmp T_29.11;
T_29.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557c83bab7c0_0, 0, 4;
    %jmp T_29.11;
T_29.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x557c83bab7c0_0, 0, 4;
    %jmp T_29.11;
T_29.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x557c83bab7c0_0, 0, 4;
    %jmp T_29.11;
T_29.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x557c83bab7c0_0, 0, 4;
    %jmp T_29.11;
T_29.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x557c83bab7c0_0, 0, 4;
    %jmp T_29.11;
T_29.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x557c83bab7c0_0, 0, 4;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x557c83ba9790;
T_30 ;
    %wait E_0x557c83b1b440;
    %load/vec4 v0x557c83ba9d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83ba9c20_0, 0, 32;
    %jmp T_30.3;
T_30.0 ;
    %load/vec4 v0x557c83ba9a40_0;
    %store/vec4 v0x557c83ba9c20_0, 0, 32;
    %jmp T_30.3;
T_30.1 ;
    %load/vec4 v0x557c83ba9b40_0;
    %store/vec4 v0x557c83ba9c20_0, 0, 32;
    %jmp T_30.3;
T_30.3 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x557c83babae0;
T_31 ;
    %wait E_0x557c83babcf0;
    %load/vec4 v0x557c83babf30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bac100_0, 0, 32;
    %jmp T_31.7;
T_31.0 ;
    %load/vec4 v0x557c83babd50_0;
    %load/vec4 v0x557c83babe50_0;
    %and;
    %store/vec4 v0x557c83bac020_0, 0, 32;
    %jmp T_31.7;
T_31.1 ;
    %load/vec4 v0x557c83babd50_0;
    %load/vec4 v0x557c83babe50_0;
    %or;
    %store/vec4 v0x557c83bac020_0, 0, 32;
    %jmp T_31.7;
T_31.2 ;
    %load/vec4 v0x557c83babd50_0;
    %load/vec4 v0x557c83babe50_0;
    %add;
    %store/vec4 v0x557c83bac020_0, 0, 32;
    %jmp T_31.7;
T_31.3 ;
    %load/vec4 v0x557c83babd50_0;
    %load/vec4 v0x557c83babe50_0;
    %sub;
    %store/vec4 v0x557c83bac020_0, 0, 32;
    %jmp T_31.7;
T_31.4 ;
    %load/vec4 v0x557c83babd50_0;
    %load/vec4 v0x557c83babe50_0;
    %or;
    %inv;
    %store/vec4 v0x557c83bac020_0, 0, 32;
    %jmp T_31.7;
T_31.5 ;
    %load/vec4 v0x557c83babd50_0;
    %load/vec4 v0x557c83babe50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_31.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_31.9, 8;
T_31.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_31.9, 8;
 ; End of false expr.
    %blend;
T_31.9;
    %store/vec4 v0x557c83bac020_0, 0, 32;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
    %load/vec4 v0x557c83bac020_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %pad/s 1;
    %store/vec4 v0x557c83bac230_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x557c83bac390;
T_32 ;
    %wait E_0x557c83bac570;
    %load/vec4 v0x557c83bac7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bac980_0, 0, 32;
    %jmp T_32.7;
T_32.0 ;
    %load/vec4 v0x557c83bac5f0_0;
    %load/vec4 v0x557c83bac6f0_0;
    %and;
    %store/vec4 v0x557c83bac8e0_0, 0, 32;
    %jmp T_32.7;
T_32.1 ;
    %load/vec4 v0x557c83bac5f0_0;
    %load/vec4 v0x557c83bac6f0_0;
    %or;
    %store/vec4 v0x557c83bac8e0_0, 0, 32;
    %jmp T_32.7;
T_32.2 ;
    %load/vec4 v0x557c83bac5f0_0;
    %load/vec4 v0x557c83bac6f0_0;
    %add;
    %store/vec4 v0x557c83bac8e0_0, 0, 32;
    %jmp T_32.7;
T_32.3 ;
    %load/vec4 v0x557c83bac5f0_0;
    %load/vec4 v0x557c83bac6f0_0;
    %sub;
    %store/vec4 v0x557c83bac8e0_0, 0, 32;
    %jmp T_32.7;
T_32.4 ;
    %load/vec4 v0x557c83bac5f0_0;
    %load/vec4 v0x557c83bac6f0_0;
    %or;
    %inv;
    %store/vec4 v0x557c83bac8e0_0, 0, 32;
    %jmp T_32.7;
T_32.5 ;
    %load/vec4 v0x557c83bac5f0_0;
    %load/vec4 v0x557c83bac6f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_32.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %store/vec4 v0x557c83bac8e0_0, 0, 32;
    %jmp T_32.7;
T_32.7 ;
    %pop/vec4 1;
    %load/vec4 v0x557c83bac8e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_32.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_32.11, 8;
T_32.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_32.11, 8;
 ; End of false expr.
    %blend;
T_32.11;
    %pad/s 1;
    %store/vec4 v0x557c83baca60_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x557c83baf750;
T_33 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c83bafe30_0, 0, 2;
    %end;
    .thread T_33;
    .scope S_0x557c83baf750;
T_34 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bafd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x557c83bafbf0_0;
    %assign/vec4 v0x557c83bafe30_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x557c83baffe0;
T_35 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c83bb05c0_0, 0, 3;
    %end;
    .thread T_35;
    .scope S_0x557c83baffe0;
T_36 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb0520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x557c83bb0350_0;
    %assign/vec4 v0x557c83bb05c0_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x557c83bb0720;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bb0dc0_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x557c83bb0720;
T_38 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb0d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x557c83bb0b30_0;
    %assign/vec4 v0x557c83bb0dc0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x557c83bb2710;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c83bb2c80_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x557c83bb2710;
T_40 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb2be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x557c83bb2a20_0;
    %assign/vec4 v0x557c83bb2c80_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x557c83bb0f30;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bb1570_0, 0, 32;
    %end;
    .thread T_41;
    .scope S_0x557c83bb0f30;
T_42 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x557c83bb1310_0;
    %assign/vec4 v0x557c83bb1570_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x557c83bb1720;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bb1db0_0, 0, 32;
    %end;
    .thread T_43;
    .scope S_0x557c83bb1720;
T_44 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb1d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x557c83bb1b20_0;
    %assign/vec4 v0x557c83bb1db0_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x557c83bb1f20;
T_45 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557c83bb2560_0, 0, 5;
    %end;
    .thread T_45;
    .scope S_0x557c83bb1f20;
T_46 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bb24c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x557c83bb2300_0;
    %assign/vec4 v0x557c83bb2560_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x557c83bbc6e0;
T_47 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c83bbcd20_0, 0, 2;
    %end;
    .thread T_47;
    .scope S_0x557c83bbc6e0;
T_48 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bbcc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x557c83bbcab0_0;
    %assign/vec4 v0x557c83bbcd20_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x557c83bbced0;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bbd4e0_0, 0, 32;
    %end;
    .thread T_49;
    .scope S_0x557c83bbced0;
T_50 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bbd440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x557c83bbd280_0;
    %assign/vec4 v0x557c83bbd4e0_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x557c83bbd650;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bbdcc0_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0x557c83bbd650;
T_52 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bbdc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x557c83bbda40_0;
    %assign/vec4 v0x557c83bbdcc0_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x557c83bbde50;
T_53 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557c83bbe4b0_0, 0, 5;
    %end;
    .thread T_53;
    .scope S_0x557c83bbde50;
T_54 ;
    %wait E_0x557c83b1aee0;
    %load/vec4 v0x557c83bbe410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x557c83bbe230_0;
    %assign/vec4 v0x557c83bbe4b0_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x557c83ba9ea0;
T_55 ;
    %wait E_0x557c83ad5270;
    %load/vec4 v0x557c83baa460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83baa370_0, 0, 32;
    %jmp T_55.3;
T_55.0 ;
    %load/vec4 v0x557c83baa190_0;
    %store/vec4 v0x557c83baa370_0, 0, 32;
    %jmp T_55.3;
T_55.1 ;
    %load/vec4 v0x557c83baa290_0;
    %store/vec4 v0x557c83baa370_0, 0, 32;
    %jmp T_55.3;
T_55.3 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x557c83b95e40;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bc3df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bc44a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bc43e0_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x557c83b95e40;
T_57 ;
    %vpi_call 2 21 "$dumpfile", "lab05.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bc3c10_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x557c83bc3c10_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_57.1, 5;
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x557c83bae420, v0x557c83bc3c10_0 > {0 0 0};
    %load/vec4 v0x557c83bc3c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c83bc3c10_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557c83b95e40 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x557c83b95e40;
T_58 ;
    %vpi_call 2 29 "$readmemb", "init.coe", v0x557c83ba9510, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_58;
    .scope S_0x557c83b95e40;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c83bc3b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83bc4340_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83bc3b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c83bc4340_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c83bc4340_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c83bc3b50_0, 0, 1;
T_59.0 ;
    %delay 50000, 0;
    %load/vec4 v0x557c83bc3b50_0;
    %inv;
    %store/vec4 v0x557c83bc3b50_0, 0, 1;
    %jmp T_59.0;
    %end;
    .thread T_59;
    .scope S_0x557c83b95e40;
T_60 ;
    %wait E_0x557c83b1a870;
    %wait E_0x557c83b1aee0;
    %delay 100000, 0;
    %vpi_call 2 68 "$display", "------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c83bc43e0_0, 0, 32;
T_60.0 ;
    %load/vec4 v0x557c83bc43e0_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_60.1, 5;
    %wait E_0x557c83b1aee0;
    %vpi_call 2 71 "$display", "PC: %2d opcode: %06b write reg addr: %2d write reg data: %4h", v0x557c83bc3eb0_0, v0x557c83bc3cf0_0, v0x557c83bc4580_0, v0x557c83bc4670_0 {0 0 0};
    %load/vec4 v0x557c83bc43e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c83bc43e0_0, 0, 32;
    %jmp T_60.0;
T_60.1 ;
    %vpi_call 2 73 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab05_tb.v";
    "lab05_pipelined.v";
