$date
	Sat Jun 21 18:13:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mini_core_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 2 # alu_op [1:0] $end
$var reg 2 $ dest [1:0] $end
$var reg 8 % result [7:0] $end
$var reg 2 & src1 [1:0] $end
$var reg 2 ' src2 [1:0] $end
$upscope $end
$upscope $end
$scope module mini_core_tb $end
$scope module uut $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 '
b0 &
b1000 %
b10 $
b0 #
1"
0!
$end
#5000
1!
#10000
0!
0"
#15000
1!
#20000
0!
#25000
1!
#30000
0!
#35000
1!
#40000
0!
#45000
1!
#50000
0!
#55000
1!
#60000
0!
#65000
1!
#70000
0!
#75000
1!
#80000
0!
#85000
1!
#90000
0!
#95000
1!
#100000
0!
#105000
1!
#110000
0!
#115000
1!
#120000
0!
#125000
1!
#130000
0!
#135000
1!
#140000
0!
#145000
1!
#150000
0!
#155000
1!
#160000
0!
