Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Reading design: uart_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_test"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : uart_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\mod_m_counter.v" into library work
Parsing module <mod_m_counter>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart.v" into library work
Parsing module <uart>.
Analyzing Verilog file "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart_test.v" into library work
Parsing module <uart_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart_test>.

Elaborating module <uart>.

Elaborating module <mod_m_counter(M=326,N=9)>.
WARNING:HDLCompiler:413 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\mod_m_counter.v" Line 18: Result of 32-bit expression is truncated to fit in 9-bit target.

Elaborating module <uart_rx(DBIT=8,SB_TICK=16)>.
WARNING:HDLCompiler:413 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart_rx.v" Line 72: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart_rx.v" Line 83: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart_rx.v" Line 87: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart_rx.v" Line 98: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <uart_tx(DBIT=8,SB_TICK=16)>.
WARNING:HDLCompiler:413 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart_tx.v" Line 83: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart_tx.v" Line 97: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart_tx.v" Line 101: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart_tx.v" Line 115: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart.v" Line 32: Assignment to tx_done_tick ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_test>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart_test.v".
    Summary:
	no macro.
Unit <uart_test> synthesized.

Synthesizing Unit <uart>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart.v".
        DBIT = 8
        SB_TICK = 16
        DVSR = 326
        DVSR_BIT = 9
WARNING:Xst:647 - Input <w_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart.v" line 22: Output port <q> of the instance <baud_gen_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart.v" line 29: Output port <tx_done_tick> of the instance <uart_tx_unit> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <r_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <uart> synthesized.

Synthesizing Unit <mod_m_counter>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\mod_m_counter.v".
        N = 9
        M = 326
    Found 9-bit register for signal <r_reg>.
    Found 10-bit adder for signal <n0013[9:0]> created at line 18.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mod_m_counter> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart_rx.v".
        DBIT = 8
        SB_TICK = 16
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_4_o_add_16_OUT> created at line 83.
    Found 4-bit adder for signal <s_reg[3]_GND_4_o_add_29_OUT> created at line 98.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 54.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "C:\Tito\Facultad\Arquitecturas de las computadoras\Tp Final\Practico5_UART\uart_tx.v".
        DBIT = 8
        SB_TICK = 16
    Found 1-bit register for signal <tx_reg>.
    Found 4-bit register for signal <s_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 8-bit register for signal <b_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <n_reg[2]_GND_5_o_add_17_OUT> created at line 97.
    Found 4-bit adder for signal <s_reg[3]_GND_5_o_add_30_OUT> created at line 115.
    Found 4-bit 4-to-1 multiplexer for signal <s_next> created at line 59.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 2
# Registers                                            : 8
 1-bit register                                        : 1
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 1
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 4-bit adder                                           : 2
# Counters                                             : 2
 3-bit up counter                                      : 2
# Registers                                            : 34
 Flip-Flops                                            : 34
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 4-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_unit/uart_rx_unit/FSM_0> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_unit/uart_tx_unit/FSM_1> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

Optimizing unit <uart_test> ...

Optimizing unit <mod_m_counter> ...

Optimizing unit <uart_rx> ...

Optimizing unit <uart_tx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_test, actual ratio is 0.
FlipFlop uart_unit/uart_rx_unit/state_reg_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 114
#      INV                         : 1
#      LUT2                        : 6
#      LUT3                        : 26
#      LUT4                        : 12
#      LUT5                        : 7
#      LUT6                        : 62
# FlipFlops/Latches                : 45
#      FDC                         : 40
#      FDCE                        : 4
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              45  out of  18224     0%  
 Number of Slice LUTs:                  114  out of   9112     1%  
    Number used as Logic:               114  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    115
   Number with an unused Flip Flop:      70  out of    115    60%  
   Number with an unused LUT:             1  out of    115     0%  
   Number of fully used LUT-FF pairs:    44  out of    115    38%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    232     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.666ns (Maximum Frequency: 214.316MHz)
   Minimum input arrival time before clock: 4.927ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.666ns (frequency: 214.316MHz)
  Total number of paths / destination ports: 874 / 49
-------------------------------------------------------------------------
Delay:               4.666ns (Levels of Logic = 3)
  Source:            uart_unit/baud_gen_unit/r_reg_7 (FF)
  Destination:       uart_unit/baud_gen_unit/r_reg_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uart_unit/baud_gen_unit/r_reg_7 to uart_unit/baud_gen_unit/r_reg_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.525   1.080  uart_unit/baud_gen_unit/r_reg_7 (uart_unit/baud_gen_unit/r_reg_7)
     LUT4:I0->O           13   0.254   1.098  uart_unit/baud_gen_unit/max_tick<8>_SW0 (N4)
     LUT6:I5->O           14   0.254   1.127  uart_unit/baud_gen_unit/max_tick<8> (uart_unit/tick)
     LUT5:I4->O            1   0.254   0.000  uart_unit/baud_gen_unit/Mmux_n000791 (uart_unit/baud_gen_unit/n0007<8>)
     FDC:D                     0.074          uart_unit/baud_gen_unit/r_reg_8
    ----------------------------------------
    Total                      4.666ns (1.361ns logic, 3.305ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 54 / 52
-------------------------------------------------------------------------
Offset:              4.927ns (Levels of Logic = 4)
  Source:            rx (PAD)
  Destination:       uart_unit/uart_rx_unit/b_reg_7 (FF)
  Destination Clock: clk rising

  Data Path: rx to uart_unit/uart_rx_unit/b_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.399  rx_IBUF (rx_IBUF)
     LUT6:I0->O            1   0.254   0.682  uart_unit/uart_rx_unit/Mmux_s_next411_SW6_G (N105)
     LUT3:I2->O            1   0.254   0.682  uart_unit/uart_rx_unit/Mmux_s_next411_SW61 (N88)
     LUT6:I5->O            1   0.254   0.000  uart_unit/uart_rx_unit/b_reg_7_rstpot (uart_unit/uart_rx_unit/b_reg_7_rstpot)
     FDC:D                     0.074          uart_unit/uart_rx_unit/b_reg_7
    ----------------------------------------
    Total                      4.927ns (2.164ns logic, 2.763ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            uart_unit/uart_tx_unit/tx_reg (FF)
  Destination:       tx (PAD)
  Source Clock:      clk rising

  Data Path: uart_unit/uart_tx_unit/tx_reg to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  uart_unit/uart_tx_unit/tx_reg (uart_unit/uart_tx_unit/tx_reg)
     OBUF:I->O                 2.912          tx_OBUF (tx)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.666|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 24.76 secs
 
--> 

Total memory usage is 255476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    2 (   0 filtered)

