

================================================================
== Vivado HLS Report for 'matrixMultiply'
================================================================
* Date:           Tue Mar 15 18:43:00 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab3
* Solution:       solution_task4
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Loop  |    7|    7|         6|          2|          1|     2|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      6|      0|   183|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   123|
|Register         |        0|      -|    431|    64|
+-----------------+---------+-------+-------+------+
|Total            |        0|      6|    431|   370|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|     15|      2|     4|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_165_p2            |     *    |      3|  0|  21|          32|          32|
    |grp_fu_170_p2            |     *    |      3|  0|  21|          32|          32|
    |c_d0                     |     +    |      0|  0|  32|          32|          32|
    |grp_fu_183_p2            |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_195_p2            |     +    |      0|  0|  10|           2|           1|
    |tmp_6_1_1_fu_237_p2      |     +    |      0|  0|  32|          32|          32|
    |exitcond2_fu_189_p2      |   icmp   |      0|  0|   9|           2|           3|
    |tmp_3_fu_215_p2          |    or    |      0|  0|  10|           3|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   8|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      6|  0| 183|         170|         168|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_150_p4  |   9|          2|    2|          4|
    |b_address0                  |  15|          3|    2|          6|
    |b_address1                  |  15|          3|    2|          6|
    |c_address0                  |  15|          3|    2|          6|
    |c_address1                  |  15|          3|    2|          6|
    |i_reg_146                   |   9|          2|    2|          4|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 123|         25|   15|         41|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a_load_1_reg_301              |  32|   0|   32|          0|
    |a_load_reg_291                |  32|   0|   32|          0|
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |c_addr_1_reg_286              |   1|   0|    2|          1|
    |c_addr_reg_281                |   1|   0|    2|          1|
    |c_addr_reg_281_pp0_iter1_reg  |   1|   0|    2|          1|
    |c_load_1_reg_306              |  32|   0|   32|          0|
    |c_load_reg_296                |  32|   0|   32|          0|
    |exitcond2_reg_262             |   1|   0|    1|          0|
    |i_1_reg_266                   |   2|   0|    2|          0|
    |i_reg_146                     |   2|   0|    2|          0|
    |reg_157                       |  32|   0|   32|          0|
    |reg_161                       |  32|   0|   32|          0|
    |reg_175                       |  32|   0|   32|          0|
    |reg_179                       |  32|   0|   32|          0|
    |tmp_6_1_1_reg_311             |  32|   0|   32|          0|
    |c_addr_1_reg_286              |  64|  32|    2|          1|
    |exitcond2_reg_262             |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 431|  64|  309|          4|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | matrixMultiply | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | matrixMultiply | return value |
|ap_start    |  in |    1| ap_ctrl_hs | matrixMultiply | return value |
|ap_done     | out |    1| ap_ctrl_hs | matrixMultiply | return value |
|ap_idle     | out |    1| ap_ctrl_hs | matrixMultiply | return value |
|ap_ready    | out |    1| ap_ctrl_hs | matrixMultiply | return value |
|a_address0  | out |    2|  ap_memory |        a       |     array    |
|a_ce0       | out |    1|  ap_memory |        a       |     array    |
|a_q0        |  in |   32|  ap_memory |        a       |     array    |
|a_address1  | out |    2|  ap_memory |        a       |     array    |
|a_ce1       | out |    1|  ap_memory |        a       |     array    |
|a_q1        |  in |   32|  ap_memory |        a       |     array    |
|b_address0  | out |    2|  ap_memory |        b       |     array    |
|b_ce0       | out |    1|  ap_memory |        b       |     array    |
|b_q0        |  in |   32|  ap_memory |        b       |     array    |
|b_address1  | out |    2|  ap_memory |        b       |     array    |
|b_ce1       | out |    1|  ap_memory |        b       |     array    |
|b_q1        |  in |   32|  ap_memory |        b       |     array    |
|c_address0  | out |    2|  ap_memory |        c       |     array    |
|c_ce0       | out |    1|  ap_memory |        c       |     array    |
|c_we0       | out |    1|  ap_memory |        c       |     array    |
|c_d0        | out |   32|  ap_memory |        c       |     array    |
|c_q0        |  in |   32|  ap_memory |        c       |     array    |
|c_address1  | out |    2|  ap_memory |        c       |     array    |
|c_ce1       | out |    1|  ap_memory |        c       |     array    |
|c_we1       | out |    1|  ap_memory |        c       |     array    |
|c_d1        | out |   32|  ap_memory |        c       |     array    |
|c_q1        |  in |   32|  ap_memory |        c       |     array    |
+------------+-----+-----+------------+----------------+--------------+

