// Seed: 4145283682
module module_0 (
    output wand id_0,
    output tri id_1,
    input supply1 id_2,
    output wor id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_14 = 32'd71,
    parameter id_16 = 32'd61
) (
    input uwire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    output uwire id_7,
    input wire id_8,
    input uwire id_9,
    output tri id_10,
    output supply1 id_11,
    input tri id_12,
    output tri0 id_13,
    output wor _id_14,
    output tri id_15,
    input supply0 _id_16,
    output tri1 id_17,
    input tri1 id_18
    , id_20
);
  assign id_7 = -1;
  logic [id_16 : 1] id_21, id_22;
  logic [id_14 : 1] id_23;
  generate
    assign id_23 = "";
  endgenerate
  module_0 modCall_1 (
      id_7,
      id_17,
      id_4,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
