// Seed: 4225282893
module module_0 (
    output tri id_0,
    output tri0 id_1,
    output wire id_2,
    output tri0 id_3
    , id_19,
    input tri1 id_4,
    input wire id_5,
    input wand id_6,
    output tri id_7,
    inout uwire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    input wire id_13,
    input wand id_14,
    input tri0 id_15,
    input wand id_16
    , id_20,
    input tri id_17
);
  assign id_3 = id_12;
  assign id_7 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    output wire  id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    output tri0  id_5,
    input  wor   id_6,
    input  logic id_7
    , id_12,
    input  wor   id_8,
    input  wire  id_9,
    input  tri1  id_10
);
  supply0 id_13, id_14;
  module_0(
      id_2,
      id_13,
      id_13,
      id_13,
      id_9,
      id_9,
      id_6,
      id_14,
      id_13,
      id_3,
      id_10,
      id_3,
      id_4,
      id_14,
      id_0,
      id_4,
      id_6,
      id_3
  );
  wire id_15;
  always id_1 <= 1;
  id_16 :
  assert property (@(1 or posedge id_4) 1) id_1 <= id_7;
  wire id_17;
  assign id_2 = id_13;
endmodule
