Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: memory.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "memory.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "memory"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : memory
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../Seven_Seg_Display.v" in library work
Compiling verilog file "../memory.v" in library work
Module <Seven_Seg_Display> compiled
Module <memory> compiled
No errors in compilation
Analysis of file <"memory.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <memory> in library <work> with parameters.
	S0 = "000"
	S1 = "001"
	S2 = "010"
	S3 = "011"
	S4 = "100"
	S5 = "101"

Analyzing hierarchy for module <Seven_Seg_Display> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <memory>.
	S0 = 3'b000
	S1 = 3'b001
	S2 = 3'b010
	S3 = 3'b011
	S4 = 3'b100
	S5 = 3'b101
Module <memory> is correct for synthesis.
 
Analyzing module <Seven_Seg_Display> in library <work>.
Module <Seven_Seg_Display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Seven_Seg_Display>.
    Related source file is "../Seven_Seg_Display.v".
    Found 8x7-bit ROM for signal <LED_out>.
    Summary:
	inferred   1 ROM(s).
Unit <Seven_Seg_Display> synthesized.


Synthesizing Unit <memory>.
    Related source file is "../memory.v".
    Found finite state machine <FSM_0> for signal <currentstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ram1_OE_L>.
    Found 16-bit register for signal <ram1addr>.
    Found 16-bit tristate buffer for signal <ram1datainout>.
    Found 16-bit register for signal <ram2addr>.
    Found 16-bit tristate buffer for signal <ram2datainout>.
    Found 16-bit register for signal <result>.
    Found 16-bit register for signal <addr>.
    Found 16-bit adder for signal <addradd>.
    Found 6-bit register for signal <count>.
    Found 16-bit register for signal <data>.
    Found 16-bit adder for signal <dataadd>.
    Found 16-bit subtractor for signal <dataadd1>.
    Found 16-bit adder carry out for signal <dataadd1$addsub0000> created at line 136.
    Found 6-bit adder for signal <nextcount$addsub0000>.
    Found 16-bit register for signal <ram1data>.
    Found 16-bit register for signal <ram2data>.
    Found 1-bit register for signal <WE_E>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 120 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred  32 Tristate(s).
Unit <memory> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x7-bit ROM                                           : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 2
 16-bit adder carry out                                : 1
 16-bit subtractor                                     : 1
 6-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 2
 16-bit register                                       : 7
 6-bit register                                        : 1
# Tristates                                            : 2
 16-bit tristate buffer                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <currentstate/FSM> on signal <currentstate[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 001000
 100   | 010000
 101   | 100000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 8x7-bit ROM                                           : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 2
 16-bit adder carry out                                : 1
 16-bit subtractor                                     : 1
 6-bit adder                                           : 1
# Registers                                            : 120
 Flip-Flops                                            : 120

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <memory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block memory, actual ratio is 1.
FlipFlop currentstate_FSM_FFd4 has been replicated 1 time(s)
FlipFlop currentstate_FSM_FFd6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : memory.ngr
Top Level Output File Name         : memory
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 113

Cell Usage :
# BELS                             : 328
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 30
#      LUT2                        : 39
#      LUT2_D                      : 1
#      LUT3                        : 44
#      LUT3_D                      : 1
#      LUT4                        : 51
#      LUT4_D                      : 2
#      LUT4_L                      : 18
#      MUXCY                       : 60
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 128
#      FDC                         : 57
#      FDCE                        : 35
#      FDE                         : 32
#      FDP                         : 4
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 113
#      IBUF                        : 18
#      IOBUF                       : 32
#      OBUF                        : 63
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      108  out of   8672     1%  
 Number of Slice Flip Flops:            128  out of  17344     0%  
 Number of 4 input LUTs:                202  out of  17344     1%  
 Number of IOs:                         113
 Number of bonded IOBs:                 113  out of    250    45%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 128   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+------------------------+-------+
Control Signal                                                       | Buffer(FF name)        | Load  |
---------------------------------------------------------------------+------------------------+-------+
currentstate_FSM_Acst_FSM_inv(currentstate_FSM_Acst_FSM_inv1_INV_0:O)| NONE(WE_E)             | 96    |
---------------------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.612ns (Maximum Frequency: 131.372MHz)
   Minimum input arrival time before clock: 4.882ns
   Maximum output required time after clock: 8.009ns
   Maximum combinational path delay: 6.167ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.612ns (frequency: 131.372MHz)
  Total number of paths / destination ports: 3891 / 163
-------------------------------------------------------------------------
Delay:               7.612ns (Levels of Logic = 12)
  Source:            count_0 (FF)
  Destination:       result_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_0 to result_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.591   0.899  count_0 (count_0)
     LUT2:I1->O            1   0.704   0.000  Madd_dataadd1_addsub0000_lut<0> (Madd_dataadd1_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_dataadd1_addsub0000_cy<0> (Madd_dataadd1_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_dataadd1_addsub0000_cy<1> (Madd_dataadd1_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_dataadd1_addsub0000_cy<2> (Madd_dataadd1_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_dataadd1_addsub0000_cy<3> (Madd_dataadd1_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_dataadd1_addsub0000_cy<4> (Madd_dataadd1_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_dataadd1_addsub0000_cy<5> (Madd_dataadd1_addsub0000_cy<5>)
     XORCY:CI->O           1   0.804   0.420  Madd_dataadd1_addsub0000_xor<6> (dataadd1_addsub0000<6>)
     INV:I->O              1   0.704   0.000  Msub_dataadd1_lut<6>_INV_0 (Msub_dataadd1_lut<6>)
     MUXCY:S->O            1   0.464   0.000  Msub_dataadd1_cy<6> (Msub_dataadd1_cy<6>)
     XORCY:CI->O           2   0.804   0.451  Msub_dataadd1_xor<7> (dataadd1<7>)
     LUT4:I3->O            1   0.704   0.000  result_mux0000<7>37 (result_mux0000<7>)
     FDC:D                     0.308          result_7
    ----------------------------------------
    Total                      7.612ns (5.842ns logic, 1.770ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 118 / 86
-------------------------------------------------------------------------
Offset:              4.882ns (Levels of Logic = 4)
  Source:            inputSW<7> (PAD)
  Destination:       result_7 (FF)
  Destination Clock: clk rising

  Data Path: inputSW<7> to result_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.610  inputSW_7_IBUF (inputSW_7_IBUF)
     LUT4:I1->O            1   0.704   0.499  result_mux0000<7>4 (result_mux0000<7>4)
     LUT4_L:I1->LO         1   0.704   0.135  result_mux0000<7>17 (result_mux0000<7>17)
     LUT4:I2->O            1   0.704   0.000  result_mux0000<7>37 (result_mux0000<7>)
     FDC:D                     0.308          result_7
    ----------------------------------------
    Total                      4.882ns (3.638ns logic, 1.244ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 165 / 91
-------------------------------------------------------------------------
Offset:              8.009ns (Levels of Logic = 3)
  Source:            currentstate_FSM_FFd3 (FF)
  Destination:       LED_out<6> (PAD)
  Source Clock:      clk rising

  Data Path: currentstate_FSM_FFd3 to LED_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            26   0.591   1.435  currentstate_FSM_FFd3 (currentstate_FSM_FFd3)
     LUT3:I0->O            7   0.704   0.883  currentstate_or00021 (currentstate_or0002)
     LUT4:I0->O            1   0.704   0.420  s1/LED_outn<2>1 (LED_out_2_OBUF)
     OBUF:I->O                 3.272          LED_out_2_OBUF (LED_out<2>)
    ----------------------------------------
    Total                      8.009ns (5.271ns logic, 2.738ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.167ns (Levels of Logic = 3)
  Source:            clk (PAD)
  Destination:       ram1_WE_L (PAD)

  Data Path: clk to ram1_WE_L
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.526  clk_IBUF (clk_IBUF1)
     LUT2:I1->O            2   0.704   0.447  ram1_WE_L1 (ram2_WE_L_OBUF)
     OBUF:I->O                 3.272          ram1_WE_L_OBUF (ram1_WE_L)
    ----------------------------------------
    Total                      6.167ns (5.194ns logic, 0.973ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.87 secs
 
--> 

Total memory usage is 274512 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

