> Setting up Synthesis Environment . . .
  Setting attribute of root '/': 'lib_search_path' = /ubc/ece/data/cmc2/kits/ncsu_pdk/FreePDK15/NanGate_15nm_OCL_v0.1_2014_06_Apache.A/front_end/timing_power_noise/CCS
Warning : Found CCS construct in the cell. [LBR-408]
        : Found 'CCS' construct in file 'NanGate_15nm_OCL_worst_low_conditional_ccs.lib', at line 126, column 27.
        : Currently, CCS constructs are only parsed & ignored.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.720000, -40.000000) in library 'NanGate_15nm_OCL_worst_low_conditional_ccs.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library NanGate_15nm_OCL_worst_low_conditional_ccs.lib:
  ***************************************************************************
  Found CCS construct in the cell. [LBR-408]: 1
  An unsupported construct was detected in this library. [LBR-40]: 6
  Found 'statetable' group in cell. [LBR-83]: 1
  Created nominal operating condition. [LBR-412]: 1
  ***************************************************************************
 
  Setting attribute of root '/': 'library' = NanGate_15nm_OCL_worst_low_conditional_ccs.lib
                  4'b01x1  :    state <= (CT_address === msg_length_byte -1'b1) ? `Halt: `Mem_Read;//4'b01x1 include Decode_Inc and Encode_Inc
                                                     |
Warning : Using synthesizable equivalent of non-synthesizable operator. [VLOGPT-107]
        : Converting '===' to '==' in file './in/Simpler_Cipher_Decryption.sv' on line 122, column 54.
        : Verilog operators === and !== are not synthesizable.
            4'b0101:     {CT_address, PT_address, key_decode, PT_wren} <= (ROT_13_reg && (CT_address !== msg_length_byte-1'b1)) ? {CT_address+8'b1, PT_address+8'b1, key_decode, 1'b0} : 
                                                                                                         |
Warning : Using synthesizable equivalent of non-synthesizable operator. [VLOGPT-107]
        : Converting '!==' to '!=' in file './in/Simpler_Cipher_Decryption.sv' on line 191, column 106.
                                                                                                   (CT_address === msg_length_byte-1'b1  ) ? {9'b0, 9'b0, key_decode + 5'b1, 1'b0}:
                                                                                                               |
Warning : Using synthesizable equivalent of non-synthesizable operator. [VLOGPT-107]
        : Converting '===' to '==' in file './in/Simpler_Cipher_Decryption.sv' on line 192, column 112.
            4'b0111:     {PT_address, CT_address, CT_wren} <= (PT_address!== (msg_length_byte-1'b1)) ? {PT_address+8'b1, CT_address+8'b1, 1'b0} : {PT_address,CT_address, 1'b0};
                                                                             |
Warning : Using synthesizable equivalent of non-synthesizable operator. [VLOGPT-107]
        : Converting '!==' to '!=' in file './in/Simpler_Cipher_Decryption.sv' on line 195, column 78.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'NanGate_15nm_OCL_worst_low_conditional_ccs.lib', Total cells: 76, Unusable cells: 9.
	List of unusable cells: 'ANTENNA FILLTIE FILL_X1 FILL_X2 FILL_X4 FILL_X8 FILL_X16 TIEH TIEL .'
        : For more information, refer to 'Cells Identified as Unusable' in the RC User Guide. The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'Simpler_Cipher_Decryption' from file './in/Simpler_Cipher_Decryption.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'RAM' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'Simpler_Cipher_Decryption'.
> Reading HDL complete.
> Runtime and memory stats:
===========================================
The RUNTIME after Elaboration is 10 secs
and the MEMORY_USAGE after Elaboration is 102.00 MB
===========================================


> Checking design . . .
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'Simpler_Cipher_Decryption'

No empty modules in design 'Simpler_Cipher_Decryption'

  Done Checking the design.


> Reading timing constraints . . .
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "current_design"          - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      1 , failed      0 (runtime  0.00)
Total runtime 0


> Synthesizing to generic cell . . .
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
        Trying carrysave optimization (configuration 1 of 1) on module 'Simpler_Cipher_Decryption'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 10 CSA groups in module 'Simpler_Cipher_Decryption'... Accepted.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
  Synthesis succeeded.
> Done. Runtime and memory stats:
===========================================
The RUNTIME after GENERIC is 19 secs
and the MEMORY_USAGE after GENERIC is 118.00 MB
===========================================


> Synthesizing to gates . . .
Mapping Simpler_Cipher_Decryption to gates.
Multi-threaded constant propagation [1|1] ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Multi-threaded Virtual Mapping (1 thread, 1 of 12 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   -22 ps
Target path end-point (Pin: PT_data_in_reg[3]/d)

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 8272      -43 
            Worst cost_group: clk, WNS: -43.2
            Path: CT/q_reg[1]/CLK --> PT_data_in_reg[6]/D
 
Global incremental target info
==============================
Cost Group 'clk' target slack:   -43 ps
Target path end-point (Pin: PT_data_in_reg[6]/D (DFFSNQ_X1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                8175      -37 
            Worst cost_group: clk, WNS: -37.8
            Path: CT/q_reg[1]/CLK --> PT_data_in_reg[6]/D
Info    : 'Conformal LEC14.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC14.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'Simpler_Cipher_Decryption' in file 'fv/Simpler_Cipher_Decryption/rtl_to_g1.do' ...

  Done mapping Simpler_Cipher_Decryption
  Synthesis succeeded.
> Done. Runtime and memory stats:
===========================================
The RUNTIME after MAPPED is 132 secs
and the MEMORY_USAGE after MAPPED is 155.00 MB
===========================================


> Running incremental synthesis . . .
  Incrementally optimizing Simpler_Cipher_Decryption
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  8175      -37     -5623         0        0
            Worst cost_group: clk, WNS: -37.8
            Path: CT/q_reg[1]/CLK --> PT_data_in_reg[6]/D
 const_prop                 8175      -37     -5613         0        0
            Worst cost_group: clk, WNS: -37.8
            Path: CT/q_reg[1]/CLK --> PT_data_in_reg[6]/D
 simp_cc_inputs             8174      -37     -5613         0        0
            Worst cost_group: clk, WNS: -37.8
            Path: CT/q_reg[1]/CLK --> PT_data_in_reg[6]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 8174      -37     -5613         0        0
            Worst cost_group: clk, WNS: -37.8
            Path: CT/q_reg[1]/CLK --> PT_data_in_reg[6]/D
 incr_delay                 8184      -31     -5582         0        0
            Worst cost_group: clk, WNS: -31.1
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 incr_delay                 8186      -29     -5562         0        0
            Worst cost_group: clk, WNS: -29.8
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 incr_delay                 8188      -28     -5607         0        0
            Worst cost_group: clk, WNS: -28.8
            Path: CT/q_reg[4]/CLK --> PT_data_in_reg[6]/D
 incr_delay                 8188      -28     -5606         0        0
            Worst cost_group: clk, WNS: -28.7
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       162  (       29 /       31 )  0.12
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       107  (        0 /        0 )  0.00
        plc_star       107  (        0 /        0 )  0.00
       plc_ba_st       107  (        0 /        0 )  0.00
     plc_ba_star       107  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       107  (        0 /        0 )  0.00
            fopt       107  (        0 /        0 )  0.00
       crit_dnsz       103  (        0 /        0 )  0.09
             dup       125  (        3 /        4 )  0.06
            fopt       145  (       11 /       15 )  0.10
        setup_dn       108  (        0 /        0 )  0.00
         buf2inv       108  (        0 /        0 )  0.00
             exp        25  (        3 /        9 )  0.01
       gate_deco        39  (        0 /        0 )  0.12
       gcomp_tim        40  (        2 /        2 )  0.11
  inv_pair_2_buf       114  (        0 /        0 )  0.00

 init_drc                   8188      -28     -5606         0        0
            Worst cost_group: clk, WNS: -28.7
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   8188      -28     -5606         0        0
            Worst cost_group: clk, WNS: -28.7
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 incr_tns                   8231      -28      -592         0        0
            Worst cost_group: clk, WNS: -28.4
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 incr_tns                   8231      -28      -592         0        0
            Worst cost_group: clk, WNS: -28.4
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       739  (        0 /        0 )  0.00
        plc_star       739  (        0 /        0 )  0.00
       plc_ba_st       739  (        0 /        0 )  0.00
     plc_ba_star       739  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       739  (       89 /      252 )  1.21
          plc_st       650  (        0 /        0 )  0.00
        plc_star       650  (        0 /        0 )  0.00
       plc_ba_st       650  (        0 /        0 )  0.00
     plc_ba_star       650  (        0 /        0 )  0.00
       plc_lo_st       650  (        0 /        0 )  0.00
            fopt       650  (        6 /        8 )  0.78
       crit_dnsz       493  (       46 /      118 )  0.78
             dup       598  (        4 /        9 )  0.14
        setup_dn       594  (        0 /        0 )  0.00
         buf2inv       594  (        0 /        0 )  0.00

 init_area                  8231      -28      -592         0        0
            Worst cost_group: clk, WNS: -28.4
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 rem_buf                    8220      -28      -555         0        0
            Worst cost_group: clk, WNS: -28.4
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 rem_inv                    8217      -28      -552         0        0
            Worst cost_group: clk, WNS: -28.4
            Path: CT/q_reg[1]/CLK --> PT_data_in_reg[6]/D
 merge_bi                   8200      -28      -552         0        0
            Worst cost_group: clk, WNS: -28.4
            Path: CT/q_reg[1]/CLK --> PT_data_in_reg[6]/D
 io_phase                   8200      -28      -552         0        0
            Worst cost_group: clk, WNS: -28.4
            Path: CT/q_reg[1]/CLK --> PT_data_in_reg[6]/D
 gate_comp                  8199      -28      -547         0        0
            Worst cost_group: clk, WNS: -28.4
            Path: CT/q_reg[1]/CLK --> PT_data_in_reg[6]/D
 glob_area                  8196      -28      -545         0        0
            Worst cost_group: clk, WNS: -28.4
            Path: CT/q_reg[1]/CLK --> PT_data_in_reg[6]/D
 area_down                  8192      -28      -535         0        0
            Worst cost_group: clk, WNS: -28.4
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 rem_buf                    8191      -28      -529         0        0
            Worst cost_group: clk, WNS: -28.4
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 rem_inv                    8191      -28      -529         0        0
            Worst cost_group: clk, WNS: -28.4
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 merge_bi                   8189      -28      -529         0        0
            Worst cost_group: clk, WNS: -28.4
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        0 /        0 )  0.03
         rem_buf       170  (       27 /       62 )  0.45
         rem_inv       160  (       16 /       68 )  0.56
        merge_bi       147  (      106 /      127 )  0.42
      rem_inv_qb        13  (        0 /        0 )  0.00
        io_phase        31  (        2 /        2 )  0.05
       gate_comp        26  (        4 /        8 )  0.51
       gcomp_mog         2  (        0 /        0 )  0.24
       glob_area        26  (        6 /       26 )  0.63
       area_down        94  (       16 /       26 )  0.86
         rem_buf       110  (        3 /       27 )  0.41
         rem_inv        90  (        3 /       35 )  0.33
        merge_bi        57  (       12 /       37 )  0.21
      rem_inv_qb        13  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 8189      -28      -529         0        0
            Worst cost_group: clk, WNS: -28.4
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 incr_delay                 8190      -27      -530         0        0
            Worst cost_group: clk, WNS: -27.9
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 incr_delay                 8190      -27      -531         0        0
            Worst cost_group: clk, WNS: -27.5
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 incr_delay                 8190      -27      -530         0        0
            Worst cost_group: clk, WNS: -27.3
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 incr_delay                 8192      -27      -525         0        0
            Worst cost_group: clk, WNS: -27.0
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       134  (        6 /        9 )  0.16
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       105  (        0 /        0 )  0.00
        plc_star       105  (        0 /        0 )  0.00
       plc_ba_st       105  (        0 /        0 )  0.00
     plc_ba_star       105  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       105  (        0 /        0 )  0.00
            fopt       105  (        0 /        0 )  0.00
       crit_dnsz       103  (        0 /        0 )  0.09
             dup       116  (        2 /        3 )  0.05
            fopt       132  (        5 /        9 )  0.08
        setup_dn       103  (        0 /        0 )  0.00
         buf2inv       103  (        0 /        0 )  0.00
             exp        14  (        2 /        5 )  0.01
       gate_deco        44  (        0 /        0 )  0.13
       gcomp_tim        44  (        0 /        0 )  0.11
  inv_pair_2_buf       152  (        0 /        0 )  0.00

 init_drc                   8192      -27      -525         0        0
            Worst cost_group: clk, WNS: -27.0
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  8192      -27      -525         0        0
            Worst cost_group: clk, WNS: -27.0
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 rem_buf                    8191      -27      -524         0        0
            Worst cost_group: clk, WNS: -27.0
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 rem_inv                    8191      -27      -524         0        0
            Worst cost_group: clk, WNS: -27.0
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 merge_bi                   8190      -27      -524         0        0
            Worst cost_group: clk, WNS: -27.0
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D
 area_down                  8189      -27      -524         0        0
            Worst cost_group: clk, WNS: -27.0
            Path: CT/q_reg[3]/CLK --> PT_data_in_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        0 /        1 )  0.04
         rem_buf       109  (        2 /       25 )  0.33
         rem_inv        82  (        1 /       30 )  0.33
        merge_bi        48  (        6 /       29 )  0.19
      rem_inv_qb        13  (        0 /        0 )  0.00
        io_phase        27  (        0 /        0 )  0.05
       gate_comp        23  (        0 /        3 )  0.43
       gcomp_mog         3  (        0 /        0 )  0.23
       glob_area        26  (        0 /       26 )  0.69
       area_down        89  (        4 /       17 )  0.86


  Done mapping Simpler_Cipher_Decryption
  Synthesis succeeded.


> Inserting Tie Hi and Tie Low cells . . .
Warning : No tie hi/lo cell found for tiecell insertion. [UTUI-204]
        : Could not find a tielo cell to insert tiecells in /designs/Simpler_Cipher_Decryption.
        : Possible reason is that the tiecells in library are avoided, if present. Unavoid them to use for tiecell insertion.
Warning : No tie hi/lo cell found for tiecell insertion. [UTUI-204]
        : Could not find a tiehi cell to insert tiecells in /designs/Simpler_Cipher_Decryption.
Error   : Cannot proceed with tiecell insertion. [UTUI-216] [insert_tiehilo_cells]
        : Fix the problems reported above.
> Done. Runtime and memory stats:
===========================================
The RUNTIME after INCREMENTAL is 148 secs
and the MEMORY_USAGE after INCREMENTAL is 150.00 MB
===========================================


> Generating reports . . .
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'Simpler_Cipher_Decryption'.
        : Use 'report timing -lint' for more information.


> Generating mapped Verilog files . . .


> Generating constraints file . . .
Finished SDC export (command execution time mm:ss (real) = 00:01).


> Generating delay file . . .
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
> Synthesize complete. Final runtime and memory:
===========================================
The RUNTIME after FINAL is 162 secs
and the MEMORY_USAGE after FINAL is 170.00 MB
===========================================


> Exiting . . .
Normal exit.

