Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Thu Aug 21 20:06:24 2025

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 20.36 sec.

Routing started.
Building routing graph takes 3.77 sec.
Processing design graph takes 1.56 sec.
Total nets for routing : 12434.
Global routing takes 0.72 sec.
Detailed routing takes 11.95 sec.
Hold Violation Fix in router takes 2.69 sec.
Finish routing takes 0.84 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 25.00 sec.

IO Port Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT             | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | DDR_RES     | IN_MAG     | HYS     | DYN_TERM     | CONSTRAINT     | IO_REGISTER     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| b_out[0]         | output        | P19     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| b_out[1]         | output        | P21     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| b_out[2]         | output        | P20     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| b_out[3]         | output        | M22     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| b_out[4]         | output        | M21     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| b_out[5]         | output        | N18     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| b_out[6]         | output        | R22     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| b_out[7]         | output        | T22     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| de_out           | output        | N19     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[0]         | output        | T25     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[1]         | output        | P25     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[2]         | output        | R25     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[3]         | output        | P24     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[4]         | output        | P23     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[5]         | output        | N24     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[6]         | output        | N23     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[7]         | output        | N22     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| hd_scl           | output        | K22     | BANKL4     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | OREGIS          
| hd_sda           | inout         | K23     | BANKL4     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | I/OREGIS        
| hs_out           | output        | R20     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[0]           | output        | A20     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[1]           | output        | C18     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[2]           | output        | C19     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[3]           | output        | E18     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[4]           | output        | A17     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[5]           | output        | A18     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[6]           | output        | C17     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[7]           | output        | B17     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| mem_a[0]         | output        | J1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[10]        | output        | T3      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[11]        | output        | P1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[12]        | output        | T4      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[13]        | output        | M2      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[14]        | output        | N1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[1]         | output        | L3      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[2]         | output        | L2      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[3]         | output        | P3      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[4]         | output        | T2      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[5]         | output        | M1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[6]         | output        | U1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[7]         | output        | K1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[8]         | output        | U2      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[9]         | output        | K2      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ba[0]        | output        | P4      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ba[1]        | output        | R2      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ba[2]        | output        | T5      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_cas_n        | output        | T7      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ck           | output        | U6      | BANKR5     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | 50          | NA         | NA      | OFF          | YES            | TREGIS          
| mem_ck_n         | output        | U5      | BANKR5     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | 50          | NA         | NA      | OFF          | YES            | TREGIS          
| mem_cke          | output        | R1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_cs_n         | output        | N4      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_dm[0]        | output        | K6      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_dm[1]        | output        | F7      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_dm[2]        | output        | D5      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_dm[3]        | output        | E2      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_dq[0]        | inout         | G5      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[10]       | inout         | H8      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[11]       | inout         | D6      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[12]       | inout         | G8      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[13]       | inout         | E6      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[14]       | inout         | H9      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[15]       | inout         | G6      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[16]       | inout         | C4      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[17]       | inout         | D4      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[18]       | inout         | A4      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[19]       | inout         | E3      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[1]        | inout         | J6      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[20]       | inout         | C3      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[21]       | inout         | F3      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[22]       | inout         | B4      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[23]       | inout         | D3      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[24]       | inout         | F2      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[25]       | inout         | D1      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[26]       | inout         | G1      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[27]       | inout         | A2      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[28]       | inout         | E1      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[29]       | inout         | A3      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[2]        | inout         | F5      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[30]       | inout         | G2      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[31]       | inout         | C2      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[3]        | inout         | L8      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[4]        | inout         | G4      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[5]        | inout         | K7      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[6]        | inout         | F4      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[7]        | inout         | J5      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[8]        | inout         | H6      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[9]        | inout         | F8      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dqs[0]       | inout         | J4      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_dqs[1]       | inout         | H7      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_dqs[2]       | inout         | B5      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_dqs[3]       | inout         | C1      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_dqs_n[0]     | inout         | H4      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_dqs_n[1]     | inout         | G7      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_dqs_n[2]     | inout         | A5      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_dqs_n[3]     | inout         | B1      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_odt          | output        | H2      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ras_n        | output        | P6      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_rst_n        | output        | H1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | NA              
| mem_we_n         | output        | T8      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| pixclk_out       | output        | T24     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[0]         | output        | N21     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[1]         | output        | L23     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[2]         | output        | L22     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[3]         | output        | L25     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[4]         | output        | L24     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[5]         | output        | K26     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[6]         | output        | K25     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[7]         | output        | P16     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| rck              | output        | V14     | BANKL6     | 3.3       | LVCMOS33       | 8         | UNUSED         | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| rstn_in          | input         | C22     | BANKL3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| rstn_out         | output        | G25     | BANKL4     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| sck              | output        | U14     | BANKL6     | 3.3       | LVCMOS33       | 8         | UNUSED         | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| sd_clk           | output        | F19     | BANKL3     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| sd_cs_n          | output        | H15     | BANKL3     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| sd_miso          | input         | F18     | BANKL3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| sd_mosi          | output        | H14     | BANKL3     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| ser              | output        | W21     | BANKL6     | 3.3       | LVCMOS33       | 8         | UNUSED         | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| sys_clk          | input         | D18     | BANKL3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| vs_out           | output        | R21     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 6        | 6             | 100                
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 1442     | 11675         | 13                 
|   FF                        | 4239     | 93400         | 5                  
|   LUT                       | 4120     | 46700         | 9                  
|   LUT-FF pairs              | 2227     | 46700         | 5                  
| Use of CLMS                 | 573      | 4975          | 12                 
|   FF                        | 1714     | 39800         | 5                  
|   LUT                       | 1575     | 19900         | 8                  
|   LUT-FF pairs              | 871      | 19900         | 5                  
|   Distributed RAM           | 40       | 19900         | 1                  
| Use of DDRPHY_CPD           | 1        | 12            | 9                  
| Use of DDRPHY_IOCLK_DIV     | 2        | 6             | 34                 
| Use of DDR_PHY              | 7        | 24            | 30                 
| Use of DRM                  | 6        | 155           | 4                  
| Use of GPLL                 | 4        | 6             | 67                 
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 906      | 10550         | 9                  
| Use of HCKB                 | 16       | 96            | 17                 
|  HCKB dataused              | 1        | 96            | 2                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0.5      | 2             | 25                 
| Use of IO                   | 119      | 300           | 40                 
|   IOBD                      | 60       | 144           | 42                 
|   IOBS                      | 59       | 156           | 38                 
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 119      | 300           | 40                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 1        | 12            | 9                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 2        | 6             | 34                 
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 6        | 24            | 25                 
|  RCKB dataused              | 2        | 24            | 9                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 2        | 8             | 25                 
| Use of TSERDES              | 14       | 48            | 30                 
| Use of USCM                 | 9        | 32            | 29                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Global Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                                                           | Site Of GClk Inst     | GClk Fanout Net                                   | Clock Loads     | Non_Clock Loads     | Driver Inst                                                                                                                 | Driver Pin        | Site Of Driver Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg                                                | USCM_215_576          | ntclkbufg_0                                       | 581             | 0                   | debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CHANNEL2_ENABLE.U_GTP_HSSTLP_LANE2/gophsst     | P_RCLK2FABRIC     | HSSTLP_364_0            
| clkbufg_1/gopclkbufg                                                | USCM_215_591          | ntclkbufg_1                                       | 429             | 0                   | pll_inst/u_gpll/gpll_inst                                                                                                   | CLKOUT0           | GPLL_7_157              
| clkbufg_2/gopclkbufg                                                | USCM_215_624          | ntclkbufg_2                                       | 146             | 0                   | sys_clk_ibuf/opit_1                                                                                                         | DI_TO_CLK         | IOLHR_16_1080           
| clkbufg_3/gopclkbufg                                                | USCM_215_579          | ntclkbufg_3                                       | 130             | 0                   | debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CHANNEL2_ENABLE.U_GTP_HSSTLP_LANE2/gophsst     | P_TCLK2FABRIC     | HSSTLP_364_0            
| clkbufg_4/gopclkbufg                                                | USCM_215_627          | ntclkbufg_4                                       | 125             | 0                   | u_pll/u_gpll/gpll_inst                                                                                                      | CLKOUT0           | GPLL_7_1075             
| clkbufg_5/gopclkbufg                                                | USCM_215_588          | ntclkbufg_5                                       | 59              | 0                   | pll_inst/u_gpll/gpll_inst                                                                                                   | CLKOUT1           | GPLL_7_157              
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg     | USCM_215_585          | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk     | 123             | 0                   | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                                         | CLKOUT0           | GPLL_7_463              
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg      | USCM_215_582          | ddr_rw_inst/ui_clk                                | 3205            | 1                   | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                                          | CLKOUT0           | GPLL_367_463            
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Regional Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| RClk Inst                                                                                  | Site Of RClk Inst     | RClk Fanout Net                                                           | Clock Loads     | Non_Clock Loads     | Driver Inst                                                      | Driver Pin     | Site Of Driver Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | RCKB_363_456          | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     | 1               | 0                   | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | MRCKB_361_456           
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | RCKB_363_762          | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     | 1               | 0                   | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | MRCKB_361_456           
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                                                                              | Site Of Pll Inst     | Pin           | Net Of Pin                                                                | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                                                          | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                    | GPLL_367_463         | CLKIN1        | ntR2427                                                                   |  -              |  -                  | HCKBROUTE_0                                                                                | CLKOUT               | HCKB_213_487                  
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                    | GPLL_367_463         | CLKIN2        | ntR1228                                                                   |  -              |  -                  | GND_300                                                                                    | Z                    | HARD0_361_487                 
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_367_307         | CLKIN1        | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     |  -              |  -                  | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | CLKOUT               | RCKB_363_456                  
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_367_307         | CLKIN2        | ntR1261                                                                   |  -              |  -                  | GND_305                                                                                    | Z                    | HARD0_361_343                 
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_367_613         | CLKIN1        | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     |  -              |  -                  | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | CLKOUT               | RCKB_363_762                  
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_367_613         | CLKIN2        | ntR1269                                                                   |  -              |  -                  | GND_295                                                                                    | Z                    | HARD0_361_649                 
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                   | GPLL_7_463           | CLKIN1        | clk_50m                                                                   |  -              |  -                  | pll_inst/u_gpll/gpll_inst                                                                  | CLKOUT2              | GPLL_7_157                    
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                   | GPLL_7_463           | CLKIN2        | ntR1348                                                                   |  -              |  -                  | GND_288                                                                                    | Z                    | HARD0_13_487                  
| pll_inst/u_gpll/gpll_inst                                                                             | GPLL_7_157           | CLKIN1        | cfg_clk                                                                   |  -              |  -                  | u_pll/u_gpll/gpll_inst                                                                     | CLKOUT0              | GPLL_7_1075                   
| pll_inst/u_gpll/gpll_inst                                                                             | GPLL_7_157           | CLKIN2        | ntR1485                                                                   |  -              |  -                  | GND_287                                                                                    | Z                    | HARD0_13_181                  
| u_pll/u_gpll/gpll_inst                                                                                | GPLL_7_1075          | CLKIN1        | nt_sys_clk                                                                |  -              |  -                  | sys_clk_ibuf/opit_1                                                                        | DI_TO_CLK            | IOLHR_16_1080                 
| u_pll/u_gpll/gpll_inst                                                                                | GPLL_7_1075          | CLKIN2        | ntR1504                                                                   |  -              |  -                  | GND_286                                                                                    | Z                    | HARD0_13_1099                 
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                    | GPLL_367_463         | CLKOUT0       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0                        | 3205            | 1                   |  ...                                                                                       |  ...                 |  ...                          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_367_307         | CLKOUTPHY     | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_ioclk_fb                        | 31              | 4                   |  ...                                                                                       |  ...                 |  ...                          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_367_613         | CLKOUTPHY     | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]      | 48              | 4                   |  ...                                                                                       |  ...                 |  ...                          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                   | GPLL_7_463           | CLKOUT0       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0                    | 123             | 0                   |  ...                                                                                       |  ...                 |  ...                          
| pll_inst/u_gpll/gpll_inst                                                                             | GPLL_7_157           | CLKOUT0       | nt_pixclk_out                                                             | 429             | 1                   |  ...                                                                                       |  ...                 |  ...                          
| pll_inst/u_gpll/gpll_inst                                                                             | GPLL_7_157           | CLKOUT1       | nt_sd_clk                                                                 | 59              | 1                   |  ...                                                                                       |  ...                 |  ...                          
| pll_inst/u_gpll/gpll_inst                                                                             | GPLL_7_157           | CLKOUT2       | clk_50m                                                                   | 4               | 0                   |  ...                                                                                       |  ...                 |  ...                          
| u_pll/u_gpll/gpll_inst                                                                                | GPLL_7_1075          | CLKOUT0       | cfg_clk                                                                   | 126             | 0                   |  ...                                                                                       |  ...                 |  ...                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                 | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GPLL     | HCKB     | HSSTLP     | IO      | IOCKB     | KEYRAM     | MRCKB     | PCIE     | PPLL     | RCKB     | SCANCHAIN     | TSERDES     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_top                                                         | 5695     | 5953     | 40                  | 0       | 6       | 0       | 0          | 1       | 1              | 2                    | 7           | 4        | 16       | 0.5        | 119     | 0         | 0          | 1         | 0        | 2        | 6        | 0             | 14          | 9        
| + data_rd_ctrl_inst                                              | 83       | 75       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + ddr_rw_inst                                                    | 4260     | 4369     | 40                  | 0       | 4       | 0       | 0          | 0       | 1              | 2                    | 7           | 2        | 0        | 0          | 70      | 0         | 0          | 1         | 0        | 2        | 2        | 0             | 14          | 2        
|   + axi_ctrl_inst                                                | 221      | 254      | 0                   | 0       | 4       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + rd_fifo_inst                                               | 76       | 103      | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_rd_fifo                                     | 76       | 103      | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + U_ipm2l_fifo_ctrl                                      | 76       | 103      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + wr_fifo_inst                                               | 79       | 99       | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_wr_fifo                                     | 79       | 99       | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + U_ipm2l_fifo_ctrl                                      | 79       | 99       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + axi_ddr_inst                                                 | 4024     | 4053     | 40                  | 0       | 0       | 0       | 0          | 0       | 1              | 2                    | 7           | 2        | 0        | 0          | 70      | 0         | 0          | 1         | 0        | 2        | 2        | 0             | 14          | 2        
|     + u_ddrc_rstn_sync                                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ddrphy_top                                               | 3105     | 2756     | 0                   | 0       | 0       | 0       | 0          | 0       | 1              | 2                    | 7           | 2        | 0        | 0          | 70      | 0         | 0          | 1         | 0        | 2        | 2        | 0             | 14          | 2        
|       + ddrphy_calib_top                                         | 381      | 366      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_calib_mux                                       | 34       | 23       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_eyecal                                          | 38       | 33       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_init                                            | 114      | 100      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_main_ctrl                                       | 11       | 12       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_rdcal                                           | 76       | 66       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_wrcal                                           | 75       | 94       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_wrlvl                                           | 32       | 37       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_cpd_ctrl                                          | 41       | 52       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_dfi                                               | 89       | 64       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_dll_update_ctrl                                   | 25       | 33       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_gpll                                              | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_info                                              | 53       | 60       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_reset_ctrl                                        | 70       | 79       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_pll_lock_debounce                               | 35       | 22       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_slice_top                                         | 2416     | 2046     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 2                    | 7           | 0        | 0        | 0          | 70      | 0         | 0          | 0         | 0        | 2        | 2        | 0             | 14          | 0        
|         + ddrphy_control_path_adj                                | 49       | 19       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_slice_rddata_align                              | 4        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + i_dqs_bank[0].ddrphy_ppll                              | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 1        | 0        | 0             | 0           | 0        
|         + i_dqs_bank[1].ddrphy_ppll                              | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 1        | 0        | 0             | 0           | 0        
|         + i_dqs_group[0].ddrphy_data_slice                       | 639      | 534      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 1           | 0        | 0        | 0          | 11      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 2           | 0        
|           + ddrphy_data_slice_dqs_gate_cal                       | 120      | 63       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + ddrphy_dqs_gate_coarse_cal                         | 79       | 34       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + ddrphy_gatecal                                     | 41       | 29       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_data_slice_wrcal                              | 70       | 82       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_data_slice_wrlvl                              | 51       | 52       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqs_rddata_align                              | 104      | 127      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqsi_rdel_cal                                 | 173      | 124      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_wdata_path_adj                                | 121      | 86       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + i_dqs_group[1].ddrphy_data_slice                       | 579      | 497      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 1           | 0        | 0        | 0          | 11      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 2           | 0        
|           + ddrphy_data_slice_dqs_gate_cal                       | 69       | 55       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + ddrphy_dqs_gate_coarse_cal                         | 27       | 25       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + ddrphy_gatecal                                     | 42       | 30       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_data_slice_wrcal                              | 70       | 81       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_data_slice_wrlvl                              | 50       | 52       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqs_rddata_align                              | 102      | 124      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqsi_rdel_cal                                 | 172      | 121      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_wdata_path_adj                                | 116      | 64       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + i_dqs_group[2].ddrphy_data_slice                       | 569      | 495      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 1           | 0        | 0        | 0          | 11      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 2           | 0        
|           + ddrphy_data_slice_dqs_gate_cal                       | 69       | 55       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + ddrphy_dqs_gate_coarse_cal                         | 27       | 25       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + ddrphy_gatecal                                     | 42       | 30       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_data_slice_wrcal                              | 69       | 79       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_data_slice_wrlvl                              | 46       | 52       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqs_rddata_align                              | 98       | 124      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqsi_rdel_cal                                 | 172      | 121      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_wdata_path_adj                                | 115      | 64       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + i_dqs_group[3].ddrphy_data_slice                       | 570      | 497      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 1           | 0        | 0        | 0          | 11      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 2           | 0        
|           + ddrphy_data_slice_dqs_gate_cal                       | 71       | 55       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + ddrphy_dqs_gate_coarse_cal                         | 28       | 25       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + ddrphy_gatecal                                     | 43       | 30       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_data_slice_wrcal                              | 71       | 81       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_data_slice_wrlvl                              | 47       | 52       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqs_rddata_align                              | 98       | 124      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqsi_rdel_cal                                 | 168      | 121      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_wdata_path_adj                                | 115      | 64       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_training_ctrl                                     | 3        | 8        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + rst_clk_gpll                                             | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_ddrphy_cpd_rstn_sync                                   | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_ddrphy_rst_seq_rstn_sync                               | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_dll_freeze_sync                                        | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_dll_update_n_sync                                      | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_ips2l_ddrphy_cpd_lock                                  | 3        | 8        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_ips2l_ddrphy_rst_clk_phase_adj                         | 24       | 32       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips_ddrc_top                                             | 919      | 1295     | 40                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_calib_delay                                         | 0        | 44       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_cfg_apb                                             | 0        | 1        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcd_top                                             | 123      | 132      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mcdq_dcd_bm                                            | 89       | 67       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + mcdq_dcd_rowaddr                                     | 12       | 8        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mcdq_dcd_sm                                            | 34       | 65       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcp_top                                             | 551      | 585      | 38                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mcdq_dcp_back_ctrl                                     | 362      | 391      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass                     | 15       | 13       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRC_LOOP[0].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRC_LOOP[1].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRC_LOOP[2].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRC_LOOP[3].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRC_LOOP[4].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRC_LOOP[5].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRC_LOOP[6].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRC_LOOP[7].trc_timing                               | 3        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing                     | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing                     | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing                     | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing                     | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing                     | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing                     | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing                     | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing                     | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + mcdq_timing_rd_pass                                  | 8        | 7        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + tfaw_timing                                          | 19       | 18       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + TFAW_LOOP[0].mcdq_tfaw                             | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + TFAW_LOOP[1].mcdq_tfaw                             | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + TFAW_LOOP[2].mcdq_tfaw                             | 5        | 5        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + timing_act_pass                                      | 18       | 8        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + timing_prea_pass                                     | 10       | 11       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + timing_ref_pass                                      | 17       | 7        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + timing_wr_pass                                       | 5        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mcdq_dcp_buf                                           | 159      | 144      | 38                  | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + A_ips2l_distributed_fifo                             | 32       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_ips2l_distributed_fifo_distributed_fifo_v1_0     | 32       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_ips2l_distributed_fifo_ctr                     | 31       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + B_ips2l_distributed_fifo                             | 32       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_ips2l_distributed_fifo_distributed_fifo_v1_0     | 32       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_ips2l_distributed_fifo_ctr                     | 31       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mcdq_dcp_out                                           | 30       | 50       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dfi                                                 | 45       | 85       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_rdatapath                                           | 27       | 18       | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mcdq_prefetch_fifo                                     | 27       | 18       | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ips2l_distributed_fifo                               | 24       | 16       | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_ips2l_distributed_fifo_distributed_fifo_v1_0     | 24       | 16       | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + ips2l_distributed_sdpram_distributed_fifo_v1_0   | 1        | 0        | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_ips2l_distributed_fifo_ctr                     | 23       | 16       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_ui_axi                                              | 90       | 276      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mcdq_reg_fifo2                                         | 26       | 50       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + u_user_cmd_fifo                                        | 35       | 82       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_wdatapath                                           | 83       | 154      | 1                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ips_distributed_fifo                                   | 15       | 14       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_ips2l_distributed_fifo_distributed_fifo_v1_0       | 15       | 14       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_ips2l_distributed_fifo_ctr                       | 15       | 14       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mc3q_wdp_dcp                                           | 1        | 3        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mcdq_wdp_align                                         | 66       | 135      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + axi_master_read_inst                                         | 5        | 28       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + axi_master_write_inst                                        | 10       | 34       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + debugtest_top_inst                                             | 1011     | 1170     | 0                   | 0       | 1.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0.5        | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + decoder_inst                                                 | 118      | 131      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[0].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[1].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[2].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[3].trigger_1bit_inst                      | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[4].trigger_1bit_inst                      | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[5].trigger_1bit_inst                      | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[6].trigger_1bit_inst                      | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[7].trigger_1bit_inst                      | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[8].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[9].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[10].trigger_1bit_inst                     | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[11].trigger_1bit_inst                     | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[12].trigger_1bit_inst                     | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[13].trigger_1bit_inst                     | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[14].trigger_1bit_inst                     | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[15].trigger_1bit_inst                     | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[16].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[17].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[18].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[19].trigger_1bit_inst                     | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[20].trigger_1bit_inst                     | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[21].trigger_1bit_inst                     | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[22].trigger_1bit_inst                     | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[23].trigger_1bit_inst                     | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[24].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[25].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[26].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[27].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[28].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[29].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[30].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[0].genblk1[31].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[0].trigger_1bit_inst                      | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[1].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[2].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[3].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[4].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[5].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[6].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[7].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[8].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[9].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[10].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[11].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[12].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[13].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[14].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[15].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[16].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[17].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[18].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[19].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[20].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[21].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[22].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[23].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[24].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[25].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[26].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[27].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[28].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[29].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[30].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[1].genblk1[31].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[0].trigger_1bit_inst                      | 2        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[1].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[2].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[3].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[4].trigger_1bit_inst                      | 0        | 3        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[5].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[6].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[7].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[8].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[9].trigger_1bit_inst                      | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[10].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[11].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[12].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[13].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[14].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[15].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[16].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[17].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[18].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[19].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[20].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[21].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[22].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[23].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[24].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[25].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[26].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[27].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[28].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[29].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[30].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + genblk3[2].genblk1[31].trigger_1bit_inst                     | 1        | 4        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + generate_module[0].mydebugger_inst                           | 135      | 83       | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + generate_module[1].mydebugger_inst                           | 135      | 83       | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + generate_module[2].mydebugger_inst                           | 135      | 83       | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + hsst_for_labfpga_dut_top_inst                                | 318      | 317      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0.5        | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_INST                                                     | 218      | 173      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0.5        | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_GTP_HSSTLP_WRAPPER                                     | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0.5        | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_IPM2L_HSSTLP_RST                                       | 218      | 173      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + AUTO_MODE.hsstlp_rst_pll                               | 78       | 63       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + pll0_lock_deb                                        | 21       | 15       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + pll0_lock_sync                                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + pll0_lock_wtchdg                                     | 21       | 21       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + pll0_rstn_sync                                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + pll_rst_fsm_0                                        | 36       | 23       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + AUTO_MODE.hsstlp_rst_rx                                | 118      | 92       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + RXLANE2_ENABLE.rxlane_fsm2                           | 79       | 58       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + SYNC_RXLANE[2].cdr_align_deb                         | 21       | 14       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + SYNC_RXLANE[2].cdr_align_sync                        | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + SYNC_RXLANE[2].sigdet_deb                            | 18       | 16       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + SYNC_RXLANE[2].sigdet_sync                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + AUTO_MODE.hsstlp_rst_tx                                | 22       | 18       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TXLANE2_ENABLE.txlane_rst_fsm2                       | 22       | 18       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Word_Alignment_32bit_inst                                  | 88       | 122      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + mux_inst                                                     | 6        | 6        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + ms7210_ctrl_iic_top_inst                                       | 132      | 126      | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + U2_ms7210_ctl                                                | 70       | 63       | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + iic_dri                                                      | 59       | 60       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + pll_inst                                                       | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + sd_ctrl_inst                                                   | 157      | 177      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + sd_init_inst                                                 | 57       | 76       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + sd_read_inst                                                 | 98       | 101      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_pll                                                          | 0        | 0        | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + vga_ctrl_inst                                                  | 30       | 22       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                                                    
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/device_map/hdmi_top_map.adf           
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/device_map/hdmi_loop.pcf              
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/place_route/hdmi_top_pnr.adf          
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/place_route/clock_utilization.txt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/place_route/hdmi_top_plc.adf          
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/place_route/hdmi_top.prr              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/place_route/hdmi_top_prr.prt          
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/place_route/hdmi_top_pnr.netlist      
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/place_route/prr.db                    
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 1,803 MB
Total CPU time to pnr completion : 0h:1m:15s
Process Total CPU time to pnr completion : 0h:1m:21s
Total real time to pnr completion : 0h:1m:30s
