# Midterm Review

## Sequential CPU

## Pipeline CPU

## Memory Hierarchy

### Cache Access

- Cache Hit
- Cache Miss:
  - Cold/Compulsory miss: data not there in cache
  - Conflict miss: some other data is already there
  - Capacity miss: cache is too small to handle active cache blocks (working set)



