# TCL File Generated by Component Editor 13.0sp1
# Sun May 17 16:38:33 PDT 2015
# DO NOT MODIFY


# 
# Conferencing_accelerator "Conferencing_accelerator" v1.0
#  2015.05.17.16:38:33
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module Conferencing_accelerator
# 
set_module_property DESCRIPTION ""
set_module_property NAME Conferencing_accelerator
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP Accelerators
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Conferencing_accelerator
set_module_property INSTANTIATE_IN_SYSTEM_MODULE false
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 

# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock SVD_ADDRESS_GROUP ""


# 
# connection point export_0
# 
add_interface export_0 conduit end
set_interface_property export_0 associatedClock clock
set_interface_property export_0 associatedReset ""
set_interface_property export_0 ENABLED true
set_interface_property export_0 EXPORT_OF ""
set_interface_property export_0 PORT_NAME_MAP ""
set_interface_property export_0 SVD_ADDRESS_GROUP ""


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clk clk Input 1
add_interface_port clock_sink new_signal reset Input 1
add_interface_port clock_sink new_signal_1 clk Input 1
add_interface_port clock_sink new_signal_2 clk Input 1
add_interface_port clock_sink new_signal_3 clk Input 1
add_interface_port clock_sink new_signal_4 clk Input 1
add_interface_port clock_sink new_signal_5 clk Input 1
add_interface_port clock_sink new_signal_6 clk Input 1
add_interface_port clock_sink new_signal_7 clk Input 1
add_interface_port clock_sink new_signal_8 clk Input 1
add_interface_port clock_sink new_signal_9 clk Input 1
add_interface_port clock_sink new_signal_10 clk Input 1
add_interface_port clock_sink new_signal_13 clk Input 1
add_interface_port clock_sink new_signal_14 clk Input 1
add_interface_port clock_sink new_signal_15 clk Input 1
add_interface_port clock_sink new_signal_16 clk Input 1
add_interface_port clock_sink new_signal_17 clk Input 1
add_interface_port clock_sink new_signal_28 clk Input 1
add_interface_port clock_sink new_signal_29 clk Input 1
add_interface_port clock_sink new_signal_30 clk Input 1
add_interface_port clock_sink new_signal_31 clk Input 1
add_interface_port clock_sink new_signal_32 clk Input 1
add_interface_port clock_sink new_signal_33 clk Input 1
add_interface_port clock_sink new_signal_34 clk Input 1
add_interface_port clock_sink new_signal_35 clk Input 1
add_interface_port clock_sink new_signal_36 clk Input 1
add_interface_port clock_sink new_signal_37 clk Input 1
add_interface_port clock_sink new_signal_38 clk Input 1
add_interface_port clock_sink new_signal_39 clk Input 1
add_interface_port clock_sink new_signal_40 clk Input 1
add_interface_port clock_sink new_signal_41 clk Input 1
add_interface_port clock_sink new_signal_42 clk Input 1
add_interface_port clock_sink new_signal_43 clk Input 1
add_interface_port clock_sink new_signal_44 clk Input 1
add_interface_port clock_sink new_signal_45 clk Input 1
add_interface_port clock_sink new_signal_46 clk Input 1
add_interface_port clock_sink new_signal_47 clk Input 1
add_interface_port clock_sink new_signal_48 clk Input 1
add_interface_port clock_sink new_signal_49 clk Input 1
add_interface_port clock_sink new_signal_50 clk Input 1
add_interface_port clock_sink new_signal_51 clk Input 1
add_interface_port clock_sink new_signal_52 clk Input 1
add_interface_port clock_sink new_signal_53 clk Input 1
add_interface_port clock_sink new_signal_54 clk Input 1
add_interface_port clock_sink new_signal_55 clk Input 1
add_interface_port clock_sink new_signal_56 clk Input 1
add_interface_port clock_sink new_signal_57 clk Input 1
add_interface_port clock_sink new_signal_58 clk Input 1
add_interface_port clock_sink new_signal_59 clk Input 1
add_interface_port clock_sink new_signal_60 clk Input 1
add_interface_port clock_sink new_signal_61 clk Input 1
add_interface_port clock_sink new_signal_62 clk Input 1
add_interface_port clock_sink new_signal_63 clk Input 1
add_interface_port clock_sink new_signal_64 clk Input 1
add_interface_port clock_sink new_signal_65 clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock ""
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink resetn reset_n Input 1
add_interface_port reset_sink new_signal_11 reset Input 1
add_interface_port reset_sink new_signal_12 reset_req Input 1


# 
# connection point altera_axi_slave
# 
add_interface altera_axi_slave axi end
set_interface_property altera_axi_slave associatedClock ""
set_interface_property altera_axi_slave associatedReset ""
set_interface_property altera_axi_slave readAcceptanceCapability 1
set_interface_property altera_axi_slave writeAcceptanceCapability 1
set_interface_property altera_axi_slave combinedAcceptanceCapability 1
set_interface_property altera_axi_slave readDataReorderingDepth 1
set_interface_property altera_axi_slave bridgesToMaster ""
set_interface_property altera_axi_slave ENABLED true
set_interface_property altera_axi_slave EXPORT_OF ""
set_interface_property altera_axi_slave PORT_NAME_MAP ""
set_interface_property altera_axi_slave SVD_ADDRESS_GROUP ""


# 
# connection point avalon_slave
# 
add_interface avalon_slave avalon end
set_interface_property avalon_slave addressUnits WORDS
set_interface_property avalon_slave associatedClock ""
set_interface_property avalon_slave associatedReset ""
set_interface_property avalon_slave bitsPerSymbol 8
set_interface_property avalon_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_slave burstcountUnits WORDS
set_interface_property avalon_slave explicitAddressSpan 0
set_interface_property avalon_slave holdTime 0
set_interface_property avalon_slave linewrapBursts false
set_interface_property avalon_slave maximumPendingReadTransactions 0
set_interface_property avalon_slave readLatency 0
set_interface_property avalon_slave readWaitTime 1
set_interface_property avalon_slave setupTime 0
set_interface_property avalon_slave timingUnits Cycles
set_interface_property avalon_slave writeWaitTime 0
set_interface_property avalon_slave ENABLED true
set_interface_property avalon_slave EXPORT_OF ""
set_interface_property avalon_slave PORT_NAME_MAP ""
set_interface_property avalon_slave SVD_ADDRESS_GROUP ""
set_interface_assignment avalon_slave embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point avalon_streaming_source
# 
add_interface avalon_streaming_source avalon_streaming start
set_interface_property avalon_streaming_source dataBitsPerSymbol 8
set_interface_property avalon_streaming_source errorDescriptor ""
set_interface_property avalon_streaming_source firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source maxChannel 0
set_interface_property avalon_streaming_source readyLatency 0
set_interface_property avalon_streaming_source ENABLED true
set_interface_property avalon_streaming_source EXPORT_OF ""
set_interface_property avalon_streaming_source PORT_NAME_MAP ""
set_interface_property avalon_streaming_source SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_source "audio write" valid Output 1
add_interface_port avalon_streaming_source new_signal_18 ready Input 1
add_interface_port avalon_streaming_source new_signal_19 channel Input 1
add_interface_port avalon_streaming_source new_signal_20 error Input 1
add_interface_port avalon_streaming_source new_signal_21 startofpacket Input 1
add_interface_port avalon_streaming_source new_signal_22 endofpacket Input 1
add_interface_port avalon_streaming_source new_signal_23 empty Input 1
add_interface_port avalon_streaming_source new_signal_24 ready Input 1
add_interface_port avalon_streaming_source new_signal_25 ready Input 1
add_interface_port avalon_streaming_source new_signal_26 ready Input 1
add_interface_port avalon_streaming_source new_signal_27 ready Input 1


# 
# connection point avalon_streaming_sink
# 
add_interface avalon_streaming_sink avalon_streaming end
set_interface_property avalon_streaming_sink dataBitsPerSymbol 8
set_interface_property avalon_streaming_sink errorDescriptor ""
set_interface_property avalon_streaming_sink firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink maxChannel 0
set_interface_property avalon_streaming_sink readyLatency 0
set_interface_property avalon_streaming_sink ENABLED true
set_interface_property avalon_streaming_sink EXPORT_OF ""
set_interface_property avalon_streaming_sink PORT_NAME_MAP ""
set_interface_property avalon_streaming_sink SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_sink audio_read valid Input 1
add_interface_port avalon_streaming_sink audio_readdata data Input 32

