verilog xlslice_v1_0_5 -i "../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../RAPID.gen/sources_1/bd/top/ipshared/ec67/hdl" --include "../../../../RAPID.gen/sources_1/bd/top/ipshared/6cfa/hdl" --include "../../../../RAPID.gen/sources_1/bd/top/ipshared/f0b6/hdl/verilog" --include "../../../../RAPID.gen/sources_1/bd/top/ipshared/a8e4/hdl/verilog" \
"../../../../RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v" \

verilog xil_defaultlib -i "../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../RAPID.gen/sources_1/bd/top/ipshared/ec67/hdl" --include "../../../../RAPID.gen/sources_1/bd/top/ipshared/6cfa/hdl" --include "../../../../RAPID.gen/sources_1/bd/top/ipshared/f0b6/hdl/verilog" --include "../../../../RAPID.gen/sources_1/bd/top/ipshared/a8e4/hdl/verilog" \
"../../../bd/top/ip/top_xlslice_0_1/sim/top_xlslice_0_1.v" \
"../../../bd/top/ip/top_xlslice_0_2/sim/top_xlslice_0_2.v" \
"../../../bd/top/ip/top_xlslice_0_3/sim/top_xlslice_0_3.v" \
"../../../bd/top/ip/top_xlslice_0_4/sim/top_xlslice_0_4.v" \
"../../../bd/top/ip/top_xlslice_0_5/sim/top_xlslice_0_5.v" \
"../../../bd/top/ip/top_xlslice_0_6/sim/top_xlslice_0_6.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
