Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/server_013.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3210813 heartbeat IPC: 3.11448 cumulative IPC: 3.11448 (Simulation time: 0 hr 0 min 30 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6411001 heartbeat IPC: 3.12482 cumulative IPC: 3.11964 (Simulation time: 0 hr 1 min 1 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9615023 heartbeat IPC: 3.12108 cumulative IPC: 3.12012 (Simulation time: 0 hr 1 min 31 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 12814747 heartbeat IPC: 3.12527 cumulative IPC: 3.1214 (Simulation time: 0 hr 2 min 2 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16013820 heartbeat IPC: 3.1259 cumulative IPC: 3.1223 (Simulation time: 0 hr 2 min 33 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16013821 (Simulation time: 0 hr 2 min 33 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 23629206 heartbeat IPC: 1.31313 cumulative IPC: 1.31313 (Simulation time: 0 hr 3 min 4 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 31375004 heartbeat IPC: 1.29102 cumulative IPC: 1.30198 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 38558455 heartbeat IPC: 1.39209 cumulative IPC: 1.33069 (Simulation time: 0 hr 4 min 5 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 45926306 heartbeat IPC: 1.35725 cumulative IPC: 1.33723 (Simulation time: 0 hr 4 min 36 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 53306838 heartbeat IPC: 1.35492 cumulative IPC: 1.34073 (Simulation time: 0 hr 5 min 7 sec) 
Finished CPU 0 instructions: 50000000 cycles: 37293018 cumulative IPC: 1.34073 (Simulation time: 0 hr 5 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.34073 instructions: 50000000 cycles: 37293018
L1D TOTAL     ACCESS:   17317284  HIT:   16250911  MISS:    1066373
L1D LOAD      ACCESS:    6313184  HIT:    5812038  MISS:     501146
L1D RFO       ACCESS:    4930359  HIT:    4850159  MISS:      80200
L1D PREFETCH  ACCESS:    6073741  HIT:    5588714  MISS:     485027
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6347929  ISSUED:    6254097  USEFUL:     133527  USELESS:     351506
L1D AVERAGE MISS LATENCY: 42.4194 cycles
L1I TOTAL     ACCESS:   16242962  HIT:   13981384  MISS:    2261578
L1I LOAD      ACCESS:    8736032  HIT:    8642500  MISS:      93532
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    7506930  HIT:    5338884  MISS:    2168046
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    8361582  ISSUED:    7823839  USEFUL:    1519280  USELESS:     648677
L1I AVERAGE MISS LATENCY: 29.7758 cycles
L2C TOTAL     ACCESS:    4422381  HIT:    3030105  MISS:    1392276
L2C LOAD      ACCESS:     529194  HIT:     242655  MISS:     286539
L2C RFO       ACCESS:      78819  HIT:      30150  MISS:      48669
L2C PREFETCH  ACCESS:    3538603  HIT:    2482923  MISS:    1055680
L2C WRITEBACK ACCESS:     275765  HIT:     274377  MISS:       1388
L2C PREFETCH  REQUESTED:    3305269  ISSUED:    3301982  USEFUL:      27475  USELESS:    1028374
L2C AVERAGE MISS LATENCY: 46.3334 cycles
LLC TOTAL     ACCESS:    2532896  HIT:    2362660  MISS:     170236
LLC LOAD      ACCESS:     286413  HIT:     262751  MISS:      23662
LLC RFO       ACCESS:      48662  HIT:      39300  MISS:       9362
LLC PREFETCH  ACCESS:    2024157  HIT:    1887169  MISS:     136988
LLC WRITEBACK ACCESS:     173664  HIT:     173440  MISS:        224
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      12880  USELESS:     123519
LLC AVERAGE MISS LATENCY: 175.101 cycles
Major fault: 0 Minor fault: 6207
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      26791  ROW_BUFFER_MISS:     143208
 DBUS_CONGESTED:      71173
 WQ ROW_BUFFER_HIT:      11839  ROW_BUFFER_MISS:      50279  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4114% MPKI: 1.0933 Average ROB Occupancy at Mispredict: 124.456

Branch types
NOT_BRANCH: 40713292 81.4266%
BRANCH_DIRECT_JUMP: 463701 0.927402%
BRANCH_INDIRECT: 146544 0.293088%
BRANCH_CONDITIONAL: 6981959 13.9639%
BRANCH_DIRECT_CALL: 665005 1.33001%
BRANCH_INDIRECT_CALL: 165152 0.330304%
BRANCH_RETURN: 864315 1.72863%
BRANCH_OTHER: 0 0%

