<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64ExpandPseudoInsts.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64ExpandPseudoInsts.cpp.html'>AArch64ExpandPseudoInsts.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64ExpandPseudoInsts.cpp - Expand pseudo instructions ----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains a pass that expands pseudo instructions into target</i></td></tr>
<tr><th id="10">10</th><td><i>// instructions to allow proper scheduling and other late optimizations.  This</i></td></tr>
<tr><th id="11">11</th><td><i>// pass should be run after register allocation but before the post-regalloc</i></td></tr>
<tr><th id="12">12</th><td><i>// scheduling pass.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64ExpandImm.h.html">"AArch64ExpandImm.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="Utils/AArch64BaseInfo.h.html">"Utils/AArch64BaseInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/AARCH64_EXPAND_PSEUDO_NAME" data-ref="_M/AARCH64_EXPAND_PSEUDO_NAME">AARCH64_EXPAND_PSEUDO_NAME</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"AArch64 pseudo instruction expansion pass"</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>namespace</b> {</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64ExpandPseudo" title='(anonymous namespace)::AArch64ExpandPseudo' data-ref="(anonymousnamespace)::AArch64ExpandPseudo">AArch64ExpandPseudo</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="50">50</th><td><b>public</b>:</td></tr>
<tr><th id="51">51</th><td>  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64ExpandPseudo::TII" title='(anonymous namespace)::AArch64ExpandPseudo::TII' data-type='const llvm::AArch64InstrInfo *' data-ref="(anonymousnamespace)::AArch64ExpandPseudo::TII">TII</dfn>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64ExpandPseudo::ID" title='(anonymous namespace)::AArch64ExpandPseudo::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64ExpandPseudo::ID">ID</dfn>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64ExpandPseudoC1Ev" title='(anonymous namespace)::AArch64ExpandPseudo::AArch64ExpandPseudo' data-type='void (anonymous namespace)::AArch64ExpandPseudo::AArch64ExpandPseudo()' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudoC1Ev">AArch64ExpandPseudo</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AArch64ExpandPseudo::ID" title='(anonymous namespace)::AArch64ExpandPseudo::ID' data-use='a' data-ref="(anonymousnamespace)::AArch64ExpandPseudo::ID">ID</a>) {</td></tr>
<tr><th id="56">56</th><td>    <a class="ref" href="#83" title='llvm::initializeAArch64ExpandPseudoPass' data-ref="_ZN4llvm33initializeAArch64ExpandPseudoPassERNS_12PassRegistryE">initializeAArch64ExpandPseudoPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="57">57</th><td>  }</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_119AArch64ExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64ExpandPseudo::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64ExpandPseudo::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="1Fn">Fn</dfn>) override;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119AArch64ExpandPseudo11getPassNameEv" title='(anonymous namespace)::AArch64ExpandPseudo::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64ExpandPseudo::getPassName() const' data-ref="_ZNK12_GLOBAL__N_119AArch64ExpandPseudo11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="macro" href="#45" title="&quot;AArch64 pseudo instruction expansion pass&quot;" data-ref="_M/AARCH64_EXPAND_PSEUDO_NAME">AARCH64_EXPAND_PSEUDO_NAME</a>; }</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><b>private</b>:</td></tr>
<tr><th id="64">64</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64ExpandPseudo9expandMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64ExpandPseudo::expandMBB' data-type='bool (anonymous namespace)::AArch64ExpandPseudo::expandMBB(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudo9expandMBBERN4llvm17MachineBasicBlockE">expandMBB</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="2MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="2MBB">MBB</dfn>);</td></tr>
<tr><th id="65">65</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64ExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::AArch64ExpandPseudo::expandMI' data-type='bool (anonymous namespace)::AArch64ExpandPseudo::expandMI(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">expandMI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="4MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="4MBBI">MBBI</dfn>,</td></tr>
<tr><th id="66">66</th><td>                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="5NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="5NextMBBI">NextMBBI</dfn>);</td></tr>
<tr><th id="67">67</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64ExpandPseudo12expandMOVImmERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::AArch64ExpandPseudo::expandMOVImm' data-type='bool (anonymous namespace)::AArch64ExpandPseudo::expandMOVImm(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, unsigned int BitSize)' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudo12expandMOVImmERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">expandMOVImm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="6MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="7MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="7MBBI">MBBI</dfn>,</td></tr>
<tr><th id="68">68</th><td>                    <em>unsigned</em> <dfn class="local col8 decl" id="8BitSize" title='BitSize' data-type='unsigned int' data-ref="8BitSize">BitSize</dfn>);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64ExpandPseudo14expandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjjjRS6_" title='(anonymous namespace)::AArch64ExpandPseudo::expandCMP_SWAP' data-type='bool (anonymous namespace)::AArch64ExpandPseudo::expandCMP_SWAP(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, unsigned int LdarOp, unsigned int StlrOp, unsigned int CmpOp, unsigned int ExtendImm, unsigned int ZeroReg, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudo14expandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjjjRS6_">expandCMP_SWAP</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="9MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="9MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="10MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="10MBBI">MBBI</dfn>,</td></tr>
<tr><th id="71">71</th><td>                      <em>unsigned</em> <dfn class="local col1 decl" id="11LdarOp" title='LdarOp' data-type='unsigned int' data-ref="11LdarOp">LdarOp</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12StlrOp" title='StlrOp' data-type='unsigned int' data-ref="12StlrOp">StlrOp</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="13CmpOp" title='CmpOp' data-type='unsigned int' data-ref="13CmpOp">CmpOp</dfn>,</td></tr>
<tr><th id="72">72</th><td>                      <em>unsigned</em> <dfn class="local col4 decl" id="14ExtendImm" title='ExtendImm' data-type='unsigned int' data-ref="14ExtendImm">ExtendImm</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="15ZeroReg">ZeroReg</dfn>,</td></tr>
<tr><th id="73">73</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="16NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="16NextMBBI">NextMBBI</dfn>);</td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64ExpandPseudo18expandCMP_SWAP_128ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::AArch64ExpandPseudo::expandCMP_SWAP_128' data-type='bool (anonymous namespace)::AArch64ExpandPseudo::expandCMP_SWAP_128(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudo18expandCMP_SWAP_128ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">expandCMP_SWAP_128</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="17MBB">MBB</dfn>,</td></tr>
<tr><th id="75">75</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="18MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="18MBBI">MBBI</dfn>,</td></tr>
<tr><th id="76">76</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="19NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="19NextMBBI">NextMBBI</dfn>);</td></tr>
<tr><th id="77">77</th><td>};</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AArch64ExpandPseudo" title='(anonymous namespace)::AArch64ExpandPseudo' data-ref="(anonymousnamespace)::AArch64ExpandPseudo">AArch64ExpandPseudo</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AArch64ExpandPseudo::ID" title='(anonymous namespace)::AArch64ExpandPseudo::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64ExpandPseudo::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeAArch64ExpandPseudoPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;AArch64 pseudo instruction expansion pass&quot;, &quot;aarch64-expand-pseudo&quot;, &amp;AArch64ExpandPseudo::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AArch64ExpandPseudo&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAArch64ExpandPseudoPassFlag; void llvm::initializeAArch64ExpandPseudoPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAArch64ExpandPseudoPassFlag, initializeAArch64ExpandPseudoPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64ExpandPseudo" title='(anonymous namespace)::AArch64ExpandPseudo' data-ref="(anonymousnamespace)::AArch64ExpandPseudo">AArch64ExpandPseudo</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"aarch64-expand-pseudo"</q>,</td></tr>
<tr><th id="84">84</th><td>                <a class="macro" href="#45" title="&quot;AArch64 pseudo instruction expansion pass&quot;" data-ref="_M/AARCH64_EXPAND_PSEUDO_NAME">AARCH64_EXPAND_PSEUDO_NAME</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i class="doc" data-doc="_ZL14transferImpOpsRN4llvm12MachineInstrERNS_19MachineInstrBuilderES3_">/// Transfer implicit operands on the pseudo instruction to the</i></td></tr>
<tr><th id="87">87</th><td><i class="doc" data-doc="_ZL14transferImpOpsRN4llvm12MachineInstrERNS_19MachineInstrBuilderES3_">/// instructions created from the expansion.</i></td></tr>
<tr><th id="88">88</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL14transferImpOpsRN4llvm12MachineInstrERNS_19MachineInstrBuilderES3_" title='transferImpOps' data-type='void transferImpOps(llvm::MachineInstr &amp; OldMI, llvm::MachineInstrBuilder &amp; UseMI, llvm::MachineInstrBuilder &amp; DefMI)' data-ref="_ZL14transferImpOpsRN4llvm12MachineInstrERNS_19MachineInstrBuilderES3_">transferImpOps</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20OldMI" title='OldMI' data-type='llvm::MachineInstr &amp;' data-ref="20OldMI">OldMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="21UseMI" title='UseMI' data-type='llvm::MachineInstrBuilder &amp;' data-ref="21UseMI">UseMI</dfn>,</td></tr>
<tr><th id="89">89</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="22DefMI" title='DefMI' data-type='llvm::MachineInstrBuilder &amp;' data-ref="22DefMI">DefMI</dfn>) {</td></tr>
<tr><th id="90">90</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="23Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="23Desc">Desc</dfn> = <a class="local col0 ref" href="#20OldMI" title='OldMI' data-ref="20OldMI">OldMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="91">91</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="24i" title='i' data-type='unsigned int' data-ref="24i">i</dfn> = <a class="local col3 ref" href="#23Desc" title='Desc' data-ref="23Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(), <dfn class="local col5 decl" id="25e" title='e' data-type='unsigned int' data-ref="25e">e</dfn> = <a class="local col0 ref" href="#20OldMI" title='OldMI' data-ref="20OldMI">OldMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a> != <a class="local col5 ref" href="#25e" title='e' data-ref="25e">e</a>;</td></tr>
<tr><th id="92">92</th><td>       ++<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>) {</td></tr>
<tr><th id="93">93</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="26MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="26MO">MO</dfn> = <a class="local col0 ref" href="#20OldMI" title='OldMI' data-ref="20OldMI">OldMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>);</td></tr>
<tr><th id="94">94</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isReg() &amp;&amp; MO.getReg()) ? void (0) : __assert_fail (&quot;MO.isReg() &amp;&amp; MO.getReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp&quot;, 94, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="95">95</th><td>    <b>if</b> (<a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="96">96</th><td>      <a class="local col1 ref" href="#21UseMI" title='UseMI' data-ref="21UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO">MO</a>);</td></tr>
<tr><th id="97">97</th><td>    <b>else</b></td></tr>
<tr><th id="98">98</th><td>      <a class="local col2 ref" href="#22DefMI" title='DefMI' data-ref="22DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO">MO</a>);</td></tr>
<tr><th id="99">99</th><td>  }</td></tr>
<tr><th id="100">100</th><td>}</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64ExpandPseudo12expandMOVImmERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">/// Expand a MOVi32imm or MOVi64imm pseudo instruction to one or more</i></td></tr>
<tr><th id="103">103</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64ExpandPseudo12expandMOVImmERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">/// real move-immediate instructions to synthesize the immediate.</i></td></tr>
<tr><th id="104">104</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64ExpandPseudo" title='(anonymous namespace)::AArch64ExpandPseudo' data-ref="(anonymousnamespace)::AArch64ExpandPseudo">AArch64ExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64ExpandPseudo12expandMOVImmERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::AArch64ExpandPseudo::expandMOVImm' data-type='bool (anonymous namespace)::AArch64ExpandPseudo::expandMOVImm(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, unsigned int BitSize)' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudo12expandMOVImmERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">expandMOVImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="27MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="27MBB">MBB</dfn>,</td></tr>
<tr><th id="105">105</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="28MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="28MBBI">MBBI</dfn>,</td></tr>
<tr><th id="106">106</th><td>                                       <em>unsigned</em> <dfn class="local col9 decl" id="29BitSize" title='BitSize' data-type='unsigned int' data-ref="29BitSize">BitSize</dfn>) {</td></tr>
<tr><th id="107">107</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="30MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#28MBBI" title='MBBI' data-ref="28MBBI">MBBI</a>;</td></tr>
<tr><th id="108">108</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31DstReg" title='DstReg' data-type='unsigned int' data-ref="31DstReg">DstReg</dfn> = <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="109">109</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="32Imm" title='Imm' data-type='uint64_t' data-ref="32Imm">Imm</dfn> = <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <b>if</b> (DstReg == AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span> || DstReg == AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>) {</td></tr>
<tr><th id="112">112</th><td>    <i>// Useless def, and we don't want to risk creating an invalid ORR (which</i></td></tr>
<tr><th id="113">113</th><td><i>    // would really write to sp).</i></td></tr>
<tr><th id="114">114</th><td>    <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="115">115</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="116">116</th><td>  }</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">AArch64_IMM::</span><a class="type" href="AArch64ExpandImm.h.html#llvm::AArch64_IMM::ImmInsnModel" title='llvm::AArch64_IMM::ImmInsnModel' data-ref="llvm::AArch64_IMM::ImmInsnModel">ImmInsnModel</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="33Insn" title='Insn' data-type='SmallVector&lt;AArch64_IMM::ImmInsnModel, 4&gt;' data-ref="33Insn">Insn</dfn>;</td></tr>
<tr><th id="119">119</th><td>  <span class="namespace">AArch64_IMM::</span><a class="ref" href="AArch64ExpandImm.h.html#_ZN4llvm11AArch64_IMM12expandMOVImmEmjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE" title='llvm::AArch64_IMM::expandMOVImm' data-ref="_ZN4llvm11AArch64_IMM12expandMOVImmEmjRNS_15SmallVectorImplINS0_12ImmInsnModelEEE">expandMOVImm</a>(<a class="local col2 ref" href="#32Imm" title='Imm' data-ref="32Imm">Imm</a>, <a class="local col9 ref" href="#29BitSize" title='BitSize' data-ref="29BitSize">BitSize</a>, <span class='refarg'><a class="local col3 ref" href="#33Insn" title='Insn' data-ref="33Insn">Insn</a></span>);</td></tr>
<tr><th id="120">120</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Insn.size() != 0) ? void (0) : __assert_fail (&quot;Insn.size() != 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp&quot;, 120, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#33Insn" title='Insn' data-ref="33Insn">Insn</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>0</var>);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="34MIBS" title='MIBS' data-type='SmallVector&lt;llvm::MachineInstrBuilder, 4&gt;' data-ref="34MIBS">MIBS</dfn>;</td></tr>
<tr><th id="123">123</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="35I" title='I' data-type='llvm::AArch64_IMM::ImmInsnModel *' data-ref="35I">I</dfn> = <a class="local col3 ref" href="#33Insn" title='Insn' data-ref="33Insn">Insn</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <dfn class="local col6 decl" id="36E" title='E' data-type='llvm::AArch64_IMM::ImmInsnModel *' data-ref="36E">E</dfn> = <a class="local col3 ref" href="#33Insn" title='Insn' data-ref="33Insn">Insn</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a> != <a class="local col6 ref" href="#36E" title='E' data-ref="36E">E</a>; ++<a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a>) {</td></tr>
<tr><th id="124">124</th><td>    <em>bool</em> <dfn class="local col7 decl" id="37LastItem" title='LastItem' data-type='bool' data-ref="37LastItem">LastItem</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a>) == <a class="local col6 ref" href="#36E" title='E' data-ref="36E">E</a>;</td></tr>
<tr><th id="125">125</th><td>    <b>switch</b> (<a class="local col5 ref" href="#35I" title='I' data-ref="35I">I</a>-&gt;<a class="ref" href="AArch64ExpandImm.h.html#llvm::AArch64_IMM::ImmInsnModel::Opcode" title='llvm::AArch64_IMM::ImmInsnModel::Opcode' data-ref="llvm::AArch64_IMM::ImmInsnModel::Opcode">Opcode</a>)</td></tr>
<tr><th id="126">126</th><td>    {</td></tr>
<tr><th id="127">127</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp&quot;, 127)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled!"</q>); <b>break</b>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRWri&apos; in namespace &apos;llvm::AArch64&apos;">ORRWri</span>:</td></tr>
<tr><th id="130">130</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRXri&apos; in namespace &apos;llvm::AArch64&apos;">ORRXri</span>:</td></tr>
<tr><th id="131">131</th><td>      MIBS.push_back(BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(I-&gt;Opcode))</td></tr>
<tr><th id="132">132</th><td>        .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="133">133</th><td>        .addReg(BitSize == <var>32</var> ? AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span> : AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="134">134</th><td>        .addImm(I-&gt;Op2));</td></tr>
<tr><th id="135">135</th><td>      <b>break</b>;</td></tr>
<tr><th id="136">136</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVNWi&apos; in namespace &apos;llvm::AArch64&apos;">MOVNWi</span>:</td></tr>
<tr><th id="137">137</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVNXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVNXi</span>:</td></tr>
<tr><th id="138">138</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVZWi&apos; in namespace &apos;llvm::AArch64&apos;">MOVZWi</span>:</td></tr>
<tr><th id="139">139</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVZXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVZXi</span>: {</td></tr>
<tr><th id="140">140</th><td>      <em>bool</em> DstIsDead = MI.getOperand(<var>0</var>).isDead();</td></tr>
<tr><th id="141">141</th><td>      MIBS.push_back(BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(I-&gt;Opcode))</td></tr>
<tr><th id="142">142</th><td>        .addReg(DstReg, RegState::Define |</td></tr>
<tr><th id="143">143</th><td>                getDeadRegState(DstIsDead &amp;&amp; LastItem))</td></tr>
<tr><th id="144">144</th><td>        .addImm(I-&gt;Op1)</td></tr>
<tr><th id="145">145</th><td>        .addImm(I-&gt;Op2));</td></tr>
<tr><th id="146">146</th><td>      } <b>break</b>;</td></tr>
<tr><th id="147">147</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVKWi&apos; in namespace &apos;llvm::AArch64&apos;">MOVKWi</span>:</td></tr>
<tr><th id="148">148</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVKXi&apos; in namespace &apos;llvm::AArch64&apos;">MOVKXi</span>: {</td></tr>
<tr><th id="149">149</th><td>      <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="150">150</th><td>      <em>bool</em> DstIsDead = MI.getOperand(<var>0</var>).isDead();</td></tr>
<tr><th id="151">151</th><td>      MIBS.push_back(BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(I-&gt;Opcode))</td></tr>
<tr><th id="152">152</th><td>        .addReg(DstReg,</td></tr>
<tr><th id="153">153</th><td>                RegState::Define |</td></tr>
<tr><th id="154">154</th><td>                getDeadRegState(DstIsDead &amp;&amp; LastItem))</td></tr>
<tr><th id="155">155</th><td>        .addReg(DstReg)</td></tr>
<tr><th id="156">156</th><td>        .addImm(I-&gt;Op1)</td></tr>
<tr><th id="157">157</th><td>        .addImm(I-&gt;Op2));</td></tr>
<tr><th id="158">158</th><td>      } <b>break</b>;</td></tr>
<tr><th id="159">159</th><td>    }</td></tr>
<tr><th id="160">160</th><td>  }</td></tr>
<tr><th id="161">161</th><td>  <a class="tu ref" href="#_ZL14transferImpOpsRN4llvm12MachineInstrERNS_19MachineInstrBuilderES3_" title='transferImpOps' data-use='c' data-ref="_ZL14transferImpOpsRN4llvm12MachineInstrERNS_19MachineInstrBuilderES3_">transferImpOps</a>(<span class='refarg'><a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#34MIBS" title='MIBS' data-ref="34MIBS">MIBS</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()</span>, <span class='refarg'><a class="local col4 ref" href="#34MIBS" title='MIBS' data-ref="34MIBS">MIBS</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>()</span>);</td></tr>
<tr><th id="162">162</th><td>  <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="163">163</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="164">164</th><td>}</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64ExpandPseudo" title='(anonymous namespace)::AArch64ExpandPseudo' data-ref="(anonymousnamespace)::AArch64ExpandPseudo">AArch64ExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64ExpandPseudo14expandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjjjRS6_" title='(anonymous namespace)::AArch64ExpandPseudo::expandCMP_SWAP' data-type='bool (anonymous namespace)::AArch64ExpandPseudo::expandCMP_SWAP(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, unsigned int LdarOp, unsigned int StlrOp, unsigned int CmpOp, unsigned int ExtendImm, unsigned int ZeroReg, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudo14expandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjjjRS6_">expandCMP_SWAP</dfn>(</td></tr>
<tr><th id="167">167</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="38MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="38MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="39MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="39MBBI">MBBI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="40LdarOp" title='LdarOp' data-type='unsigned int' data-ref="40LdarOp">LdarOp</dfn>,</td></tr>
<tr><th id="168">168</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="41StlrOp" title='StlrOp' data-type='unsigned int' data-ref="41StlrOp">StlrOp</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="42CmpOp" title='CmpOp' data-type='unsigned int' data-ref="42CmpOp">CmpOp</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43ExtendImm" title='ExtendImm' data-type='unsigned int' data-ref="43ExtendImm">ExtendImm</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="44ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="44ZeroReg">ZeroReg</dfn>,</td></tr>
<tr><th id="169">169</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="45NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="45NextMBBI">NextMBBI</dfn>) {</td></tr>
<tr><th id="170">170</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="46MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="46MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#39MBBI" title='MBBI' data-ref="39MBBI">MBBI</a>;</td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="47DL" title='DL' data-type='llvm::DebugLoc' data-ref="47DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="172">172</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="48Dest" title='Dest' data-type='const llvm::MachineOperand &amp;' data-ref="48Dest">Dest</dfn> = <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="173">173</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="49StatusReg" title='StatusReg' data-type='unsigned int' data-ref="49StatusReg">StatusReg</dfn> = <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <dfn class="local col0 decl" id="50StatusDead" title='StatusDead' data-type='bool' data-ref="50StatusDead">StatusDead</dfn> = <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="175">175</th><td>  <i>// Duplicating undef operands into 2 instructions does not guarantee the same</i></td></tr>
<tr><th id="176">176</th><td><i>  // value on both; However undef should be replaced by xzr anyway.</i></td></tr>
<tr><th id="177">177</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.getOperand(2).isUndef() &amp;&amp; &quot;cannot handle undef&quot;) ? void (0) : __assert_fail (&quot;!MI.getOperand(2).isUndef() &amp;&amp; \&quot;cannot handle undef\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp&quot;, 177, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; <q>"cannot handle undef"</q>);</td></tr>
<tr><th id="178">178</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="51AddrReg" title='AddrReg' data-type='unsigned int' data-ref="51AddrReg">AddrReg</dfn> = <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="179">179</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="52DesiredReg" title='DesiredReg' data-type='unsigned int' data-ref="52DesiredReg">DesiredReg</dfn> = <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="180">180</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53NewReg" title='NewReg' data-type='unsigned int' data-ref="53NewReg">NewReg</dfn> = <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="54MF" title='MF' data-type='llvm::MachineFunction *' data-ref="54MF">MF</dfn> = <a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="183">183</th><td>  <em>auto</em> <dfn class="local col5 decl" id="55LoadCmpBB" title='LoadCmpBB' data-type='llvm::MachineBasicBlock *' data-ref="55LoadCmpBB">LoadCmpBB</dfn> = <a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="184">184</th><td>  <em>auto</em> <dfn class="local col6 decl" id="56StoreBB" title='StoreBB' data-type='llvm::MachineBasicBlock *' data-ref="56StoreBB">StoreBB</dfn> = <a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="185">185</th><td>  <em>auto</em> <dfn class="local col7 decl" id="57DoneBB" title='DoneBB' data-type='llvm::MachineBasicBlock *' data-ref="57DoneBB">DoneBB</dfn> = <a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col5 ref" href="#55LoadCmpBB" title='LoadCmpBB' data-ref="55LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="188">188</th><td>  <a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#55LoadCmpBB" title='LoadCmpBB' data-ref="55LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col6 ref" href="#56StoreBB" title='StoreBB' data-ref="56StoreBB">StoreBB</a>);</td></tr>
<tr><th id="189">189</th><td>  <a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#56StoreBB" title='StoreBB' data-ref="56StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col7 ref" href="#57DoneBB" title='DoneBB' data-ref="57DoneBB">DoneBB</a>);</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i>// .Lloadcmp:</i></td></tr>
<tr><th id="192">192</th><td><i>  //     mov wStatus, 0</i></td></tr>
<tr><th id="193">193</th><td><i>  //     ldaxr xDest, [xAddr]</i></td></tr>
<tr><th id="194">194</th><td><i>  //     cmp xDest, xDesired</i></td></tr>
<tr><th id="195">195</th><td><i>  //     b.ne .Ldone</i></td></tr>
<tr><th id="196">196</th><td>  <b>if</b> (!StatusDead)</td></tr>
<tr><th id="197">197</th><td>    BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;MOVZWi&apos; in namespace &apos;llvm::AArch64&apos;">MOVZWi</span>), StatusReg)</td></tr>
<tr><th id="198">198</th><td>      .addImm(<var>0</var>).addImm(<var>0</var>);</td></tr>
<tr><th id="199">199</th><td>  BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(LdarOp), Dest.getReg())</td></tr>
<tr><th id="200">200</th><td>      .addReg(AddrReg);</td></tr>
<tr><th id="201">201</th><td>  BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(CmpOp), ZeroReg)</td></tr>
<tr><th id="202">202</th><td>      .addReg(Dest.getReg(), getKillRegState(Dest.isDead()))</td></tr>
<tr><th id="203">203</th><td>      .addReg(DesiredReg)</td></tr>
<tr><th id="204">204</th><td>      .addImm(ExtendImm);</td></tr>
<tr><th id="205">205</th><td>  BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::AArch64&apos;">Bcc</span>))</td></tr>
<tr><th id="206">206</th><td>      .addImm(AArch64CC::NE)</td></tr>
<tr><th id="207">207</th><td>      .addMBB(DoneBB)</td></tr>
<tr><th id="208">208</th><td>      .addReg(AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>, RegState::Implicit | RegState::Kill);</td></tr>
<tr><th id="209">209</th><td>  <a class="local col5 ref" href="#55LoadCmpBB" title='LoadCmpBB' data-ref="55LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col7 ref" href="#57DoneBB" title='DoneBB' data-ref="57DoneBB">DoneBB</a>);</td></tr>
<tr><th id="210">210</th><td>  <a class="local col5 ref" href="#55LoadCmpBB" title='LoadCmpBB' data-ref="55LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#56StoreBB" title='StoreBB' data-ref="56StoreBB">StoreBB</a>);</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <i>// .Lstore:</i></td></tr>
<tr><th id="213">213</th><td><i>  //     stlxr wStatus, xNew, [xAddr]</i></td></tr>
<tr><th id="214">214</th><td><i>  //     cbnz wStatus, .Lloadcmp</i></td></tr>
<tr><th id="215">215</th><td>  BuildMI(StoreBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(StlrOp), StatusReg)</td></tr>
<tr><th id="216">216</th><td>      .addReg(NewReg)</td></tr>
<tr><th id="217">217</th><td>      .addReg(AddrReg);</td></tr>
<tr><th id="218">218</th><td>  BuildMI(StoreBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;CBNZW&apos; in namespace &apos;llvm::AArch64&apos;">CBNZW</span>))</td></tr>
<tr><th id="219">219</th><td>      .addReg(StatusReg, getKillRegState(StatusDead))</td></tr>
<tr><th id="220">220</th><td>      .addMBB(LoadCmpBB);</td></tr>
<tr><th id="221">221</th><td>  <a class="local col6 ref" href="#56StoreBB" title='StoreBB' data-ref="56StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col5 ref" href="#55LoadCmpBB" title='LoadCmpBB' data-ref="55LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="222">222</th><td>  <a class="local col6 ref" href="#56StoreBB" title='StoreBB' data-ref="56StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col7 ref" href="#57DoneBB" title='DoneBB' data-ref="57DoneBB">DoneBB</a>);</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <a class="local col7 ref" href="#57DoneBB" title='DoneBB' data-ref="57DoneBB">DoneBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col7 ref" href="#57DoneBB" title='DoneBB' data-ref="57DoneBB">DoneBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), &amp;<a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>, <a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="225">225</th><td>  <a class="local col7 ref" href="#57DoneBB" title='DoneBB' data-ref="57DoneBB">DoneBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_" title='llvm::MachineBasicBlock::transferSuccessors' data-ref="_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_">transferSuccessors</a>(&amp;<a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>);</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col5 ref" href="#55LoadCmpBB" title='LoadCmpBB' data-ref="55LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <a class="local col5 ref" href="#45NextMBBI" title='NextMBBI' data-ref="45NextMBBI">NextMBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="230">230</th><td>  <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <i>// Recompute livein lists.</i></td></tr>
<tr><th id="233">233</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <a class="ref fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col8 decl" id="58LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="58LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="234">234</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col8 ref" href="#58LiveRegs" title='LiveRegs' data-ref="58LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#57DoneBB" title='DoneBB' data-ref="57DoneBB">DoneBB</a></span>);</td></tr>
<tr><th id="235">235</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col8 ref" href="#58LiveRegs" title='LiveRegs' data-ref="58LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col6 ref" href="#56StoreBB" title='StoreBB' data-ref="56StoreBB">StoreBB</a></span>);</td></tr>
<tr><th id="236">236</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col8 ref" href="#58LiveRegs" title='LiveRegs' data-ref="58LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#55LoadCmpBB" title='LoadCmpBB' data-ref="55LoadCmpBB">LoadCmpBB</a></span>);</td></tr>
<tr><th id="237">237</th><td>  <i>// Do an extra pass around the loop to get loop carried registers right.</i></td></tr>
<tr><th id="238">238</th><td>  <a class="local col6 ref" href="#56StoreBB" title='StoreBB' data-ref="56StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12clearLiveInsEv" title='llvm::MachineBasicBlock::clearLiveIns' data-ref="_ZN4llvm17MachineBasicBlock12clearLiveInsEv">clearLiveIns</a>();</td></tr>
<tr><th id="239">239</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col8 ref" href="#58LiveRegs" title='LiveRegs' data-ref="58LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col6 ref" href="#56StoreBB" title='StoreBB' data-ref="56StoreBB">StoreBB</a></span>);</td></tr>
<tr><th id="240">240</th><td>  <a class="local col5 ref" href="#55LoadCmpBB" title='LoadCmpBB' data-ref="55LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12clearLiveInsEv" title='llvm::MachineBasicBlock::clearLiveIns' data-ref="_ZN4llvm17MachineBasicBlock12clearLiveInsEv">clearLiveIns</a>();</td></tr>
<tr><th id="241">241</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col8 ref" href="#58LiveRegs" title='LiveRegs' data-ref="58LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#55LoadCmpBB" title='LoadCmpBB' data-ref="55LoadCmpBB">LoadCmpBB</a></span>);</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64ExpandPseudo" title='(anonymous namespace)::AArch64ExpandPseudo' data-ref="(anonymousnamespace)::AArch64ExpandPseudo">AArch64ExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64ExpandPseudo18expandCMP_SWAP_128ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::AArch64ExpandPseudo::expandCMP_SWAP_128' data-type='bool (anonymous namespace)::AArch64ExpandPseudo::expandCMP_SWAP_128(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudo18expandCMP_SWAP_128ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">expandCMP_SWAP_128</dfn>(</td></tr>
<tr><th id="247">247</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="59MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="59MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="60MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="60MBBI">MBBI</dfn>,</td></tr>
<tr><th id="248">248</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="61NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="61NextMBBI">NextMBBI</dfn>) {</td></tr>
<tr><th id="249">249</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="62MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#60MBBI" title='MBBI' data-ref="60MBBI">MBBI</a>;</td></tr>
<tr><th id="250">250</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="63DL" title='DL' data-type='llvm::DebugLoc' data-ref="63DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="251">251</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="64DestLo" title='DestLo' data-type='llvm::MachineOperand &amp;' data-ref="64DestLo">DestLo</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="252">252</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="65DestHi" title='DestHi' data-type='llvm::MachineOperand &amp;' data-ref="65DestHi">DestHi</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="253">253</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="66StatusReg" title='StatusReg' data-type='unsigned int' data-ref="66StatusReg">StatusReg</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="254">254</th><td>  <em>bool</em> <dfn class="local col7 decl" id="67StatusDead" title='StatusDead' data-type='bool' data-ref="67StatusDead">StatusDead</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="255">255</th><td>  <i>// Duplicating undef operands into 2 instructions does not guarantee the same</i></td></tr>
<tr><th id="256">256</th><td><i>  // value on both; However undef should be replaced by xzr anyway.</i></td></tr>
<tr><th id="257">257</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.getOperand(3).isUndef() &amp;&amp; &quot;cannot handle undef&quot;) ? void (0) : __assert_fail (&quot;!MI.getOperand(3).isUndef() &amp;&amp; \&quot;cannot handle undef\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp&quot;, 257, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; <q>"cannot handle undef"</q>);</td></tr>
<tr><th id="258">258</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="68AddrReg" title='AddrReg' data-type='unsigned int' data-ref="68AddrReg">AddrReg</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="259">259</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="69DesiredLoReg" title='DesiredLoReg' data-type='unsigned int' data-ref="69DesiredLoReg">DesiredLoReg</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="260">260</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="70DesiredHiReg" title='DesiredHiReg' data-type='unsigned int' data-ref="70DesiredHiReg">DesiredHiReg</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="261">261</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="71NewLoReg" title='NewLoReg' data-type='unsigned int' data-ref="71NewLoReg">NewLoReg</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>6</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="262">262</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="72NewHiReg" title='NewHiReg' data-type='unsigned int' data-ref="72NewHiReg">NewHiReg</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>7</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="73MF" title='MF' data-type='llvm::MachineFunction *' data-ref="73MF">MF</dfn> = <a class="local col9 ref" href="#59MBB" title='MBB' data-ref="59MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="265">265</th><td>  <em>auto</em> <dfn class="local col4 decl" id="74LoadCmpBB" title='LoadCmpBB' data-type='llvm::MachineBasicBlock *' data-ref="74LoadCmpBB">LoadCmpBB</dfn> = <a class="local col3 ref" href="#73MF" title='MF' data-ref="73MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col9 ref" href="#59MBB" title='MBB' data-ref="59MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="266">266</th><td>  <em>auto</em> <dfn class="local col5 decl" id="75StoreBB" title='StoreBB' data-type='llvm::MachineBasicBlock *' data-ref="75StoreBB">StoreBB</dfn> = <a class="local col3 ref" href="#73MF" title='MF' data-ref="73MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col9 ref" href="#59MBB" title='MBB' data-ref="59MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="267">267</th><td>  <em>auto</em> <dfn class="local col6 decl" id="76DoneBB" title='DoneBB' data-type='llvm::MachineBasicBlock *' data-ref="76DoneBB">DoneBB</dfn> = <a class="local col3 ref" href="#73MF" title='MF' data-ref="73MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col9 ref" href="#59MBB" title='MBB' data-ref="59MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <a class="local col3 ref" href="#73MF" title='MF' data-ref="73MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#59MBB" title='MBB' data-ref="59MBB">MBB</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col4 ref" href="#74LoadCmpBB" title='LoadCmpBB' data-ref="74LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="270">270</th><td>  <a class="local col3 ref" href="#73MF" title='MF' data-ref="73MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#74LoadCmpBB" title='LoadCmpBB' data-ref="74LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col5 ref" href="#75StoreBB" title='StoreBB' data-ref="75StoreBB">StoreBB</a>);</td></tr>
<tr><th id="271">271</th><td>  <a class="local col3 ref" href="#73MF" title='MF' data-ref="73MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#75StoreBB" title='StoreBB' data-ref="75StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col6 ref" href="#76DoneBB" title='DoneBB' data-ref="76DoneBB">DoneBB</a>);</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <i>// .Lloadcmp:</i></td></tr>
<tr><th id="274">274</th><td><i>  //     ldaxp xDestLo, xDestHi, [xAddr]</i></td></tr>
<tr><th id="275">275</th><td><i>  //     cmp xDestLo, xDesiredLo</i></td></tr>
<tr><th id="276">276</th><td><i>  //     sbcs xDestHi, xDesiredHi</i></td></tr>
<tr><th id="277">277</th><td><i>  //     b.ne .Ldone</i></td></tr>
<tr><th id="278">278</th><td>  BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;LDAXPX&apos; in namespace &apos;llvm::AArch64&apos;">LDAXPX</span>))</td></tr>
<tr><th id="279">279</th><td>      .addReg(DestLo.getReg(), RegState::Define)</td></tr>
<tr><th id="280">280</th><td>      .addReg(DestHi.getReg(), RegState::Define)</td></tr>
<tr><th id="281">281</th><td>      .addReg(AddrReg);</td></tr>
<tr><th id="282">282</th><td>  BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;SUBSXrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrs</span>), AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="283">283</th><td>      .addReg(DestLo.getReg(), getKillRegState(DestLo.isDead()))</td></tr>
<tr><th id="284">284</th><td>      .addReg(DesiredLoReg)</td></tr>
<tr><th id="285">285</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="286">286</th><td>  BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;CSINCWr&apos; in namespace &apos;llvm::AArch64&apos;">CSINCWr</span>), StatusReg)</td></tr>
<tr><th id="287">287</th><td>    .addUse(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="288">288</th><td>    .addUse(AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="289">289</th><td>    .addImm(AArch64CC::EQ);</td></tr>
<tr><th id="290">290</th><td>  BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;SUBSXrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrs</span>), AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="291">291</th><td>      .addReg(DestHi.getReg(), getKillRegState(DestHi.isDead()))</td></tr>
<tr><th id="292">292</th><td>      .addReg(DesiredHiReg)</td></tr>
<tr><th id="293">293</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="294">294</th><td>  BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;CSINCWr&apos; in namespace &apos;llvm::AArch64&apos;">CSINCWr</span>), StatusReg)</td></tr>
<tr><th id="295">295</th><td>      .addUse(StatusReg, RegState::Kill)</td></tr>
<tr><th id="296">296</th><td>      .addUse(StatusReg, RegState::Kill)</td></tr>
<tr><th id="297">297</th><td>      .addImm(AArch64CC::EQ);</td></tr>
<tr><th id="298">298</th><td>  BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;CBNZW&apos; in namespace &apos;llvm::AArch64&apos;">CBNZW</span>))</td></tr>
<tr><th id="299">299</th><td>      .addUse(StatusReg, getKillRegState(StatusDead))</td></tr>
<tr><th id="300">300</th><td>      .addMBB(DoneBB);</td></tr>
<tr><th id="301">301</th><td>  <a class="local col4 ref" href="#74LoadCmpBB" title='LoadCmpBB' data-ref="74LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#76DoneBB" title='DoneBB' data-ref="76DoneBB">DoneBB</a>);</td></tr>
<tr><th id="302">302</th><td>  <a class="local col4 ref" href="#74LoadCmpBB" title='LoadCmpBB' data-ref="74LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col5 ref" href="#75StoreBB" title='StoreBB' data-ref="75StoreBB">StoreBB</a>);</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <i>// .Lstore:</i></td></tr>
<tr><th id="305">305</th><td><i>  //     stlxp wStatus, xNewLo, xNewHi, [xAddr]</i></td></tr>
<tr><th id="306">306</th><td><i>  //     cbnz wStatus, .Lloadcmp</i></td></tr>
<tr><th id="307">307</th><td>  BuildMI(StoreBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;STLXPX&apos; in namespace &apos;llvm::AArch64&apos;">STLXPX</span>), StatusReg)</td></tr>
<tr><th id="308">308</th><td>      .addReg(NewLoReg)</td></tr>
<tr><th id="309">309</th><td>      .addReg(NewHiReg)</td></tr>
<tr><th id="310">310</th><td>      .addReg(AddrReg);</td></tr>
<tr><th id="311">311</th><td>  BuildMI(StoreBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;CBNZW&apos; in namespace &apos;llvm::AArch64&apos;">CBNZW</span>))</td></tr>
<tr><th id="312">312</th><td>      .addReg(StatusReg, getKillRegState(StatusDead))</td></tr>
<tr><th id="313">313</th><td>      .addMBB(LoadCmpBB);</td></tr>
<tr><th id="314">314</th><td>  <a class="local col5 ref" href="#75StoreBB" title='StoreBB' data-ref="75StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#74LoadCmpBB" title='LoadCmpBB' data-ref="74LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="315">315</th><td>  <a class="local col5 ref" href="#75StoreBB" title='StoreBB' data-ref="75StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#76DoneBB" title='DoneBB' data-ref="76DoneBB">DoneBB</a>);</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <a class="local col6 ref" href="#76DoneBB" title='DoneBB' data-ref="76DoneBB">DoneBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col6 ref" href="#76DoneBB" title='DoneBB' data-ref="76DoneBB">DoneBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), &amp;<a class="local col9 ref" href="#59MBB" title='MBB' data-ref="59MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>, <a class="local col9 ref" href="#59MBB" title='MBB' data-ref="59MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="318">318</th><td>  <a class="local col6 ref" href="#76DoneBB" title='DoneBB' data-ref="76DoneBB">DoneBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_" title='llvm::MachineBasicBlock::transferSuccessors' data-ref="_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_">transferSuccessors</a>(&amp;<a class="local col9 ref" href="#59MBB" title='MBB' data-ref="59MBB">MBB</a>);</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <a class="local col9 ref" href="#59MBB" title='MBB' data-ref="59MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#74LoadCmpBB" title='LoadCmpBB' data-ref="74LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <a class="local col1 ref" href="#61NextMBBI" title='NextMBBI' data-ref="61NextMBBI">NextMBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col9 ref" href="#59MBB" title='MBB' data-ref="59MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="323">323</th><td>  <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <i>// Recompute liveness bottom up.</i></td></tr>
<tr><th id="326">326</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <a class="ref fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col7 decl" id="77LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="77LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="327">327</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col7 ref" href="#77LiveRegs" title='LiveRegs' data-ref="77LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col6 ref" href="#76DoneBB" title='DoneBB' data-ref="76DoneBB">DoneBB</a></span>);</td></tr>
<tr><th id="328">328</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col7 ref" href="#77LiveRegs" title='LiveRegs' data-ref="77LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#75StoreBB" title='StoreBB' data-ref="75StoreBB">StoreBB</a></span>);</td></tr>
<tr><th id="329">329</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col7 ref" href="#77LiveRegs" title='LiveRegs' data-ref="77LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#74LoadCmpBB" title='LoadCmpBB' data-ref="74LoadCmpBB">LoadCmpBB</a></span>);</td></tr>
<tr><th id="330">330</th><td>  <i>// Do an extra pass in the loop to get the loop carried dependencies right.</i></td></tr>
<tr><th id="331">331</th><td>  <a class="local col5 ref" href="#75StoreBB" title='StoreBB' data-ref="75StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12clearLiveInsEv" title='llvm::MachineBasicBlock::clearLiveIns' data-ref="_ZN4llvm17MachineBasicBlock12clearLiveInsEv">clearLiveIns</a>();</td></tr>
<tr><th id="332">332</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col7 ref" href="#77LiveRegs" title='LiveRegs' data-ref="77LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#75StoreBB" title='StoreBB' data-ref="75StoreBB">StoreBB</a></span>);</td></tr>
<tr><th id="333">333</th><td>  <a class="local col4 ref" href="#74LoadCmpBB" title='LoadCmpBB' data-ref="74LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12clearLiveInsEv" title='llvm::MachineBasicBlock::clearLiveIns' data-ref="_ZN4llvm17MachineBasicBlock12clearLiveInsEv">clearLiveIns</a>();</td></tr>
<tr><th id="334">334</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col7 ref" href="#77LiveRegs" title='LiveRegs' data-ref="77LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#74LoadCmpBB" title='LoadCmpBB' data-ref="74LoadCmpBB">LoadCmpBB</a></span>);</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="337">337</th><td>}</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64ExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">/// If MBBI references a pseudo instruction that should be expanded here,</i></td></tr>
<tr><th id="340">340</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64ExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">/// do the expansion and return true.  Otherwise return false.</i></td></tr>
<tr><th id="341">341</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64ExpandPseudo" title='(anonymous namespace)::AArch64ExpandPseudo' data-ref="(anonymousnamespace)::AArch64ExpandPseudo">AArch64ExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64ExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::AArch64ExpandPseudo::expandMI' data-type='bool (anonymous namespace)::AArch64ExpandPseudo::expandMI(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">expandMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="78MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="78MBB">MBB</dfn>,</td></tr>
<tr><th id="342">342</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="79MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="79MBBI">MBBI</dfn>,</td></tr>
<tr><th id="343">343</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="80NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="80NextMBBI">NextMBBI</dfn>) {</td></tr>
<tr><th id="344">344</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="81MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="81MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#79MBBI" title='MBBI' data-ref="79MBBI">MBBI</a>;</td></tr>
<tr><th id="345">345</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="82Opcode" title='Opcode' data-type='unsigned int' data-ref="82Opcode">Opcode</dfn> = <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="346">346</th><td>  <b>switch</b> (<a class="local col2 ref" href="#82Opcode" title='Opcode' data-ref="82Opcode">Opcode</a>) {</td></tr>
<tr><th id="347">347</th><td>  <b>default</b>:</td></tr>
<tr><th id="348">348</th><td>    <b>break</b>;</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDWrr</span>:</td></tr>
<tr><th id="351">351</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrr</span>:</td></tr>
<tr><th id="352">352</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrr</span>:</td></tr>
<tr><th id="353">353</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrr</span>:</td></tr>
<tr><th id="354">354</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrr</span>:</td></tr>
<tr><th id="355">355</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrr</span>:</td></tr>
<tr><th id="356">356</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrr</span>:</td></tr>
<tr><th id="357">357</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrr</span>:</td></tr>
<tr><th id="358">358</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDWrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDWrr</span>:</td></tr>
<tr><th id="359">359</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDXrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDXrr</span>:</td></tr>
<tr><th id="360">360</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;BICWrr&apos; in namespace &apos;llvm::AArch64&apos;">BICWrr</span>:</td></tr>
<tr><th id="361">361</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;BICXrr&apos; in namespace &apos;llvm::AArch64&apos;">BICXrr</span>:</td></tr>
<tr><th id="362">362</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDSWrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDSWrr</span>:</td></tr>
<tr><th id="363">363</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDSXrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDSXrr</span>:</td></tr>
<tr><th id="364">364</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;BICSWrr&apos; in namespace &apos;llvm::AArch64&apos;">BICSWrr</span>:</td></tr>
<tr><th id="365">365</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;BICSXrr&apos; in namespace &apos;llvm::AArch64&apos;">BICSXrr</span>:</td></tr>
<tr><th id="366">366</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;EONWrr&apos; in namespace &apos;llvm::AArch64&apos;">EONWrr</span>:</td></tr>
<tr><th id="367">367</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;EONXrr&apos; in namespace &apos;llvm::AArch64&apos;">EONXrr</span>:</td></tr>
<tr><th id="368">368</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;EORWrr&apos; in namespace &apos;llvm::AArch64&apos;">EORWrr</span>:</td></tr>
<tr><th id="369">369</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;EORXrr&apos; in namespace &apos;llvm::AArch64&apos;">EORXrr</span>:</td></tr>
<tr><th id="370">370</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORNWrr&apos; in namespace &apos;llvm::AArch64&apos;">ORNWrr</span>:</td></tr>
<tr><th id="371">371</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORNXrr&apos; in namespace &apos;llvm::AArch64&apos;">ORNXrr</span>:</td></tr>
<tr><th id="372">372</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRWrr&apos; in namespace &apos;llvm::AArch64&apos;">ORRWrr</span>:</td></tr>
<tr><th id="373">373</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRXrr&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrr</span>: {</td></tr>
<tr><th id="374">374</th><td>    <em>unsigned</em> Opcode;</td></tr>
<tr><th id="375">375</th><td>    <b>switch</b> (MI.getOpcode()) {</td></tr>
<tr><th id="376">376</th><td>    <b>default</b>:</td></tr>
<tr><th id="377">377</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="378">378</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDWrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;ADDWrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDWrs</span>; <b>break</b>;</td></tr>
<tr><th id="379">379</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;SUBWrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBWrs</span>; <b>break</b>;</td></tr>
<tr><th id="380">380</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;ADDXrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDXrs</span>; <b>break</b>;</td></tr>
<tr><th id="381">381</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;SUBXrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBXrs</span>; <b>break</b>;</td></tr>
<tr><th id="382">382</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSWrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrr</span>:     Opcode = AArch64::<span class='error' title="no member named &apos;ADDSWrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDSWrs</span>; <b>break</b>;</td></tr>
<tr><th id="383">383</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSWrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrr</span>:     Opcode = AArch64::<span class='error' title="no member named &apos;SUBSWrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrs</span>; <b>break</b>;</td></tr>
<tr><th id="384">384</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDSXrr&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrr</span>:     Opcode = AArch64::<span class='error' title="no member named &apos;ADDSXrs&apos; in namespace &apos;llvm::AArch64&apos;">ADDSXrs</span>; <b>break</b>;</td></tr>
<tr><th id="385">385</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBSXrr&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrr</span>:     Opcode = AArch64::<span class='error' title="no member named &apos;SUBSXrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrs</span>; <b>break</b>;</td></tr>
<tr><th id="386">386</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDWrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDWrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;ANDWrs&apos; in namespace &apos;llvm::AArch64&apos;">ANDWrs</span>; <b>break</b>;</td></tr>
<tr><th id="387">387</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDXrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDXrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;ANDXrs&apos; in namespace &apos;llvm::AArch64&apos;">ANDXrs</span>; <b>break</b>;</td></tr>
<tr><th id="388">388</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;BICWrr&apos; in namespace &apos;llvm::AArch64&apos;">BICWrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;BICWrs&apos; in namespace &apos;llvm::AArch64&apos;">BICWrs</span>; <b>break</b>;</td></tr>
<tr><th id="389">389</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;BICXrr&apos; in namespace &apos;llvm::AArch64&apos;">BICXrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;BICXrs&apos; in namespace &apos;llvm::AArch64&apos;">BICXrs</span>; <b>break</b>;</td></tr>
<tr><th id="390">390</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDSWrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDSWrr</span>:     Opcode = AArch64::<span class='error' title="no member named &apos;ANDSWrs&apos; in namespace &apos;llvm::AArch64&apos;">ANDSWrs</span>; <b>break</b>;</td></tr>
<tr><th id="391">391</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;ANDSXrr&apos; in namespace &apos;llvm::AArch64&apos;">ANDSXrr</span>:     Opcode = AArch64::<span class='error' title="no member named &apos;ANDSXrs&apos; in namespace &apos;llvm::AArch64&apos;">ANDSXrs</span>; <b>break</b>;</td></tr>
<tr><th id="392">392</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;BICSWrr&apos; in namespace &apos;llvm::AArch64&apos;">BICSWrr</span>:     Opcode = AArch64::<span class='error' title="no member named &apos;BICSWrs&apos; in namespace &apos;llvm::AArch64&apos;">BICSWrs</span>; <b>break</b>;</td></tr>
<tr><th id="393">393</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;BICSXrr&apos; in namespace &apos;llvm::AArch64&apos;">BICSXrr</span>:     Opcode = AArch64::<span class='error' title="no member named &apos;BICSXrs&apos; in namespace &apos;llvm::AArch64&apos;">BICSXrs</span>; <b>break</b>;</td></tr>
<tr><th id="394">394</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;EONWrr&apos; in namespace &apos;llvm::AArch64&apos;">EONWrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;EONWrs&apos; in namespace &apos;llvm::AArch64&apos;">EONWrs</span>; <b>break</b>;</td></tr>
<tr><th id="395">395</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;EONXrr&apos; in namespace &apos;llvm::AArch64&apos;">EONXrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;EONXrs&apos; in namespace &apos;llvm::AArch64&apos;">EONXrs</span>; <b>break</b>;</td></tr>
<tr><th id="396">396</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;EORWrr&apos; in namespace &apos;llvm::AArch64&apos;">EORWrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;EORWrs&apos; in namespace &apos;llvm::AArch64&apos;">EORWrs</span>; <b>break</b>;</td></tr>
<tr><th id="397">397</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;EORXrr&apos; in namespace &apos;llvm::AArch64&apos;">EORXrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;EORXrs&apos; in namespace &apos;llvm::AArch64&apos;">EORXrs</span>; <b>break</b>;</td></tr>
<tr><th id="398">398</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;ORNWrr&apos; in namespace &apos;llvm::AArch64&apos;">ORNWrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;ORNWrs&apos; in namespace &apos;llvm::AArch64&apos;">ORNWrs</span>; <b>break</b>;</td></tr>
<tr><th id="399">399</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;ORNXrr&apos; in namespace &apos;llvm::AArch64&apos;">ORNXrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;ORNXrs&apos; in namespace &apos;llvm::AArch64&apos;">ORNXrs</span>; <b>break</b>;</td></tr>
<tr><th id="400">400</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRWrr&apos; in namespace &apos;llvm::AArch64&apos;">ORRWrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;ORRWrs&apos; in namespace &apos;llvm::AArch64&apos;">ORRWrs</span>; <b>break</b>;</td></tr>
<tr><th id="401">401</th><td>    <b>case</b> AArch64::<span class='error' title="no member named &apos;ORRXrr&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrr</span>:      Opcode = AArch64::<span class='error' title="no member named &apos;ORRXrs&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrs</span>; <b>break</b>;</td></tr>
<tr><th id="402">402</th><td>    }</td></tr>
<tr><th id="403">403</th><td>    MachineInstrBuilder MIB1 =</td></tr>
<tr><th id="404">404</th><td>        BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(Opcode),</td></tr>
<tr><th id="405">405</th><td>                MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="406">406</th><td>            .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="407">407</th><td>            .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="408">408</th><td>            .addImm(AArch64_AM::getShifterImm(AArch64_AM::LSL, <var>0</var>));</td></tr>
<tr><th id="409">409</th><td>    transferImpOps(MI, MIB1, MIB1);</td></tr>
<tr><th id="410">410</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="411">411</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="412">412</th><td>  }</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LOADgot&apos; in namespace &apos;llvm::AArch64&apos;">LOADgot</span>: {</td></tr>
<tr><th id="415">415</th><td>    MachineFunction *MF = MBB.getParent();</td></tr>
<tr><th id="416">416</th><td>    <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="417">417</th><td>    <em>const</em> MachineOperand &amp;MO1 = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="418">418</th><td>    <em>unsigned</em> Flags = MO1.getTargetFlags();</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>    <b>if</b> (MF-&gt;getTarget().getCodeModel() == CodeModel::Tiny) {</td></tr>
<tr><th id="421">421</th><td>      <i>// Tiny codemodel expand to LDR</i></td></tr>
<tr><th id="422">422</th><td>      MachineInstrBuilder MIB = BuildMI(MBB, MBBI, MI.getDebugLoc(),</td></tr>
<tr><th id="423">423</th><td>                                        TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;LDRXl&apos; in namespace &apos;llvm::AArch64&apos;">LDRXl</span>), DstReg);</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>      <b>if</b> (MO1.isGlobal()) {</td></tr>
<tr><th id="426">426</th><td>        MIB.addGlobalAddress(MO1.getGlobal(), <var>0</var>, Flags);</td></tr>
<tr><th id="427">427</th><td>      } <b>else</b> <b>if</b> (MO1.isSymbol()) {</td></tr>
<tr><th id="428">428</th><td>        MIB.addExternalSymbol(MO1.getSymbolName(), Flags);</td></tr>
<tr><th id="429">429</th><td>      } <b>else</b> {</td></tr>
<tr><th id="430">430</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO1.isCPI() &amp;&amp; &quot;Only expect globals, externalsymbols, or constant pools&quot;) ? void (0) : __assert_fail (&quot;MO1.isCPI() &amp;&amp; \&quot;Only expect globals, externalsymbols, or constant pools\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp&quot;, 431, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MO1.isCPI() &amp;&amp;</td></tr>
<tr><th id="431">431</th><td>               <q>"Only expect globals, externalsymbols, or constant pools"</q>);</td></tr>
<tr><th id="432">432</th><td>        MIB.addConstantPoolIndex(MO1.getIndex(), MO1.getOffset(), Flags);</td></tr>
<tr><th id="433">433</th><td>      }</td></tr>
<tr><th id="434">434</th><td>    } <b>else</b> {</td></tr>
<tr><th id="435">435</th><td>      <i>// Small codemodel expand into ADRP + LDR.</i></td></tr>
<tr><th id="436">436</th><td>      MachineInstrBuilder MIB1 =</td></tr>
<tr><th id="437">437</th><td>          BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;ADRP&apos; in namespace &apos;llvm::AArch64&apos;">ADRP</span>), DstReg);</td></tr>
<tr><th id="438">438</th><td>      MachineInstrBuilder MIB2 =</td></tr>
<tr><th id="439">439</th><td>          BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>))</td></tr>
<tr><th id="440">440</th><td>              .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="441">441</th><td>              .addReg(DstReg);</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>      <b>if</b> (MO1.isGlobal()) {</td></tr>
<tr><th id="444">444</th><td>        MIB1.addGlobalAddress(MO1.getGlobal(), <var>0</var>, Flags | AArch64II::MO_PAGE);</td></tr>
<tr><th id="445">445</th><td>        MIB2.addGlobalAddress(MO1.getGlobal(), <var>0</var>,</td></tr>
<tr><th id="446">446</th><td>                              Flags | AArch64II::MO_PAGEOFF | AArch64II::MO_NC);</td></tr>
<tr><th id="447">447</th><td>      } <b>else</b> <b>if</b> (MO1.isSymbol()) {</td></tr>
<tr><th id="448">448</th><td>        MIB1.addExternalSymbol(MO1.getSymbolName(), Flags | AArch64II::MO_PAGE);</td></tr>
<tr><th id="449">449</th><td>        MIB2.addExternalSymbol(MO1.getSymbolName(), Flags |</td></tr>
<tr><th id="450">450</th><td>                                                        AArch64II::MO_PAGEOFF |</td></tr>
<tr><th id="451">451</th><td>                                                        AArch64II::MO_NC);</td></tr>
<tr><th id="452">452</th><td>      } <b>else</b> {</td></tr>
<tr><th id="453">453</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO1.isCPI() &amp;&amp; &quot;Only expect globals, externalsymbols, or constant pools&quot;) ? void (0) : __assert_fail (&quot;MO1.isCPI() &amp;&amp; \&quot;Only expect globals, externalsymbols, or constant pools\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp&quot;, 454, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MO1.isCPI() &amp;&amp;</td></tr>
<tr><th id="454">454</th><td>               <q>"Only expect globals, externalsymbols, or constant pools"</q>);</td></tr>
<tr><th id="455">455</th><td>        MIB1.addConstantPoolIndex(MO1.getIndex(), MO1.getOffset(),</td></tr>
<tr><th id="456">456</th><td>                                  Flags | AArch64II::MO_PAGE);</td></tr>
<tr><th id="457">457</th><td>        MIB2.addConstantPoolIndex(MO1.getIndex(), MO1.getOffset(),</td></tr>
<tr><th id="458">458</th><td>                                  Flags | AArch64II::MO_PAGEOFF |</td></tr>
<tr><th id="459">459</th><td>                                      AArch64II::MO_NC);</td></tr>
<tr><th id="460">460</th><td>      }</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>      transferImpOps(MI, MIB1, MIB2);</td></tr>
<tr><th id="463">463</th><td>    }</td></tr>
<tr><th id="464">464</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="465">465</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="466">466</th><td>  }</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVaddr&apos; in namespace &apos;llvm::AArch64&apos;">MOVaddr</span>:</td></tr>
<tr><th id="469">469</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVaddrJT&apos; in namespace &apos;llvm::AArch64&apos;">MOVaddrJT</span>:</td></tr>
<tr><th id="470">470</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVaddrCP&apos; in namespace &apos;llvm::AArch64&apos;">MOVaddrCP</span>:</td></tr>
<tr><th id="471">471</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVaddrBA&apos; in namespace &apos;llvm::AArch64&apos;">MOVaddrBA</span>:</td></tr>
<tr><th id="472">472</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVaddrTLS&apos; in namespace &apos;llvm::AArch64&apos;">MOVaddrTLS</span>:</td></tr>
<tr><th id="473">473</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVaddrEXT&apos; in namespace &apos;llvm::AArch64&apos;">MOVaddrEXT</span>: {</td></tr>
<tr><th id="474">474</th><td>    <i>// Expand into ADRP + ADD.</i></td></tr>
<tr><th id="475">475</th><td>    <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="476">476</th><td>    MachineInstrBuilder MIB1 =</td></tr>
<tr><th id="477">477</th><td>        BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;ADRP&apos; in namespace &apos;llvm::AArch64&apos;">ADRP</span>), DstReg)</td></tr>
<tr><th id="478">478</th><td>            .add(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>    MachineInstrBuilder MIB2 =</td></tr>
<tr><th id="481">481</th><td>        BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>))</td></tr>
<tr><th id="482">482</th><td>            .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="483">483</th><td>            .addReg(DstReg)</td></tr>
<tr><th id="484">484</th><td>            .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="485">485</th><td>            .addImm(<var>0</var>);</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>    transferImpOps(MI, MIB1, MIB2);</td></tr>
<tr><th id="488">488</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="489">489</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="490">490</th><td>  }</td></tr>
<tr><th id="491">491</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDlowTLS&apos; in namespace &apos;llvm::AArch64&apos;">ADDlowTLS</span>:</td></tr>
<tr><th id="492">492</th><td>    <i>// Produce a plain ADD</i></td></tr>
<tr><th id="493">493</th><td>    BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>))</td></tr>
<tr><th id="494">494</th><td>        .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="495">495</th><td>        .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="496">496</th><td>        .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="497">497</th><td>        .addImm(<var>0</var>);</td></tr>
<tr><th id="498">498</th><td>    <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="499">499</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVbaseTLS&apos; in namespace &apos;llvm::AArch64&apos;">MOVbaseTLS</span>: {</td></tr>
<tr><th id="502">502</th><td>    <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="503">503</th><td>    <em>auto</em> SysReg = AArch64SysReg::<span class='error' title="no member named &apos;TPIDR_EL0&apos; in namespace &apos;llvm::AArch64SysReg&apos;">TPIDR_EL0</span>;</td></tr>
<tr><th id="504">504</th><td>    MachineFunction *MF = MBB.getParent();</td></tr>
<tr><th id="505">505</th><td>    <b>if</b> (MF-&gt;getTarget().getTargetTriple().isOSFuchsia() &amp;&amp;</td></tr>
<tr><th id="506">506</th><td>        MF-&gt;getTarget().getCodeModel() == CodeModel::Kernel)</td></tr>
<tr><th id="507">507</th><td>      SysReg = AArch64SysReg::<span class='error' title="no member named &apos;TPIDR_EL1&apos; in namespace &apos;llvm::AArch64SysReg&apos;">TPIDR_EL1</span>;</td></tr>
<tr><th id="508">508</th><td>    <b>else</b> <b>if</b> (MF-&gt;getSubtarget&lt;AArch64Subtarget&gt;().useEL3ForTP())</td></tr>
<tr><th id="509">509</th><td>      SysReg = AArch64SysReg::<span class='error' title="no member named &apos;TPIDR_EL3&apos; in namespace &apos;llvm::AArch64SysReg&apos;">TPIDR_EL3</span>;</td></tr>
<tr><th id="510">510</th><td>    <b>else</b> <b>if</b> (MF-&gt;getSubtarget&lt;AArch64Subtarget&gt;().useEL2ForTP())</td></tr>
<tr><th id="511">511</th><td>      SysReg = AArch64SysReg::<span class='error' title="no member named &apos;TPIDR_EL2&apos; in namespace &apos;llvm::AArch64SysReg&apos;">TPIDR_EL2</span>;</td></tr>
<tr><th id="512">512</th><td>    <b>else</b> <b>if</b> (MF-&gt;getSubtarget&lt;AArch64Subtarget&gt;().useEL1ForTP())</td></tr>
<tr><th id="513">513</th><td>      SysReg = AArch64SysReg::<span class='error' title="no member named &apos;TPIDR_EL1&apos; in namespace &apos;llvm::AArch64SysReg&apos;">TPIDR_EL1</span>;</td></tr>
<tr><th id="514">514</th><td>    BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;MRS&apos; in namespace &apos;llvm::AArch64&apos;">MRS</span>), DstReg)</td></tr>
<tr><th id="515">515</th><td>        .addImm(SysReg);</td></tr>
<tr><th id="516">516</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="517">517</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="518">518</th><td>  }</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVi32imm&apos; in namespace &apos;llvm::AArch64&apos;">MOVi32imm</span>:</td></tr>
<tr><th id="521">521</th><td>    <b>return</b> expandMOVImm(MBB, MBBI, <var>32</var>);</td></tr>
<tr><th id="522">522</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;MOVi64imm&apos; in namespace &apos;llvm::AArch64&apos;">MOVi64imm</span>:</td></tr>
<tr><th id="523">523</th><td>    <b>return</b> expandMOVImm(MBB, MBBI, <var>64</var>);</td></tr>
<tr><th id="524">524</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;RET_ReallyLR&apos; in namespace &apos;llvm::AArch64&apos;">RET_ReallyLR</span>: {</td></tr>
<tr><th id="525">525</th><td>    <i>// Hiding the LR use with RET_ReallyLR may lead to extra kills in the</i></td></tr>
<tr><th id="526">526</th><td><i>    // function and missing live-ins. We are fine in practice because callee</i></td></tr>
<tr><th id="527">527</th><td><i>    // saved register handling ensures the register value is restored before</i></td></tr>
<tr><th id="528">528</th><td><i>    // RET, but we need the undef flag here to appease the MachineVerifier</i></td></tr>
<tr><th id="529">529</th><td><i>    // liveness checks.</i></td></tr>
<tr><th id="530">530</th><td>    MachineInstrBuilder MIB =</td></tr>
<tr><th id="531">531</th><td>        BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;RET&apos; in namespace &apos;llvm::AArch64&apos;">RET</span>))</td></tr>
<tr><th id="532">532</th><td>          .addReg(AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>, RegState::Undef);</td></tr>
<tr><th id="533">533</th><td>    transferImpOps(MI, MIB, MIB);</td></tr>
<tr><th id="534">534</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="535">535</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="536">536</th><td>  }</td></tr>
<tr><th id="537">537</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CMP_SWAP_8&apos; in namespace &apos;llvm::AArch64&apos;">CMP_SWAP_8</span>:</td></tr>
<tr><th id="538">538</th><td>    <b>return</b> expandCMP_SWAP(MBB, MBBI, AArch64::<span class='error' title="no member named &apos;LDAXRB&apos; in namespace &apos;llvm::AArch64&apos;">LDAXRB</span>, AArch64::<span class='error' title="no member named &apos;STLXRB&apos; in namespace &apos;llvm::AArch64&apos;">STLXRB</span>,</td></tr>
<tr><th id="539">539</th><td>                          AArch64::<span class='error' title="no member named &apos;SUBSWrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrx</span>,</td></tr>
<tr><th id="540">540</th><td>                          AArch64_AM::getArithExtendImm(AArch64_AM::UXTB, <var>0</var>),</td></tr>
<tr><th id="541">541</th><td>                          AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>, NextMBBI);</td></tr>
<tr><th id="542">542</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CMP_SWAP_16&apos; in namespace &apos;llvm::AArch64&apos;">CMP_SWAP_16</span>:</td></tr>
<tr><th id="543">543</th><td>    <b>return</b> expandCMP_SWAP(MBB, MBBI, AArch64::<span class='error' title="no member named &apos;LDAXRH&apos; in namespace &apos;llvm::AArch64&apos;">LDAXRH</span>, AArch64::<span class='error' title="no member named &apos;STLXRH&apos; in namespace &apos;llvm::AArch64&apos;">STLXRH</span>,</td></tr>
<tr><th id="544">544</th><td>                          AArch64::<span class='error' title="no member named &apos;SUBSWrx&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrx</span>,</td></tr>
<tr><th id="545">545</th><td>                          AArch64_AM::getArithExtendImm(AArch64_AM::UXTH, <var>0</var>),</td></tr>
<tr><th id="546">546</th><td>                          AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>, NextMBBI);</td></tr>
<tr><th id="547">547</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CMP_SWAP_32&apos; in namespace &apos;llvm::AArch64&apos;">CMP_SWAP_32</span>:</td></tr>
<tr><th id="548">548</th><td>    <b>return</b> expandCMP_SWAP(MBB, MBBI, AArch64::<span class='error' title="no member named &apos;LDAXRW&apos; in namespace &apos;llvm::AArch64&apos;">LDAXRW</span>, AArch64::<span class='error' title="no member named &apos;STLXRW&apos; in namespace &apos;llvm::AArch64&apos;">STLXRW</span>,</td></tr>
<tr><th id="549">549</th><td>                          AArch64::<span class='error' title="no member named &apos;SUBSWrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSWrs</span>,</td></tr>
<tr><th id="550">550</th><td>                          AArch64_AM::getShifterImm(AArch64_AM::LSL, <var>0</var>),</td></tr>
<tr><th id="551">551</th><td>                          AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>, NextMBBI);</td></tr>
<tr><th id="552">552</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CMP_SWAP_64&apos; in namespace &apos;llvm::AArch64&apos;">CMP_SWAP_64</span>:</td></tr>
<tr><th id="553">553</th><td>    <b>return</b> expandCMP_SWAP(MBB, MBBI,</td></tr>
<tr><th id="554">554</th><td>                          AArch64::<span class='error' title="no member named &apos;LDAXRX&apos; in namespace &apos;llvm::AArch64&apos;">LDAXRX</span>, AArch64::<span class='error' title="no member named &apos;STLXRX&apos; in namespace &apos;llvm::AArch64&apos;">STLXRX</span>, AArch64::<span class='error' title="no member named &apos;SUBSXrs&apos; in namespace &apos;llvm::AArch64&apos;">SUBSXrs</span>,</td></tr>
<tr><th id="555">555</th><td>                          AArch64_AM::getShifterImm(AArch64_AM::LSL, <var>0</var>),</td></tr>
<tr><th id="556">556</th><td>                          AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>, NextMBBI);</td></tr>
<tr><th id="557">557</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;CMP_SWAP_128&apos; in namespace &apos;llvm::AArch64&apos;">CMP_SWAP_128</span>:</td></tr>
<tr><th id="558">558</th><td>    <b>return</b> expandCMP_SWAP_128(MBB, MBBI, NextMBBI);</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;AESMCrrTied&apos; in namespace &apos;llvm::AArch64&apos;">AESMCrrTied</span>:</td></tr>
<tr><th id="561">561</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;AESIMCrrTied&apos; in namespace &apos;llvm::AArch64&apos;">AESIMCrrTied</span>: {</td></tr>
<tr><th id="562">562</th><td>    MachineInstrBuilder MIB =</td></tr>
<tr><th id="563">563</th><td>    BuildMI(MBB, MBBI, MI.getDebugLoc(),</td></tr>
<tr><th id="564">564</th><td>            TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(Opcode == AArch64::<span class='error' title="no member named &apos;AESMCrrTied&apos; in namespace &apos;llvm::AArch64&apos;">AESMCrrTied</span> ? AArch64::<span class='error' title="no member named &apos;AESMCrr&apos; in namespace &apos;llvm::AArch64&apos;">AESMCrr</span> :</td></tr>
<tr><th id="565">565</th><td>                                                      AArch64::<span class='error' title="no member named &apos;AESIMCrr&apos; in namespace &apos;llvm::AArch64&apos;">AESIMCrr</span>))</td></tr>
<tr><th id="566">566</th><td>      .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="567">567</th><td>      .add(MI.getOperand(<var>1</var>));</td></tr>
<tr><th id="568">568</th><td>    transferImpOps(MI, MIB, MIB);</td></tr>
<tr><th id="569">569</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="570">570</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="571">571</th><td>   }</td></tr>
<tr><th id="572">572</th><td>  }</td></tr>
<tr><th id="573">573</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="574">574</th><td>}</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64ExpandPseudo9expandMBBERN4llvm17MachineBasicBlockE">/// Iterate over the instructions in basic block MBB and expand any</i></td></tr>
<tr><th id="577">577</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64ExpandPseudo9expandMBBERN4llvm17MachineBasicBlockE">/// pseudo instructions.  Return true if anything was modified.</i></td></tr>
<tr><th id="578">578</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64ExpandPseudo" title='(anonymous namespace)::AArch64ExpandPseudo' data-ref="(anonymousnamespace)::AArch64ExpandPseudo">AArch64ExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64ExpandPseudo9expandMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64ExpandPseudo::expandMBB' data-type='bool (anonymous namespace)::AArch64ExpandPseudo::expandMBB(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudo9expandMBBERN4llvm17MachineBasicBlockE">expandMBB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="83MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="83MBB">MBB</dfn>) {</td></tr>
<tr><th id="579">579</th><td>  <em>bool</em> <dfn class="local col4 decl" id="84Modified" title='Modified' data-type='bool' data-ref="84Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="85MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="85MBBI">MBBI</dfn> = <a class="local col3 ref" href="#83MBB" title='MBB' data-ref="83MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col6 decl" id="86E" title='E' data-type='MachineBasicBlock::iterator' data-ref="86E">E</dfn> = <a class="local col3 ref" href="#83MBB" title='MBB' data-ref="83MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="582">582</th><td>  <b>while</b> (<a class="local col5 ref" href="#85MBBI" title='MBBI' data-ref="85MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#86E" title='E' data-ref="86E">E</a>) {</td></tr>
<tr><th id="583">583</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="87NMBBI" title='NMBBI' data-type='MachineBasicBlock::iterator' data-ref="87NMBBI">NMBBI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#85MBBI" title='MBBI' data-ref="85MBBI">MBBI</a>);</td></tr>
<tr><th id="584">584</th><td>    <a class="local col4 ref" href="#84Modified" title='Modified' data-ref="84Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64ExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::AArch64ExpandPseudo::expandMI' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudo8expandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">expandMI</a>(<span class='refarg'><a class="local col3 ref" href="#83MBB" title='MBB' data-ref="83MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#85MBBI" title='MBBI' data-ref="85MBBI">MBBI</a>, <span class='refarg'><a class="local col7 ref" href="#87NMBBI" title='NMBBI' data-ref="87NMBBI">NMBBI</a></span>);</td></tr>
<tr><th id="585">585</th><td>    <a class="local col5 ref" href="#85MBBI" title='MBBI' data-ref="85MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#87NMBBI" title='NMBBI' data-ref="87NMBBI">NMBBI</a>;</td></tr>
<tr><th id="586">586</th><td>  }</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <b>return</b> <a class="local col4 ref" href="#84Modified" title='Modified' data-ref="84Modified">Modified</a>;</td></tr>
<tr><th id="589">589</th><td>}</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64ExpandPseudo" title='(anonymous namespace)::AArch64ExpandPseudo' data-ref="(anonymousnamespace)::AArch64ExpandPseudo">AArch64ExpandPseudo</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119AArch64ExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64ExpandPseudo::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64ExpandPseudo::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="88MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="88MF">MF</dfn>) {</td></tr>
<tr><th id="592">592</th><td>  TII = <span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::AArch64InstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> AArch64InstrInfo *&gt;(MF.getSubtarget().getInstrInfo());</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>  <em>bool</em> <dfn class="local col9 decl" id="89Modified" title='Modified' data-type='bool' data-ref="89Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="595">595</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="90MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="90MBB">MBB</dfn> : <a class="local col8 ref" href="#88MF" title='MF' data-ref="88MF">MF</a>)</td></tr>
<tr><th id="596">596</th><td>    <a class="local col9 ref" href="#89Modified" title='Modified' data-ref="89Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64ExpandPseudo9expandMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64ExpandPseudo::expandMBB' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudo9expandMBBERN4llvm17MachineBasicBlockE">expandMBB</a>(<span class='refarg'><a class="local col0 ref" href="#90MBB" title='MBB' data-ref="90MBB">MBB</a></span>);</td></tr>
<tr><th id="597">597</th><td>  <b>return</b> <a class="local col9 ref" href="#89Modified" title='Modified' data-ref="89Modified">Modified</a>;</td></tr>
<tr><th id="598">598</th><td>}</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><i class="doc">/// Returns an instance of the pseudo instruction expansion pass.</i></td></tr>
<tr><th id="601">601</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm29createAArch64ExpandPseudoPassEv" title='llvm::createAArch64ExpandPseudoPass' data-ref="_ZN4llvm29createAArch64ExpandPseudoPassEv">createAArch64ExpandPseudoPass</dfn>() {</td></tr>
<tr><th id="602">602</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64ExpandPseudo" title='(anonymous namespace)::AArch64ExpandPseudo' data-ref="(anonymousnamespace)::AArch64ExpandPseudo">AArch64ExpandPseudo</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119AArch64ExpandPseudoC1Ev" title='(anonymous namespace)::AArch64ExpandPseudo::AArch64ExpandPseudo' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64ExpandPseudoC1Ev">(</a>);</td></tr>
<tr><th id="603">603</th><td>}</td></tr>
<tr><th id="604">604</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
