<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: /app/libyaul-wip/libyaul/scu/bus/cpu/cpu/intc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Yaul<span id="projectnumber">&#160;Version 0.3.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('intc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">intc.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) Israel Jacquez</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * See LICENSE for details.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * Israel Jacquez &lt;mrkotfw@gmail.com&gt;</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef _YAUL_CPU_INTC_H_</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define _YAUL_CPU_INTC_H_</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &lt;sys/cdefs.h&gt;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &lt;cpu/registers.h&gt;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &lt;cpu/dual.h&gt;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>__BEGIN_DECLS</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga182da6e00dc06a727a013a7f45222167">   24</a></span><span class="preprocessor">#define CPU_INTC_INTERRUPT_MASTER_BASE  0x0000</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#gaba344807301589cb06ba6405b4ce063f">   26</a></span><span class="preprocessor">#define CPU_INTC_INTERRUPT_SLAVE_BASE   0x0100</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#gaa206ea0422cb66f0c4ff4d072f3a9789">   29</a></span><span class="preprocessor">#define CPU_INTC_PRIORITY_VBLANK_IN             15</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga427a66cb2f1a80dc72ba20c62c153553">   31</a></span><span class="preprocessor">#define CPU_INTC_PRIORITY_VBLANK_OUT            14</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#gad1cebd290b50f5b5413d0309d7a2e96a">   33</a></span><span class="preprocessor">#define CPU_INTC_PRIORITY_HBLANK_IN             13</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga20f664430c58463c264bed3418ca8fca">   35</a></span><span class="preprocessor">#define CPU_INTC_PRIORITY_TIMER_0               12</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#gae37d79da46f39ee4989d35d8a83663c6">   37</a></span><span class="preprocessor">#define CPU_INTC_PRIORITY_TIMER_1               11</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#gaf43b4bbb9067581d8fc55d798e87971a">   39</a></span><span class="preprocessor">#define CPU_INTC_PRIORITY_DSP_END               10</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga833f975129f9f27cec537e585e7a6fc4">   41</a></span><span class="preprocessor">#define CPU_INTC_PRIORITY_SOUND_REQUEST         9</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga972599f22800f749cfc7a38b66abe4a0">   43</a></span><span class="preprocessor">#define CPU_INTC_PRIORITY_SYSTEM_MANAGER        8</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#gae4840faaafe151ffd4742294bc928f27">   45</a></span><span class="preprocessor">#define CPU_INTC_PRIORITY_PAD_INTERRUPT         8</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga3e73105dd948b47c84d74e3b3195549d">   47</a></span><span class="preprocessor">#define CPU_INTC_PRIORITY_LEVEL_2_DMA           6</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#gae3386d4714de63ad243b08cdf1745fc1">   49</a></span><span class="preprocessor">#define CPU_INTC_PRIORITY_LEVEL_1_DMA           6</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#gae64d60cad807744495dc95081e8fdcdc">   51</a></span><span class="preprocessor">#define CPU_INTC_PRIORITY_LEVEL_0_DMA           5</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga274e6f183c69b4717f856363e45ccd0d">   53</a></span><span class="preprocessor">#define CPU_INTC_PRIORITY_DMA_ILLEGAL           3</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga89faf06be1a02c1bf9163dded9d693ad">   55</a></span><span class="preprocessor">#define CPU_INTC_PRIORITY_SPRITE_END            2</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#gaac41bcdeba2bd9e84b2c04f6780e9ed2">   58</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="group__CPU__INTC.html#gaac41bcdeba2bd9e84b2c04f6780e9ed2">cpu_intc_interrupt</a> {</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abf475cdbb5a50aeb790338759c9d2554">   60</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abf475cdbb5a50aeb790338759c9d2554">CPU_INTC_INTERRUPT_POWER_ON_RESET_PC</a>   = 0x00,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2afe70cb63047e12b5a98e2eaf6a3703a0">   62</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2afe70cb63047e12b5a98e2eaf6a3703a0">CPU_INTC_INTERRUPT_POWER_ON_RESET_SP</a>   = 0x01,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad5fe6f3ef79648283cba53a5b13f9c4e">   64</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad5fe6f3ef79648283cba53a5b13f9c4e">CPU_INTC_INTERRUPT_MANUAL_RESET_PC</a>     = 0x02,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2aff40e3383f87016f76853bea32261a32">   66</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2aff40e3383f87016f76853bea32261a32">CPU_INTC_INTERRUPT_MANUAL_RESET_SP</a>     = 0x03,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad66eb6e5766372c8a13721e2058a3c62">   68</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad66eb6e5766372c8a13721e2058a3c62">CPU_INTC_INTERRUPT_ILLEGAL_INSTRUCTION</a> = 0x04,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a7850eae5985481091da1a212b7764704">   70</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a7850eae5985481091da1a212b7764704">CPU_INTC_INTERRUPT_ILLEGAL_SLOT</a>        = 0x06,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a1abc2fa83e1690a95f576c7657e04cf5">   72</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a1abc2fa83e1690a95f576c7657e04cf5">CPU_INTC_INTERRUPT_CPU_ADDRESS_ERROR</a>   = 0x09,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac4f198a49b704296e797724ccfe9b9a3">   74</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac4f198a49b704296e797724ccfe9b9a3">CPU_INTC_INTERRUPT_DMA_ADDRESS_ERROR</a>   = 0x0A,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2acf5b83003de723d2ad16be138412f4e2">   76</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2acf5b83003de723d2ad16be138412f4e2">CPU_INTC_INTERRUPT_NMI</a>                 = 0x0B,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac77d05a22c84f47a7ae630e7ef4ca534">   78</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac77d05a22c84f47a7ae630e7ef4ca534">CPU_INTC_INTERRUPT_UBC</a>                 = 0x0C,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a0b07e46cde2b38a826cc52883c88a5bb">   80</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a0b07e46cde2b38a826cc52883c88a5bb">CPU_INTC_INTERRUPT_BREAK</a>               = 0x20,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a5c764a70882c3984aba8549feae1422a">   82</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a5c764a70882c3984aba8549feae1422a">CPU_INTC_INTERRUPT_NETLINK</a>             = 0x5C,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abd691c26f6d926c4f9d32bad91265113">   84</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abd691c26f6d926c4f9d32bad91265113">CPU_INTC_INTERRUPT_SCI_ERI</a>             = 0x60,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abeab69d42b8e22213da10c39a1f167b1">   86</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abeab69d42b8e22213da10c39a1f167b1">CPU_INTC_INTERRUPT_SCI_RXI</a>             = 0x61,</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a689205615bdbb579ca748922d0b98114">   88</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a689205615bdbb579ca748922d0b98114">CPU_INTC_INTERRUPT_SCI_TXI</a>             = 0x62,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2af07ed08fdc5604ff08649228640b567a">   90</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2af07ed08fdc5604ff08649228640b567a">CPU_INTC_INTERRUPT_SCI_TEI</a>             = 0x63,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a511b7cb4e52cf1d034d0027bf099138b">   92</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a511b7cb4e52cf1d034d0027bf099138b">CPU_INTC_INTERRUPT_FRT_ICI</a>             = 0x64,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a2b62501fada2b17543493dd851bd68d1">   94</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a2b62501fada2b17543493dd851bd68d1">CPU_INTC_INTERRUPT_FRT_OCI</a>             = 0x65,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2aefe38eaee1c95879e3d57dca45086099">   96</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2aefe38eaee1c95879e3d57dca45086099">CPU_INTC_INTERRUPT_FRT_OVI</a>             = 0x66,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a706f716de08a6db23d26f059dfd16a2f">   98</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a706f716de08a6db23d26f059dfd16a2f">CPU_INTC_INTERRUPT_FREE_67</a>             = 0x67,</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a914cac7152324dccdbd69b3d0ba4b885">  100</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a914cac7152324dccdbd69b3d0ba4b885">CPU_INTC_INTERRUPT_WDT_ITI</a>             = 0x68,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ab0929951193179aa3b67133f1cc4d5f3">  102</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ab0929951193179aa3b67133f1cc4d5f3">CPU_INTC_INTERRUPT_BSC</a>                 = 0x69,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac97ffe04f22d3aa53feaf5054b2e8a57">  104</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac97ffe04f22d3aa53feaf5054b2e8a57">CPU_INTC_INTERRUPT_FREE_6A</a>             = 0x6A,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a4f603eea502f6ff94d62e086a2a6a708">  106</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a4f603eea502f6ff94d62e086a2a6a708">CPU_INTC_INTERRUPT_FREE_6B</a>             = 0x6B,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a5c4d4d49edbf87a075b9ad36b5c538a5">  108</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a5c4d4d49edbf87a075b9ad36b5c538a5">CPU_INTC_INTERRUPT_DMAC0</a>               = 0x6C,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a26f2a59640e39636075347b071dfec0d">  110</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a26f2a59640e39636075347b071dfec0d">CPU_INTC_INTERRUPT_DMAC1</a>               = 0x6D,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ae1bb28d5d849e7165601ae4115218117">  112</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ae1bb28d5d849e7165601ae4115218117">CPU_INTC_INTERRUPT_DIVU_OVFI</a>           = 0x6E,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a27c31d78bc3c33571ec3ae88e8ac972d">  114</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a27c31d78bc3c33571ec3ae88e8ac972d">CPU_INTC_INTERRUPT_FREE_6F</a>             = 0x6F,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a22c2ac20c68f31b8abb638497062ae55">  116</a></span>    <a class="code hl_enumvalue" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a22c2ac20c68f31b8abb638497062ae55">CPU_INTC_INTERRUPT_SLAVE_ENTRY</a>         = 0x94,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">  117</a></span>} <a class="code hl_typedef" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a>;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga7a5d1b68c5087e346eba805ff9f368c7">  121</a></span><span class="keyword">typedef</span> void (*<a class="code hl_typedef" href="group__CPU__INTC.html#ga7a5d1b68c5087e346eba805ff9f368c7">cpu_intc_ihr_t</a>)(void);</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga2891fdfca77c50aceef14d4127c94538">  138</a></span><a class="code hl_function" href="group__CPU__INTC.html#ga2891fdfca77c50aceef14d4127c94538">cpu_intc_ihr_set</a>(<a class="code hl_typedef" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a> vector, <a class="code hl_typedef" href="group__CPU__INTC.html#ga7a5d1b68c5087e346eba805ff9f368c7">cpu_intc_ihr_t</a> ihr)</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>{</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    __register <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> * <span class="keyword">const</span> bios_address = (<a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> *)0x06000310;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    ((void (*)(<a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>, void (*)(void)))*bios_address)(vector, ihr);</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>}</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga0a1842c994bf6fab1882e1757f6a5904">  158</a></span><a class="code hl_function" href="group__CPU__INTC.html#ga0a1842c994bf6fab1882e1757f6a5904">cpu_intc_ihr_clear</a>(<a class="code hl_typedef" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a> vector)</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>{</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <a class="code hl_function" href="group__CPU__INTC.html#ga2891fdfca77c50aceef14d4127c94538">cpu_intc_ihr_set</a>(vector, NULL);</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>}</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_typedef" href="group__CPU__INTC.html#ga7a5d1b68c5087e346eba805ff9f368c7">cpu_intc_ihr_t</a> __always_inline</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga4fc306bbfdff1562fa001c589c7f5092">  174</a></span><a class="code hl_function" href="group__CPU__INTC.html#ga4fc306bbfdff1562fa001c589c7f5092">cpu_intc_ihr_get</a>(<a class="code hl_typedef" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a> vector)</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>{</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    __register <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> * <span class="keyword">const</span> bios_address = (<a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> *)0x06000314;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <span class="keywordflow">return</span> ((<span class="keywordtype">void</span> (*(*)(<a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>))(<span class="keywordtype">void</span>))*bios_address)(vector);</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>}</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> __always_inline</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga0db90f7486707a423fcd4baf894d3f67">  185</a></span><a class="code hl_function" href="group__CPU__INTC.html#ga0db90f7486707a423fcd4baf894d3f67">cpu_intc_mask_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>{</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    __register <span class="keyword">const</span> <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> reg_sr = <a class="code hl_function" href="group__CPU__REGISTERS.html#ga8649b997c60c902a9a2fdbc457820064">cpu_reg_sr_get</a>();</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    __register <span class="keyword">const</span> <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> mask = (reg_sr &amp; <a class="code hl_define" href="group__CPU__REGISTERS.html#gaaad2c8295a2578b178750308eab38f76">CPU_SR_I_BITS_MASK</a>) &gt;&gt; 4;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <span class="keywordflow">return</span> mask;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>}</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga11501e22716ca9e43485dfe7907d49df">  197</a></span><a class="code hl_function" href="group__CPU__INTC.html#ga11501e22716ca9e43485dfe7907d49df">cpu_intc_mask_set</a>(<a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> mask)</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>{</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    __register <a class="code hl_typedef" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> reg_sr;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    reg_sr = <a class="code hl_function" href="group__CPU__REGISTERS.html#ga8649b997c60c902a9a2fdbc457820064">cpu_reg_sr_get</a>();</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    reg_sr &amp;= ~CPU_SR_I_BITS_MASK;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    reg_sr |= (mask &lt;&lt; 4) &amp; <a class="code hl_define" href="group__CPU__REGISTERS.html#gaaad2c8295a2578b178750308eab38f76">CPU_SR_I_BITS_MASK</a>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <a class="code hl_function" href="group__CPU__REGISTERS.html#gafc00be7dc69aca33877627b3adc8a37f">cpu_reg_sr_set</a>(reg_sr);</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>}</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_typedef" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a> __always_inline</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga1572927e6d2ff09e2e4f9339e92833c9">  211</a></span><a class="code hl_function" href="group__CPU__INTC.html#ga1572927e6d2ff09e2e4f9339e92833c9">cpu_intc_priority_a_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>{</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#acc98e5cf0ba796eed1be906fe0ca28dc">ipra</a>;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>}</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_typedef" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a> __always_inline</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#gaef6925625a65b7400a428b75f5c27a8f">  221</a></span><a class="code hl_function" href="group__CPU__INTC.html#gaef6925625a65b7400a428b75f5c27a8f">cpu_intc_priority_b_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>{</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ae5ff13d260c29c86fcd177545555c8c2">iprb</a>;</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>}</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga18e6521d0a6d685510383279ada2211f">  232</a></span><a class="code hl_function" href="group__CPU__INTC.html#ga18e6521d0a6d685510383279ada2211f">cpu_intc_priority_a_set</a>(<a class="code hl_typedef" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a> ipra)</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>{</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#acc98e5cf0ba796eed1be906fe0ca28dc">ipra</a> = ipra;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>}</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga66fc65e006c520b1c0f94f0d834d1760">  243</a></span><a class="code hl_function" href="group__CPU__INTC.html#ga66fc65e006c520b1c0f94f0d834d1760">cpu_intc_priority_b_set</a>(<a class="code hl_typedef" href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a> iprb)</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>{</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ae5ff13d260c29c86fcd177545555c8c2">iprb</a> = iprb;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>}</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>__END_DECLS</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#endif </span><span class="comment">/* !_YAUL_CPU_INTC_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga0a1842c994bf6fab1882e1757f6a5904"><div class="ttname"><a href="group__CPU__INTC.html#ga0a1842c994bf6fab1882e1757f6a5904">cpu_intc_ihr_clear</a></div><div class="ttdeci">static void cpu_intc_ihr_clear(cpu_intc_interrupt_t vector)</div><div class="ttdoc">Clear the interrupt handler for the specified CPU related interrupt.</div><div class="ttdef"><b>Definition:</b> intc.h:158</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga0db90f7486707a423fcd4baf894d3f67"><div class="ttname"><a href="group__CPU__INTC.html#ga0db90f7486707a423fcd4baf894d3f67">cpu_intc_mask_get</a></div><div class="ttdeci">static uint8_t cpu_intc_mask_get(void)</div><div class="ttdoc">Obtain the interrupt priority level I mask bits from the sr register.</div><div class="ttdef"><b>Definition:</b> intc.h:185</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga11501e22716ca9e43485dfe7907d49df"><div class="ttname"><a href="group__CPU__INTC.html#ga11501e22716ca9e43485dfe7907d49df">cpu_intc_mask_set</a></div><div class="ttdeci">static void cpu_intc_mask_set(uint8_t mask)</div><div class="ttdoc">Set the interrupt priority level.</div><div class="ttdef"><b>Definition:</b> intc.h:197</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga1572927e6d2ff09e2e4f9339e92833c9"><div class="ttname"><a href="group__CPU__INTC.html#ga1572927e6d2ff09e2e4f9339e92833c9">cpu_intc_priority_a_get</a></div><div class="ttdeci">static uint16_t cpu_intc_priority_a_get(void)</div><div class="ttdoc">Obtain the value of the 2-byte value of the IPRA I/O register.</div><div class="ttdef"><b>Definition:</b> intc.h:211</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga18e6521d0a6d685510383279ada2211f"><div class="ttname"><a href="group__CPU__INTC.html#ga18e6521d0a6d685510383279ada2211f">cpu_intc_priority_a_set</a></div><div class="ttdeci">static void cpu_intc_priority_a_set(uint16_t ipra)</div><div class="ttdoc">Write a 2-byte value to the IPRA I/O register.</div><div class="ttdef"><b>Definition:</b> intc.h:232</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga2891fdfca77c50aceef14d4127c94538"><div class="ttname"><a href="group__CPU__INTC.html#ga2891fdfca77c50aceef14d4127c94538">cpu_intc_ihr_set</a></div><div class="ttdeci">static void cpu_intc_ihr_set(cpu_intc_interrupt_t vector, cpu_intc_ihr_t ihr)</div><div class="ttdoc">Set the interrupt handler for the specified CPU related interrupt.</div><div class="ttdef"><b>Definition:</b> intc.h:138</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga4fc306bbfdff1562fa001c589c7f5092"><div class="ttname"><a href="group__CPU__INTC.html#ga4fc306bbfdff1562fa001c589c7f5092">cpu_intc_ihr_get</a></div><div class="ttdeci">static cpu_intc_ihr_t cpu_intc_ihr_get(cpu_intc_interrupt_t vector)</div><div class="ttdoc">Obtain the interrupt handler for the specified CPU related interrupt.</div><div class="ttdef"><b>Definition:</b> intc.h:174</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga66fc65e006c520b1c0f94f0d834d1760"><div class="ttname"><a href="group__CPU__INTC.html#ga66fc65e006c520b1c0f94f0d834d1760">cpu_intc_priority_b_set</a></div><div class="ttdeci">static void cpu_intc_priority_b_set(uint16_t iprb)</div><div class="ttdoc">Write a 2-byte value to the IPRB I/O register.</div><div class="ttdef"><b>Definition:</b> intc.h:243</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga7a5d1b68c5087e346eba805ff9f368c7"><div class="ttname"><a href="group__CPU__INTC.html#ga7a5d1b68c5087e346eba805ff9f368c7">cpu_intc_ihr_t</a></div><div class="ttdeci">void(* cpu_intc_ihr_t)(void)</div><div class="ttdoc">Callback type.</div><div class="ttdef"><b>Definition:</b> intc.h:121</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga7f9cda3c9f657fc6017e4a5a0fd98443"><div class="ttname"><a href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a></div><div class="ttdeci">enum cpu_intc_interrupt cpu_intc_interrupt_t</div><div class="ttdoc">Interrupt vectors.</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_gaac41bcdeba2bd9e84b2c04f6780e9ed2"><div class="ttname"><a href="group__CPU__INTC.html#gaac41bcdeba2bd9e84b2c04f6780e9ed2">cpu_intc_interrupt</a></div><div class="ttdeci">cpu_intc_interrupt</div><div class="ttdoc">Interrupt vectors.</div><div class="ttdef"><b>Definition:</b> intc.h:58</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_gaef6925625a65b7400a428b75f5c27a8f"><div class="ttname"><a href="group__CPU__INTC.html#gaef6925625a65b7400a428b75f5c27a8f">cpu_intc_priority_b_get</a></div><div class="ttdeci">static uint16_t cpu_intc_priority_b_get(void)</div><div class="ttdoc">Obtain the value of the 2-byte value of the IPRB I/O register.</div><div class="ttdef"><b>Definition:</b> intc.h:221</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a0b07e46cde2b38a826cc52883c88a5bb"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a0b07e46cde2b38a826cc52883c88a5bb">CPU_INTC_INTERRUPT_BREAK</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_BREAK</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:80</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a1abc2fa83e1690a95f576c7657e04cf5"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a1abc2fa83e1690a95f576c7657e04cf5">CPU_INTC_INTERRUPT_CPU_ADDRESS_ERROR</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_CPU_ADDRESS_ERROR</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:72</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a22c2ac20c68f31b8abb638497062ae55"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a22c2ac20c68f31b8abb638497062ae55">CPU_INTC_INTERRUPT_SLAVE_ENTRY</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_SLAVE_ENTRY</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:116</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a26f2a59640e39636075347b071dfec0d"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a26f2a59640e39636075347b071dfec0d">CPU_INTC_INTERRUPT_DMAC1</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_DMAC1</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:110</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a27c31d78bc3c33571ec3ae88e8ac972d"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a27c31d78bc3c33571ec3ae88e8ac972d">CPU_INTC_INTERRUPT_FREE_6F</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_FREE_6F</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:114</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a2b62501fada2b17543493dd851bd68d1"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a2b62501fada2b17543493dd851bd68d1">CPU_INTC_INTERRUPT_FRT_OCI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_FRT_OCI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:94</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a4f603eea502f6ff94d62e086a2a6a708"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a4f603eea502f6ff94d62e086a2a6a708">CPU_INTC_INTERRUPT_FREE_6B</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_FREE_6B</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:106</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a511b7cb4e52cf1d034d0027bf099138b"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a511b7cb4e52cf1d034d0027bf099138b">CPU_INTC_INTERRUPT_FRT_ICI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_FRT_ICI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:92</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a5c4d4d49edbf87a075b9ad36b5c538a5"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a5c4d4d49edbf87a075b9ad36b5c538a5">CPU_INTC_INTERRUPT_DMAC0</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_DMAC0</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:108</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a5c764a70882c3984aba8549feae1422a"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a5c764a70882c3984aba8549feae1422a">CPU_INTC_INTERRUPT_NETLINK</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_NETLINK</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:82</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a689205615bdbb579ca748922d0b98114"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a689205615bdbb579ca748922d0b98114">CPU_INTC_INTERRUPT_SCI_TXI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_SCI_TXI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:88</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a706f716de08a6db23d26f059dfd16a2f"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a706f716de08a6db23d26f059dfd16a2f">CPU_INTC_INTERRUPT_FREE_67</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_FREE_67</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:98</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a7850eae5985481091da1a212b7764704"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a7850eae5985481091da1a212b7764704">CPU_INTC_INTERRUPT_ILLEGAL_SLOT</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_ILLEGAL_SLOT</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:70</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a914cac7152324dccdbd69b3d0ba4b885"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a914cac7152324dccdbd69b3d0ba4b885">CPU_INTC_INTERRUPT_WDT_ITI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_WDT_ITI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:100</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2ab0929951193179aa3b67133f1cc4d5f3"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ab0929951193179aa3b67133f1cc4d5f3">CPU_INTC_INTERRUPT_BSC</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_BSC</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:102</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2abd691c26f6d926c4f9d32bad91265113"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abd691c26f6d926c4f9d32bad91265113">CPU_INTC_INTERRUPT_SCI_ERI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_SCI_ERI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:84</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2abeab69d42b8e22213da10c39a1f167b1"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abeab69d42b8e22213da10c39a1f167b1">CPU_INTC_INTERRUPT_SCI_RXI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_SCI_RXI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:86</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2abf475cdbb5a50aeb790338759c9d2554"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abf475cdbb5a50aeb790338759c9d2554">CPU_INTC_INTERRUPT_POWER_ON_RESET_PC</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_POWER_ON_RESET_PC</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:60</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac4f198a49b704296e797724ccfe9b9a3"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac4f198a49b704296e797724ccfe9b9a3">CPU_INTC_INTERRUPT_DMA_ADDRESS_ERROR</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_DMA_ADDRESS_ERROR</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:74</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac77d05a22c84f47a7ae630e7ef4ca534"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac77d05a22c84f47a7ae630e7ef4ca534">CPU_INTC_INTERRUPT_UBC</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_UBC</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:78</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac97ffe04f22d3aa53feaf5054b2e8a57"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac97ffe04f22d3aa53feaf5054b2e8a57">CPU_INTC_INTERRUPT_FREE_6A</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_FREE_6A</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:104</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2acf5b83003de723d2ad16be138412f4e2"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2acf5b83003de723d2ad16be138412f4e2">CPU_INTC_INTERRUPT_NMI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_NMI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:76</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad5fe6f3ef79648283cba53a5b13f9c4e"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad5fe6f3ef79648283cba53a5b13f9c4e">CPU_INTC_INTERRUPT_MANUAL_RESET_PC</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_MANUAL_RESET_PC</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:64</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad66eb6e5766372c8a13721e2058a3c62"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad66eb6e5766372c8a13721e2058a3c62">CPU_INTC_INTERRUPT_ILLEGAL_INSTRUCTION</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_ILLEGAL_INSTRUCTION</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:68</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2ae1bb28d5d849e7165601ae4115218117"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ae1bb28d5d849e7165601ae4115218117">CPU_INTC_INTERRUPT_DIVU_OVFI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_DIVU_OVFI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:112</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2aefe38eaee1c95879e3d57dca45086099"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2aefe38eaee1c95879e3d57dca45086099">CPU_INTC_INTERRUPT_FRT_OVI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_FRT_OVI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:96</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2af07ed08fdc5604ff08649228640b567a"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2af07ed08fdc5604ff08649228640b567a">CPU_INTC_INTERRUPT_SCI_TEI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_SCI_TEI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:90</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2afe70cb63047e12b5a98e2eaf6a3703a0"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2afe70cb63047e12b5a98e2eaf6a3703a0">CPU_INTC_INTERRUPT_POWER_ON_RESET_SP</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_POWER_ON_RESET_SP</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:62</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2aff40e3383f87016f76853bea32261a32"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2aff40e3383f87016f76853bea32261a32">CPU_INTC_INTERRUPT_MANUAL_RESET_SP</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_MANUAL_RESET_SP</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:66</div></div>
<div class="ttc" id="agroup__CPU__REGISTERS_html_ga8649b997c60c902a9a2fdbc457820064"><div class="ttname"><a href="group__CPU__REGISTERS.html#ga8649b997c60c902a9a2fdbc457820064">cpu_reg_sr_get</a></div><div class="ttdeci">static uint32_t cpu_reg_sr_get(void)</div><div class="ttdoc">Obtain the 32-bit value of the sr register.</div><div class="ttdef"><b>Definition:</b> registers.h:267</div></div>
<div class="ttc" id="agroup__CPU__REGISTERS_html_gaaad2c8295a2578b178750308eab38f76"><div class="ttname"><a href="group__CPU__REGISTERS.html#gaaad2c8295a2578b178750308eab38f76">CPU_SR_I_BITS_MASK</a></div><div class="ttdeci">#define CPU_SR_I_BITS_MASK</div><div class="ttdoc">CPU sr register I bits are used for the interrupt mask bits.</div><div class="ttdef"><b>Definition:</b> registers.h:25</div></div>
<div class="ttc" id="agroup__CPU__REGISTERS_html_gafc00be7dc69aca33877627b3adc8a37f"><div class="ttname"><a href="group__CPU__REGISTERS.html#gafc00be7dc69aca33877627b3adc8a37f">cpu_reg_sr_set</a></div><div class="ttdeci">static void cpu_reg_sr_set(uint32_t reg_sr)</div><div class="ttdoc">Set the sr register.</div><div class="ttdef"><b>Definition:</b> registers.h:251</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__AREAS_html_ga01d1e3f3d77a0675f75fb889bbff33dd"><div class="ttname"><a href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a></div><div class="ttdeci">#define CPU_IOREG_BASE</div><div class="ttdoc">Base CPU address, for use with cpu_ioregs.</div><div class="ttdef"><b>Definition:</b> map.h:24</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_acc98e5cf0ba796eed1be906fe0ca28dc"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#acc98e5cf0ba796eed1be906fe0ca28dc">cpu_ioregs::ipra</a></div><div class="ttdeci">uint16_t ipra</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:165</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_ae5ff13d260c29c86fcd177545555c8c2"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ae5ff13d260c29c86fcd177545555c8c2">cpu_ioregs::iprb</a></div><div class="ttdeci">uint16_t iprb</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:100</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_structcpu__ioregs"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a></div><div class="ttdoc">CPU I/O register map.</div><div class="ttdef"><b>Definition:</b> map.h:48</div></div>
<div class="ttc" id="agroup__STD__LIBC_html_ga06896e8c53f721507066c079052171f8"><div class="ttname"><a href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></div><div class="ttdeci">unsigned long uint32_t</div><div class="ttdoc">Not yet documented.</div><div class="ttdef"><b>Definition:</b> libc.dox:30</div></div>
<div class="ttc" id="agroup__STD__LIBC_html_ga273cf69d639a59973b6019625df33e30"><div class="ttname"><a href="group__STD__LIBC.html#ga273cf69d639a59973b6019625df33e30">uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdoc">Not yet documented.</div><div class="ttdef"><b>Definition:</b> libc.dox:26</div></div>
<div class="ttc" id="agroup__STD__LIBC_html_gae1affc9ca37cfb624959c866a73f83c2"><div class="ttname"><a href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdoc">Not yet documented.</div><div class="ttdef"><b>Definition:</b> libc.dox:22</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_0b06da645fc2a0790bef2524b233a8db.html">libyaul-wip</a></li><li class="navelem"><a class="el" href="dir_13bdadb75430f29999b6ac47b9b5059e.html">libyaul</a></li><li class="navelem"><a class="el" href="dir_9fa2f5cc017b101137f2537b5cc33d78.html">scu</a></li><li class="navelem"><a class="el" href="dir_76bc36d0c269b635b68fb1462e25ebcc.html">bus</a></li><li class="navelem"><a class="el" href="dir_82121fb08dbef338e707976488af940a.html">cpu</a></li><li class="navelem"><a class="el" href="dir_4560dec671e08939b4c88eea0d0ec535.html">cpu</a></li><li class="navelem"><b>intc.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
