# XCPU
> Work for computer architecture.

High performance pipeline CPU, RISCV arch
- RV32I(lab1)
- Exception and interrupt supported(lab2)
- Forwarding(lab1)
- Branch prediction(lab3)
- L1 cache(lab4)
- Out-of-order execution(lab5)
