ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Src/main.c"
  18              		.section	.text.TIM2_IRQHandler,"ax",%progbits
  19              		.align	1
  20              		.global	TIM2_IRQHandler
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	TIM2_IRQHandler:
  26              	.LFB41:
   1:Src/main.c    **** /**
   2:Src/main.c    ****   *
   3:Src/main.c    ****   * Brandon Mouser
   4:Src/main.c    ****   * U0962682
   5:Src/main.c    ****   *
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   * File Name          : main.c
   8:Src/main.c    ****   * Description        : Main program body
   9:Src/main.c    ****   ******************************************************************************
  10:Src/main.c    ****   ** This notice applies to any and all portions of this file
  11:Src/main.c    ****   * that are not between comment pairs USER CODE BEGIN and
  12:Src/main.c    ****   * USER CODE END. Other portions of this file, whether
  13:Src/main.c    ****   * inserted by the user or by software development tools
  14:Src/main.c    ****   * are owned by their respective copyright owners.
  15:Src/main.c    ****   *
  16:Src/main.c    ****   * COPYRIGHT(c) 2018 STMicroelectronics
  17:Src/main.c    ****   *
  18:Src/main.c    ****   * Redistribution and use in source and binary forms, with or without modification,
  19:Src/main.c    ****   * are permitted provided that the following conditions are met:
  20:Src/main.c    ****   *   1. Redistributions of source code must retain the above copyright notice,
  21:Src/main.c    ****   *      this list of conditions and the following disclaimer.
  22:Src/main.c    ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  23:Src/main.c    ****   *      this list of conditions and the following disclaimer in the documentation
  24:Src/main.c    ****   *      and/or other materials provided with the distribution.
  25:Src/main.c    ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  26:Src/main.c    ****   *      may be used to endorse or promote products derived from this software
  27:Src/main.c    ****   *      without specific prior written permission.
  28:Src/main.c    ****   *
  29:Src/main.c    ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  30:Src/main.c    ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  31:Src/main.c    ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  32:Src/main.c    ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 2


  33:Src/main.c    ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  34:Src/main.c    ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  35:Src/main.c    ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  36:Src/main.c    ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  37:Src/main.c    ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  38:Src/main.c    ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  39:Src/main.c    ****   *
  40:Src/main.c    ****   ******************************************************************************
  41:Src/main.c    ****   */
  42:Src/main.c    **** 
  43:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  44:Src/main.c    **** #include "main.h"
  45:Src/main.c    **** #include "stm32f0xx_hal.h"
  46:Src/main.c    **** void _Error_Handler(char * file, int line);
  47:Src/main.c    **** 
  48:Src/main.c    **** /* USER CODE BEGIN Includes */
  49:Src/main.c    **** 
  50:Src/main.c    **** /* USER CODE END Includes */
  51:Src/main.c    **** 
  52:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  53:Src/main.c    **** 
  54:Src/main.c    **** /* USER CODE BEGIN PV */
  55:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  56:Src/main.c    **** 
  57:Src/main.c    **** /* USER CODE END PV */
  58:Src/main.c    **** 
  59:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  60:Src/main.c    **** void SystemClock_Config(void);
  61:Src/main.c    **** void TIM2_IRQHandler(void);
  62:Src/main.c    **** // void TIM3_IRQHandler(void);
  63:Src/main.c    **** 
  64:Src/main.c    **** /* USER CODE BEGIN PFP */
  65:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  66:Src/main.c    **** 
  67:Src/main.c    **** /* USER CODE END PFP */
  68:Src/main.c    **** 
  69:Src/main.c    **** /* USER CODE BEGIN 0 */
  70:Src/main.c    **** 
  71:Src/main.c    **** /* USER CODE END 0 */
  72:Src/main.c    **** 
  73:Src/main.c    **** /**
  74:Src/main.c    ****   * @brief  The application entry point.
  75:Src/main.c    ****   * @retval int
  76:Src/main.c    ****   */
  77:Src/main.c    **** int main(void)
  78:Src/main.c    **** {
  79:Src/main.c    **** 	HAL_Init(); // Reset of all peripherals, init the Flash and Systick
  80:Src/main.c    **** 	SystemClock_Config(); //Configure the system clock
  81:Src/main.c    **** 
  82:Src/main.c    **** 	__HAL_RCC_GPIOC_CLK_ENABLE(); // Enable the GPIOC clock in the RCC
  83:Src/main.c    **** 	//RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
  84:Src/main.c    **** 	__HAL_RCC_TIM2_CLK_ENABLE(); // Enable timer 2 peripheral
  85:Src/main.c    ****   __HAL_RCC_TIM3_CLK_ENABLE(); // Enable timer 3 peripheral
  86:Src/main.c    **** 	// Set up a configuration struct to pass to the initialization function
  87:Src/main.c    **** 	GPIO_InitTypeDef initStr = {GPIO_PIN_6 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9,
  88:Src/main.c    **** 	GPIO_MODE_OUTPUT_PP,
  89:Src/main.c    **** 	GPIO_SPEED_FREQ_LOW,
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 3


  90:Src/main.c    **** 	GPIO_NOPULL};
  91:Src/main.c    **** 	HAL_GPIO_Init(GPIOC, &initStr); // Initialize pins PC6,7,8 & PC9
  92:Src/main.c    **** 	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET); // Start PC8 high (orange)
  93:Src/main.c    **** 
  94:Src/main.c    **** 	// *********** Setting parameters *********** //
  95:Src/main.c    **** 	uint32_t timer_freq = 8000000;
  96:Src/main.c    **** 	uint32_t target_freq_tim2 = 4; //target frequency for timer 2
  97:Src/main.c    ****   uint32_t target_freq_tim3 = 800; //target frequency for timer 3
  98:Src/main.c    **** 	uint32_t psc = 7999;
  99:Src/main.c    **** 	//Set psc and arr for TIM2
 100:Src/main.c    **** 	TIM2->PSC = 7999;
 101:Src/main.c    **** 	TIM2->ARR = 250;
 102:Src/main.c    ****   //Set psc and arr for TIM3
 103:Src/main.c    ****   // TIM3->PSC = 7;
 104:Src/main.c    **** 	TIM3->ARR = 10000;
 105:Src/main.c    **** 	// enable update interrupt ONLY for TIM2
 106:Src/main.c    **** 	TIM2->DIER |= TIM_DIER_UIE;
 107:Src/main.c    **** 	// configure and enable/start timers
 108:Src/main.c    **** 	TIM2->CR1 |= (1 << 0);
 109:Src/main.c    **** 
 110:Src/main.c    ****   // *********** â€” Configuring Timer 3 Channels to PWM Mode - *********** //
 111:Src/main.c    ****   // 1) For CC1S and CC2S, set channels to output -- 00: CC1/2 channel is configured as output
 112:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 0); 
 113:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 1);
 114:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 8); 
 115:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 9); 
 116:Src/main.c    ****   // 2) OC1M -> Set Output Channel 1 to PWM Mode 2
 117:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 4); // clear bit 4
 118:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 5); // clear bit 5
 119:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 6); // clear bit 6
 120:Src/main.c    ****   // 111: PWM mode 2 (bits 4-6)
 121:Src/main.c    ****   TIM3->CCMR1 |=(1 << 4); 
 122:Src/main.c    ****   TIM3->CCMR1 |=(1 << 5); 
 123:Src/main.c    ****   TIM3->CCMR1 |=(1 << 6); 
 124:Src/main.c    ****   // OC2M -> Set Output Channel 2 to PWM Mode 2
 125:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 12); // clear bit 12
 126:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 13); // clear bit 13
 127:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 14); // clear bit 14
 128:Src/main.c    ****   // 111: PWM mode 2 (bits 12-14)
 129:Src/main.c    ****   TIM3->CCMR1 |= (1 << 12); 
 130:Src/main.c    ****   TIM3->CCMR1 |= (1 << 13); 
 131:Src/main.c    ****   TIM3->CCMR1 |= (1 << 14); 
 132:Src/main.c    ****   // 3) Enable output compare preload for both channels (TIM_CCMR1_OC1PE) for Channel 1 (TIM_CCMR1_
 133:Src/main.c    ****   TIM3->CCMR1 |= (1 << 3);
 134:Src/main.c    ****   TIM3->CCMR1 |= (1 << 11);
 135:Src/main.c    ****   // 4) Set the output enable bits for channels 1 & 2 in the CCER register
 136:Src/main.c    ****   TIM3->CCER |= (1 << 0); // channel 1 (bit 0)
 137:Src/main.c    ****   TIM3->CCER |= (1 << 4); // channel 2 (bit 4)
 138:Src/main.c    ****   // 5) Set the capture/compare registers (CCRx) for both channels to 20% of your ARR value
 139:Src/main.c    **** 	TIM3->CCR1 = 2000; //change this to see rate changes on Analog Discovery 2
 140:Src/main.c    ****   TIM3->CCR2 = 3000; //change this to see rate changes on Analog Discovery 2
 141:Src/main.c    ****   // Enable Timer 3
 142:Src/main.c    ****   TIM3->CR1 |= (1 << 0);
 143:Src/main.c    ****   // *********** â€” Configuring Timer 3 Channels to PWM Mode - *********** //
 144:Src/main.c    **** 
 145:Src/main.c    ****   // **** Alternate Function **** //
 146:Src/main.c    ****   //PC6 = TIM3_CH1 (AF0)
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 4


 147:Src/main.c    ****   //PC7 = TIM3_CH2 (AF0)
 148:Src/main.c    ****   // Clear Red MODER6 and then set to alternate (10)
 149:Src/main.c    ****   GPIOC->MODER &= ~(1<< 12); //clear bits
 150:Src/main.c    ****   GPIOC->MODER &= ~(1<< 13); //clear bits
 151:Src/main.c    ****   GPIOC->MODER |= (1<< 13); // set to alternate
 152:Src/main.c    ****   // Clear Blue MODER7 and then set to alternate (10)
 153:Src/main.c    ****   GPIOC->MODER &= ~(1<< 14); //clear bit
 154:Src/main.c    ****   GPIOC->MODER &= ~(1<< 15); //clear bit
 155:Src/main.c    ****   GPIOC->MODER |= (1<< 15); //set to alternate
 156:Src/main.c    ****   // Assign AF0 to PC6 and PC7
 157:Src/main.c    ****   // For AF0, you simply ensure the AF register bits for PC6 and PC7 are cleared
 158:Src/main.c    ****   GPIOC->AFR[0] |= (0 << GPIO_AFRL_AFRL0_Pos); // Clear AF0 register (0000)
 159:Src/main.c    **** 
 160:Src/main.c    **** 	//*****Enable and Set Priority of the TIM2 Interrupt*****************//
 161:Src/main.c    **** 	//Enable the selected EXTI interrupt that references timer 2
 162:Src/main.c    **** 	NVIC_EnableIRQ(TIM2_IRQn);
 163:Src/main.c    **** 	//Set the priority for the interrupt to 2
 164:Src/main.c    **** 	NVIC_SetPriority(TIM2_IRQn, 2);
 165:Src/main.c    **** 	
 166:Src/main.c    **** 	
 167:Src/main.c    **** 	while (1) {
 168:Src/main.c    **** 	}
 169:Src/main.c    **** }
 170:Src/main.c    **** 
 171:Src/main.c    **** /**
 172:Src/main.c    **** * TIM2 Interrupt Handler
 173:Src/main.c    **** */
 174:Src/main.c    **** void TIM2_IRQHandler(){
  27              		.loc 1 174 23 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
 175:Src/main.c    **** 	//toggle green and orange
 176:Src/main.c    **** 	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8); 
  36              		.loc 1 176 2 view .LVU1
  37 0002 8021     		movs	r1, #128
  38 0004 084C     		ldr	r4, .L2
  39 0006 4900     		lsls	r1, r1, #1
  40 0008 2000     		movs	r0, r4
  41 000a FFF7FEFF 		bl	HAL_GPIO_TogglePin
  42              	.LVL0:
 177:Src/main.c    ****   HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_9); 
  43              		.loc 1 177 3 view .LVU2
  44 000e 8021     		movs	r1, #128
  45 0010 8900     		lsls	r1, r1, #2
  46 0012 2000     		movs	r0, r4
  47 0014 FFF7FEFF 		bl	HAL_GPIO_TogglePin
  48              	.LVL1:
 178:Src/main.c    **** 	// clear pending register
 179:Src/main.c    **** 	TIM2->SR &= ~(TIM_SR_UIF);
  49              		.loc 1 179 2 view .LVU3
  50              		.loc 1 179 6 is_stmt 0 view .LVU4
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 5


  51 0018 8022     		movs	r2, #128
  52 001a D205     		lsls	r2, r2, #23
  53 001c 1369     		ldr	r3, [r2, #16]
  54              		.loc 1 179 11 view .LVU5
  55 001e 0121     		movs	r1, #1
  56 0020 8B43     		bics	r3, r1
  57 0022 1361     		str	r3, [r2, #16]
 180:Src/main.c    **** }
  58              		.loc 1 180 1 view .LVU6
  59              		@ sp needed
  60 0024 10BD     		pop	{r4, pc}
  61              	.L3:
  62 0026 C046     		.align	2
  63              	.L2:
  64 0028 00080048 		.word	1207961600
  65              		.cfi_endproc
  66              	.LFE41:
  68              		.section	.text._Error_Handler,"ax",%progbits
  69              		.align	1
  70              		.global	_Error_Handler
  71              		.syntax unified
  72              		.code	16
  73              		.thumb_func
  75              	_Error_Handler:
  76              	.LFB43:
 181:Src/main.c    **** 
 182:Src/main.c    **** /** System Clock Configuration
 183:Src/main.c    **** */
 184:Src/main.c    **** void SystemClock_Config(void)
 185:Src/main.c    **** {
 186:Src/main.c    **** 
 187:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct;
 188:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
 189:Src/main.c    **** 
 190:Src/main.c    ****     /**Initializes the CPU, AHB and APB busses clocks
 191:Src/main.c    ****     */
 192:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 193:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 194:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 195:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 196:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 197:Src/main.c    ****   {
 198:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 199:Src/main.c    ****   }
 200:Src/main.c    **** 
 201:Src/main.c    ****     /**Initializes the CPU, AHB and APB busses clocks
 202:Src/main.c    ****     */
 203:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 204:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1;
 205:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 206:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 207:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 208:Src/main.c    **** 
 209:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 210:Src/main.c    ****   {
 211:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 212:Src/main.c    ****   }
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 6


 213:Src/main.c    **** 
 214:Src/main.c    ****     /**Configure the Systick interrupt time
 215:Src/main.c    ****     */
 216:Src/main.c    ****   HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 217:Src/main.c    **** 
 218:Src/main.c    ****     /**Configure the Systick
 219:Src/main.c    ****     */
 220:Src/main.c    ****   HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 221:Src/main.c    **** 
 222:Src/main.c    ****   /* SysTick_IRQn interrupt configuration */
 223:Src/main.c    ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 224:Src/main.c    **** }
 225:Src/main.c    **** 
 226:Src/main.c    **** /* USER CODE BEGIN 4 */
 227:Src/main.c    **** 
 228:Src/main.c    **** /* USER CODE END 4 */
 229:Src/main.c    **** 
 230:Src/main.c    **** /**
 231:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 232:Src/main.c    ****   * @param  None
 233:Src/main.c    ****   * @retval None
 234:Src/main.c    ****   */
 235:Src/main.c    **** void _Error_Handler(char * file, int line)
 236:Src/main.c    **** {
  77              		.loc 1 236 1 is_stmt 1 view -0
  78              		.cfi_startproc
  79              		@ Volatile: function does not return.
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		@ link register save eliminated.
  83              	.LVL2:
  84              	.L5:
 237:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 238:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 239:Src/main.c    ****   while(1)
  85              		.loc 1 239 3 view .LVU8
 240:Src/main.c    ****   {
 241:Src/main.c    ****   }
  86              		.loc 1 241 3 view .LVU9
 239:Src/main.c    ****   {
  87              		.loc 1 239 8 view .LVU10
  88 0000 FEE7     		b	.L5
  89              		.cfi_endproc
  90              	.LFE43:
  92              		.section	.rodata.SystemClock_Config.str1.4,"aMS",%progbits,1
  93              		.align	2
  94              	.LC0:
  95 0000 5372632F 		.ascii	"Src/main.c\000"
  95      6D61696E 
  95      2E6300
  96              		.global	__aeabi_uidiv
  97              		.section	.text.SystemClock_Config,"ax",%progbits
  98              		.align	1
  99              		.global	SystemClock_Config
 100              		.syntax unified
 101              		.code	16
 102              		.thumb_func
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 7


 104              	SystemClock_Config:
 105              	.LFB42:
 185:Src/main.c    **** 
 106              		.loc 1 185 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 72
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110 0000 00B5     		push	{lr}
 111              	.LCFI1:
 112              		.cfi_def_cfa_offset 4
 113              		.cfi_offset 14, -4
 114 0002 93B0     		sub	sp, sp, #76
 115              	.LCFI2:
 116              		.cfi_def_cfa_offset 80
 187:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
 117              		.loc 1 187 3 view .LVU12
 188:Src/main.c    **** 
 118              		.loc 1 188 3 view .LVU13
 192:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 119              		.loc 1 192 3 view .LVU14
 192:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 120              		.loc 1 192 36 is_stmt 0 view .LVU15
 121 0004 0223     		movs	r3, #2
 122 0006 0593     		str	r3, [sp, #20]
 193:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 123              		.loc 1 193 3 is_stmt 1 view .LVU16
 193:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 124              		.loc 1 193 30 is_stmt 0 view .LVU17
 125 0008 013B     		subs	r3, r3, #1
 126 000a 0893     		str	r3, [sp, #32]
 194:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 127              		.loc 1 194 3 is_stmt 1 view .LVU18
 194:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 128              		.loc 1 194 41 is_stmt 0 view .LVU19
 129 000c 0F33     		adds	r3, r3, #15
 130 000e 0993     		str	r3, [sp, #36]
 195:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 131              		.loc 1 195 3 is_stmt 1 view .LVU20
 195:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 132              		.loc 1 195 34 is_stmt 0 view .LVU21
 133 0010 0023     		movs	r3, #0
 134 0012 0E93     		str	r3, [sp, #56]
 196:Src/main.c    ****   {
 135              		.loc 1 196 3 is_stmt 1 view .LVU22
 196:Src/main.c    ****   {
 136              		.loc 1 196 7 is_stmt 0 view .LVU23
 137 0014 05A8     		add	r0, sp, #20
 138 0016 FFF7FEFF 		bl	HAL_RCC_OscConfig
 139              	.LVL3:
 196:Src/main.c    ****   {
 140              		.loc 1 196 6 discriminator 1 view .LVU24
 141 001a 0028     		cmp	r0, #0
 142 001c 1ED1     		bne	.L9
 203:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1;
 143              		.loc 1 203 3 is_stmt 1 view .LVU25
 203:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1;
 144              		.loc 1 203 31 is_stmt 0 view .LVU26
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 8


 145 001e 0723     		movs	r3, #7
 146 0020 0193     		str	r3, [sp, #4]
 205:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 147              		.loc 1 205 3 is_stmt 1 view .LVU27
 205:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 148              		.loc 1 205 34 is_stmt 0 view .LVU28
 149 0022 0023     		movs	r3, #0
 150 0024 0293     		str	r3, [sp, #8]
 206:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 151              		.loc 1 206 3 is_stmt 1 view .LVU29
 206:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 152              		.loc 1 206 35 is_stmt 0 view .LVU30
 153 0026 0393     		str	r3, [sp, #12]
 207:Src/main.c    **** 
 154              		.loc 1 207 3 is_stmt 1 view .LVU31
 207:Src/main.c    **** 
 155              		.loc 1 207 36 is_stmt 0 view .LVU32
 156 0028 0493     		str	r3, [sp, #16]
 209:Src/main.c    ****   {
 157              		.loc 1 209 3 is_stmt 1 view .LVU33
 209:Src/main.c    ****   {
 158              		.loc 1 209 7 is_stmt 0 view .LVU34
 159 002a 0021     		movs	r1, #0
 160 002c 01A8     		add	r0, sp, #4
 161 002e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 162              	.LVL4:
 209:Src/main.c    ****   {
 163              		.loc 1 209 6 discriminator 1 view .LVU35
 164 0032 0028     		cmp	r0, #0
 165 0034 16D1     		bne	.L10
 216:Src/main.c    **** 
 166              		.loc 1 216 3 is_stmt 1 view .LVU36
 216:Src/main.c    **** 
 167              		.loc 1 216 22 is_stmt 0 view .LVU37
 168 0036 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 169              	.LVL5:
 216:Src/main.c    **** 
 170              		.loc 1 216 3 discriminator 1 view .LVU38
 171 003a FA21     		movs	r1, #250
 172 003c 8900     		lsls	r1, r1, #2
 173 003e FFF7FEFF 		bl	__aeabi_uidiv
 174              	.LVL6:
 175 0042 FFF7FEFF 		bl	HAL_SYSTICK_Config
 176              	.LVL7:
 220:Src/main.c    **** 
 177              		.loc 1 220 3 is_stmt 1 view .LVU39
 178 0046 0420     		movs	r0, #4
 179 0048 FFF7FEFF 		bl	HAL_SYSTICK_CLKSourceConfig
 180              	.LVL8:
 223:Src/main.c    **** }
 181              		.loc 1 223 3 view .LVU40
 182 004c 0120     		movs	r0, #1
 183 004e 0022     		movs	r2, #0
 184 0050 0021     		movs	r1, #0
 185 0052 4042     		rsbs	r0, r0, #0
 186 0054 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 187              	.LVL9:
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 9


 224:Src/main.c    **** 
 188              		.loc 1 224 1 is_stmt 0 view .LVU41
 189 0058 13B0     		add	sp, sp, #76
 190              		@ sp needed
 191 005a 00BD     		pop	{pc}
 192              	.L9:
 198:Src/main.c    ****   }
 193              		.loc 1 198 5 is_stmt 1 view .LVU42
 194 005c 0348     		ldr	r0, .L11
 195 005e C621     		movs	r1, #198
 196 0060 FFF7FEFF 		bl	_Error_Handler
 197              	.LVL10:
 198              	.L10:
 211:Src/main.c    ****   }
 199              		.loc 1 211 5 view .LVU43
 200 0064 0148     		ldr	r0, .L11
 201 0066 D321     		movs	r1, #211
 202 0068 FFF7FEFF 		bl	_Error_Handler
 203              	.LVL11:
 204              	.L12:
 205              		.align	2
 206              	.L11:
 207 006c 00000000 		.word	.LC0
 208              		.cfi_endproc
 209              	.LFE42:
 211              		.section	.text.main,"ax",%progbits
 212              		.align	1
 213              		.global	main
 214              		.syntax unified
 215              		.code	16
 216              		.thumb_func
 218              	main:
 219              	.LFB40:
  78:Src/main.c    **** 	HAL_Init(); // Reset of all peripherals, init the Flash and Systick
 220              		.loc 1 78 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 32
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 225              	.LCFI3:
 226              		.cfi_def_cfa_offset 20
 227              		.cfi_offset 4, -20
 228              		.cfi_offset 5, -16
 229              		.cfi_offset 6, -12
 230              		.cfi_offset 7, -8
 231              		.cfi_offset 14, -4
 232 0002 CE46     		mov	lr, r9
 233 0004 4746     		mov	r7, r8
 234 0006 80B5     		push	{r7, lr}
 235              	.LCFI4:
 236              		.cfi_def_cfa_offset 28
 237              		.cfi_offset 8, -28
 238              		.cfi_offset 9, -24
 239 0008 89B0     		sub	sp, sp, #36
 240              	.LCFI5:
 241              		.cfi_def_cfa_offset 64
  79:Src/main.c    **** 	SystemClock_Config(); //Configure the system clock
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 10


 242              		.loc 1 79 2 view .LVU45
 243 000a FFF7FEFF 		bl	HAL_Init
 244              	.LVL12:
  80:Src/main.c    **** 
 245              		.loc 1 80 2 view .LVU46
 246 000e FFF7FEFF 		bl	SystemClock_Config
 247              	.LVL13:
  82:Src/main.c    **** 	//RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 248              		.loc 1 82 2 view .LVU47
 249              	.LBB9:
  82:Src/main.c    **** 	//RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 250              		.loc 1 82 2 view .LVU48
  82:Src/main.c    **** 	//RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 251              		.loc 1 82 2 view .LVU49
 252 0012 5D4B     		ldr	r3, .L15
 253 0014 5A69     		ldr	r2, [r3, #20]
 254 0016 8021     		movs	r1, #128
 255 0018 0903     		lsls	r1, r1, #12
 256 001a 0A43     		orrs	r2, r1
 257 001c 5A61     		str	r2, [r3, #20]
  82:Src/main.c    **** 	//RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 258              		.loc 1 82 2 view .LVU50
 259 001e 5A69     		ldr	r2, [r3, #20]
 260 0020 0A40     		ands	r2, r1
 261 0022 0092     		str	r2, [sp]
  82:Src/main.c    **** 	//RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 262              		.loc 1 82 2 view .LVU51
 263 0024 009A     		ldr	r2, [sp]
 264              	.LBE9:
  82:Src/main.c    **** 	//RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 265              		.loc 1 82 2 view .LVU52
  84:Src/main.c    ****   __HAL_RCC_TIM3_CLK_ENABLE(); // Enable timer 3 peripheral
 266              		.loc 1 84 2 view .LVU53
 267              	.LBB10:
  84:Src/main.c    ****   __HAL_RCC_TIM3_CLK_ENABLE(); // Enable timer 3 peripheral
 268              		.loc 1 84 2 view .LVU54
  84:Src/main.c    ****   __HAL_RCC_TIM3_CLK_ENABLE(); // Enable timer 3 peripheral
 269              		.loc 1 84 2 view .LVU55
 270 0026 DA69     		ldr	r2, [r3, #28]
 271 0028 0125     		movs	r5, #1
 272 002a 2A43     		orrs	r2, r5
 273 002c DA61     		str	r2, [r3, #28]
  84:Src/main.c    ****   __HAL_RCC_TIM3_CLK_ENABLE(); // Enable timer 3 peripheral
 274              		.loc 1 84 2 view .LVU56
 275 002e DA69     		ldr	r2, [r3, #28]
 276 0030 2A40     		ands	r2, r5
 277 0032 0192     		str	r2, [sp, #4]
  84:Src/main.c    ****   __HAL_RCC_TIM3_CLK_ENABLE(); // Enable timer 3 peripheral
 278              		.loc 1 84 2 view .LVU57
 279 0034 019A     		ldr	r2, [sp, #4]
 280              	.LBE10:
  84:Src/main.c    ****   __HAL_RCC_TIM3_CLK_ENABLE(); // Enable timer 3 peripheral
 281              		.loc 1 84 2 view .LVU58
  85:Src/main.c    **** 	// Set up a configuration struct to pass to the initialization function
 282              		.loc 1 85 3 view .LVU59
 283              	.LBB11:
  85:Src/main.c    **** 	// Set up a configuration struct to pass to the initialization function
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 11


 284              		.loc 1 85 3 view .LVU60
  85:Src/main.c    **** 	// Set up a configuration struct to pass to the initialization function
 285              		.loc 1 85 3 view .LVU61
 286 0036 DA69     		ldr	r2, [r3, #28]
 287 0038 0226     		movs	r6, #2
 288 003a 3243     		orrs	r2, r6
 289 003c DA61     		str	r2, [r3, #28]
  85:Src/main.c    **** 	// Set up a configuration struct to pass to the initialization function
 290              		.loc 1 85 3 view .LVU62
 291 003e DB69     		ldr	r3, [r3, #28]
 292 0040 3340     		ands	r3, r6
 293 0042 0293     		str	r3, [sp, #8]
  85:Src/main.c    **** 	// Set up a configuration struct to pass to the initialization function
 294              		.loc 1 85 3 view .LVU63
 295 0044 029B     		ldr	r3, [sp, #8]
 296              	.LBE11:
  85:Src/main.c    **** 	// Set up a configuration struct to pass to the initialization function
 297              		.loc 1 85 3 view .LVU64
  87:Src/main.c    **** 	GPIO_MODE_OUTPUT_PP,
 298              		.loc 1 87 2 view .LVU65
  87:Src/main.c    **** 	GPIO_MODE_OUTPUT_PP,
 299              		.loc 1 87 19 is_stmt 0 view .LVU66
 300 0046 1422     		movs	r2, #20
 301 0048 0021     		movs	r1, #0
 302 004a 03A8     		add	r0, sp, #12
 303 004c FFF7FEFF 		bl	memset
 304              	.LVL14:
 305 0050 F023     		movs	r3, #240
 306 0052 9B00     		lsls	r3, r3, #2
 307 0054 0393     		str	r3, [sp, #12]
 308 0056 0495     		str	r5, [sp, #16]
  91:Src/main.c    **** 	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET); // Start PC8 high (orange)
 309              		.loc 1 91 2 is_stmt 1 view .LVU67
 310 0058 4C4C     		ldr	r4, .L15+4
 311 005a 03A9     		add	r1, sp, #12
 312 005c 2000     		movs	r0, r4
 313 005e FFF7FEFF 		bl	HAL_GPIO_Init
 314              	.LVL15:
  92:Src/main.c    **** 
 315              		.loc 1 92 2 view .LVU68
 316 0062 8021     		movs	r1, #128
 317 0064 0122     		movs	r2, #1
 318 0066 4900     		lsls	r1, r1, #1
 319 0068 2000     		movs	r0, r4
 320 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 321              	.LVL16:
  95:Src/main.c    **** 	uint32_t target_freq_tim2 = 4; //target frequency for timer 2
 322              		.loc 1 95 2 view .LVU69
  96:Src/main.c    ****   uint32_t target_freq_tim3 = 800; //target frequency for timer 3
 323              		.loc 1 96 2 view .LVU70
  97:Src/main.c    **** 	uint32_t psc = 7999;
 324              		.loc 1 97 3 view .LVU71
  98:Src/main.c    **** 	//Set psc and arr for TIM2
 325              		.loc 1 98 2 view .LVU72
 100:Src/main.c    **** 	TIM2->ARR = 250;
 326              		.loc 1 100 2 view .LVU73
 100:Src/main.c    **** 	TIM2->ARR = 250;
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 12


 327              		.loc 1 100 12 is_stmt 0 view .LVU74
 328 006e 8022     		movs	r2, #128
 329 0070 D205     		lsls	r2, r2, #23
 330 0072 474B     		ldr	r3, .L15+8
 331 0074 9362     		str	r3, [r2, #40]
 101:Src/main.c    ****   //Set psc and arr for TIM3
 332              		.loc 1 101 2 is_stmt 1 view .LVU75
 101:Src/main.c    ****   //Set psc and arr for TIM3
 333              		.loc 1 101 12 is_stmt 0 view .LVU76
 334 0076 FA23     		movs	r3, #250
 335 0078 D362     		str	r3, [r2, #44]
 104:Src/main.c    **** 	// enable update interrupt ONLY for TIM2
 336              		.loc 1 104 2 is_stmt 1 view .LVU77
 104:Src/main.c    **** 	// enable update interrupt ONLY for TIM2
 337              		.loc 1 104 12 is_stmt 0 view .LVU78
 338 007a 464B     		ldr	r3, .L15+12
 339 007c 4649     		ldr	r1, .L15+16
 340 007e D962     		str	r1, [r3, #44]
 106:Src/main.c    **** 	// configure and enable/start timers
 341              		.loc 1 106 2 is_stmt 1 view .LVU79
 106:Src/main.c    **** 	// configure and enable/start timers
 342              		.loc 1 106 6 is_stmt 0 view .LVU80
 343 0080 D168     		ldr	r1, [r2, #12]
 106:Src/main.c    **** 	// configure and enable/start timers
 344              		.loc 1 106 13 view .LVU81
 345 0082 2943     		orrs	r1, r5
 346 0084 D160     		str	r1, [r2, #12]
 108:Src/main.c    **** 
 347              		.loc 1 108 2 is_stmt 1 view .LVU82
 108:Src/main.c    **** 
 348              		.loc 1 108 6 is_stmt 0 view .LVU83
 349 0086 1168     		ldr	r1, [r2]
 108:Src/main.c    **** 
 350              		.loc 1 108 12 view .LVU84
 351 0088 2943     		orrs	r1, r5
 352 008a 1160     		str	r1, [r2]
 112:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 1);
 353              		.loc 1 112 3 is_stmt 1 view .LVU85
 112:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 1);
 354              		.loc 1 112 7 is_stmt 0 view .LVU86
 355 008c 9A69     		ldr	r2, [r3, #24]
 112:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 1);
 356              		.loc 1 112 15 view .LVU87
 357 008e AA43     		bics	r2, r5
 358 0090 9A61     		str	r2, [r3, #24]
 113:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 8); 
 359              		.loc 1 113 3 is_stmt 1 view .LVU88
 113:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 8); 
 360              		.loc 1 113 7 is_stmt 0 view .LVU89
 361 0092 9A69     		ldr	r2, [r3, #24]
 113:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 8); 
 362              		.loc 1 113 15 view .LVU90
 363 0094 B243     		bics	r2, r6
 364 0096 9A61     		str	r2, [r3, #24]
 114:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 9); 
 365              		.loc 1 114 3 is_stmt 1 view .LVU91
 114:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 9); 
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 13


 366              		.loc 1 114 7 is_stmt 0 view .LVU92
 367 0098 9A69     		ldr	r2, [r3, #24]
 114:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 9); 
 368              		.loc 1 114 15 view .LVU93
 369 009a 4049     		ldr	r1, .L15+20
 370 009c 0A40     		ands	r2, r1
 371 009e 9A61     		str	r2, [r3, #24]
 115:Src/main.c    ****   // 2) OC1M -> Set Output Channel 1 to PWM Mode 2
 372              		.loc 1 115 3 is_stmt 1 view .LVU94
 115:Src/main.c    ****   // 2) OC1M -> Set Output Channel 1 to PWM Mode 2
 373              		.loc 1 115 7 is_stmt 0 view .LVU95
 374 00a0 9A69     		ldr	r2, [r3, #24]
 115:Src/main.c    ****   // 2) OC1M -> Set Output Channel 1 to PWM Mode 2
 375              		.loc 1 115 15 view .LVU96
 376 00a2 3F49     		ldr	r1, .L15+24
 377 00a4 0A40     		ands	r2, r1
 378 00a6 9A61     		str	r2, [r3, #24]
 117:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 5); // clear bit 5
 379              		.loc 1 117 3 is_stmt 1 view .LVU97
 117:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 5); // clear bit 5
 380              		.loc 1 117 7 is_stmt 0 view .LVU98
 381 00a8 9A69     		ldr	r2, [r3, #24]
 117:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 5); // clear bit 5
 382              		.loc 1 117 15 view .LVU99
 383 00aa 1027     		movs	r7, #16
 384 00ac BA43     		bics	r2, r7
 385 00ae 9A61     		str	r2, [r3, #24]
 118:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 6); // clear bit 6
 386              		.loc 1 118 3 is_stmt 1 view .LVU100
 118:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 6); // clear bit 6
 387              		.loc 1 118 7 is_stmt 0 view .LVU101
 388 00b0 9A69     		ldr	r2, [r3, #24]
 118:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 6); // clear bit 6
 389              		.loc 1 118 15 view .LVU102
 390 00b2 2020     		movs	r0, #32
 391 00b4 8243     		bics	r2, r0
 392 00b6 9A61     		str	r2, [r3, #24]
 119:Src/main.c    ****   // 111: PWM mode 2 (bits 4-6)
 393              		.loc 1 119 3 is_stmt 1 view .LVU103
 119:Src/main.c    ****   // 111: PWM mode 2 (bits 4-6)
 394              		.loc 1 119 7 is_stmt 0 view .LVU104
 395 00b8 9A69     		ldr	r2, [r3, #24]
 119:Src/main.c    ****   // 111: PWM mode 2 (bits 4-6)
 396              		.loc 1 119 15 view .LVU105
 397 00ba 4021     		movs	r1, #64
 398 00bc 8A43     		bics	r2, r1
 399 00be 9A61     		str	r2, [r3, #24]
 121:Src/main.c    ****   TIM3->CCMR1 |=(1 << 5); 
 400              		.loc 1 121 3 is_stmt 1 view .LVU106
 121:Src/main.c    ****   TIM3->CCMR1 |=(1 << 5); 
 401              		.loc 1 121 7 is_stmt 0 view .LVU107
 402 00c0 9A69     		ldr	r2, [r3, #24]
 121:Src/main.c    ****   TIM3->CCMR1 |=(1 << 5); 
 403              		.loc 1 121 15 view .LVU108
 404 00c2 3A43     		orrs	r2, r7
 405 00c4 9A61     		str	r2, [r3, #24]
 122:Src/main.c    ****   TIM3->CCMR1 |=(1 << 6); 
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 14


 406              		.loc 1 122 3 is_stmt 1 view .LVU109
 122:Src/main.c    ****   TIM3->CCMR1 |=(1 << 6); 
 407              		.loc 1 122 7 is_stmt 0 view .LVU110
 408 00c6 9A69     		ldr	r2, [r3, #24]
 122:Src/main.c    ****   TIM3->CCMR1 |=(1 << 6); 
 409              		.loc 1 122 15 view .LVU111
 410 00c8 0243     		orrs	r2, r0
 411 00ca 9A61     		str	r2, [r3, #24]
 123:Src/main.c    ****   // OC2M -> Set Output Channel 2 to PWM Mode 2
 412              		.loc 1 123 3 is_stmt 1 view .LVU112
 123:Src/main.c    ****   // OC2M -> Set Output Channel 2 to PWM Mode 2
 413              		.loc 1 123 7 is_stmt 0 view .LVU113
 414 00cc 9A69     		ldr	r2, [r3, #24]
 123:Src/main.c    ****   // OC2M -> Set Output Channel 2 to PWM Mode 2
 415              		.loc 1 123 15 view .LVU114
 416 00ce 0A43     		orrs	r2, r1
 417 00d0 9A61     		str	r2, [r3, #24]
 125:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 13); // clear bit 13
 418              		.loc 1 125 3 is_stmt 1 view .LVU115
 125:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 13); // clear bit 13
 419              		.loc 1 125 7 is_stmt 0 view .LVU116
 420 00d2 9A69     		ldr	r2, [r3, #24]
 125:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 13); // clear bit 13
 421              		.loc 1 125 15 view .LVU117
 422 00d4 3349     		ldr	r1, .L15+28
 423 00d6 8C46     		mov	ip, r1
 424 00d8 0A40     		ands	r2, r1
 425 00da 9A61     		str	r2, [r3, #24]
 126:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 14); // clear bit 14
 426              		.loc 1 126 3 is_stmt 1 view .LVU118
 126:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 14); // clear bit 14
 427              		.loc 1 126 7 is_stmt 0 view .LVU119
 428 00dc 9A69     		ldr	r2, [r3, #24]
 126:Src/main.c    ****   TIM3->CCMR1 &= ~(1 << 14); // clear bit 14
 429              		.loc 1 126 15 view .LVU120
 430 00de 324E     		ldr	r6, .L15+32
 431 00e0 3240     		ands	r2, r6
 432 00e2 9A61     		str	r2, [r3, #24]
 127:Src/main.c    ****   // 111: PWM mode 2 (bits 12-14)
 433              		.loc 1 127 3 is_stmt 1 view .LVU121
 127:Src/main.c    ****   // 111: PWM mode 2 (bits 12-14)
 434              		.loc 1 127 7 is_stmt 0 view .LVU122
 435 00e4 9A69     		ldr	r2, [r3, #24]
 127:Src/main.c    ****   // 111: PWM mode 2 (bits 12-14)
 436              		.loc 1 127 15 view .LVU123
 437 00e6 3148     		ldr	r0, .L15+36
 438 00e8 0240     		ands	r2, r0
 439 00ea 9A61     		str	r2, [r3, #24]
 129:Src/main.c    ****   TIM3->CCMR1 |= (1 << 13); 
 440              		.loc 1 129 3 is_stmt 1 view .LVU124
 129:Src/main.c    ****   TIM3->CCMR1 |= (1 << 13); 
 441              		.loc 1 129 7 is_stmt 0 view .LVU125
 442 00ec 9969     		ldr	r1, [r3, #24]
 129:Src/main.c    ****   TIM3->CCMR1 |= (1 << 13); 
 443              		.loc 1 129 15 view .LVU126
 444 00ee 8022     		movs	r2, #128
 445 00f0 5201     		lsls	r2, r2, #5
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 15


 446 00f2 0A43     		orrs	r2, r1
 447 00f4 9A61     		str	r2, [r3, #24]
 130:Src/main.c    ****   TIM3->CCMR1 |= (1 << 14); 
 448              		.loc 1 130 3 is_stmt 1 view .LVU127
 130:Src/main.c    ****   TIM3->CCMR1 |= (1 << 14); 
 449              		.loc 1 130 7 is_stmt 0 view .LVU128
 450 00f6 9969     		ldr	r1, [r3, #24]
 130:Src/main.c    ****   TIM3->CCMR1 |= (1 << 14); 
 451              		.loc 1 130 15 view .LVU129
 452 00f8 8022     		movs	r2, #128
 453 00fa 9201     		lsls	r2, r2, #6
 454 00fc 9146     		mov	r9, r2
 455 00fe 1143     		orrs	r1, r2
 456 0100 9961     		str	r1, [r3, #24]
 131:Src/main.c    ****   // 3) Enable output compare preload for both channels (TIM_CCMR1_OC1PE) for Channel 1 (TIM_CCMR1_
 457              		.loc 1 131 3 is_stmt 1 view .LVU130
 131:Src/main.c    ****   // 3) Enable output compare preload for both channels (TIM_CCMR1_OC1PE) for Channel 1 (TIM_CCMR1_
 458              		.loc 1 131 7 is_stmt 0 view .LVU131
 459 0102 9969     		ldr	r1, [r3, #24]
 460 0104 8846     		mov	r8, r1
 131:Src/main.c    ****   // 3) Enable output compare preload for both channels (TIM_CCMR1_OC1PE) for Channel 1 (TIM_CCMR1_
 461              		.loc 1 131 15 view .LVU132
 462 0106 8021     		movs	r1, #128
 463 0108 C901     		lsls	r1, r1, #7
 464 010a 4246     		mov	r2, r8
 465 010c 1143     		orrs	r1, r2
 466 010e 9961     		str	r1, [r3, #24]
 133:Src/main.c    ****   TIM3->CCMR1 |= (1 << 11);
 467              		.loc 1 133 3 is_stmt 1 view .LVU133
 133:Src/main.c    ****   TIM3->CCMR1 |= (1 << 11);
 468              		.loc 1 133 7 is_stmt 0 view .LVU134
 469 0110 9969     		ldr	r1, [r3, #24]
 133:Src/main.c    ****   TIM3->CCMR1 |= (1 << 11);
 470              		.loc 1 133 15 view .LVU135
 471 0112 0822     		movs	r2, #8
 472 0114 1143     		orrs	r1, r2
 473 0116 9961     		str	r1, [r3, #24]
 134:Src/main.c    ****   // 4) Set the output enable bits for channels 1 & 2 in the CCER register
 474              		.loc 1 134 3 is_stmt 1 view .LVU136
 134:Src/main.c    ****   // 4) Set the output enable bits for channels 1 & 2 in the CCER register
 475              		.loc 1 134 7 is_stmt 0 view .LVU137
 476 0118 9A69     		ldr	r2, [r3, #24]
 134:Src/main.c    ****   // 4) Set the output enable bits for channels 1 & 2 in the CCER register
 477              		.loc 1 134 15 view .LVU138
 478 011a 8021     		movs	r1, #128
 479 011c 0901     		lsls	r1, r1, #4
 480 011e 1143     		orrs	r1, r2
 481 0120 9961     		str	r1, [r3, #24]
 136:Src/main.c    ****   TIM3->CCER |= (1 << 4); // channel 2 (bit 4)
 482              		.loc 1 136 3 is_stmt 1 view .LVU139
 136:Src/main.c    ****   TIM3->CCER |= (1 << 4); // channel 2 (bit 4)
 483              		.loc 1 136 7 is_stmt 0 view .LVU140
 484 0122 196A     		ldr	r1, [r3, #32]
 136:Src/main.c    ****   TIM3->CCER |= (1 << 4); // channel 2 (bit 4)
 485              		.loc 1 136 14 view .LVU141
 486 0124 2943     		orrs	r1, r5
 487 0126 1962     		str	r1, [r3, #32]
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 16


 137:Src/main.c    ****   // 5) Set the capture/compare registers (CCRx) for both channels to 20% of your ARR value
 488              		.loc 1 137 3 is_stmt 1 view .LVU142
 137:Src/main.c    ****   // 5) Set the capture/compare registers (CCRx) for both channels to 20% of your ARR value
 489              		.loc 1 137 7 is_stmt 0 view .LVU143
 490 0128 196A     		ldr	r1, [r3, #32]
 137:Src/main.c    ****   // 5) Set the capture/compare registers (CCRx) for both channels to 20% of your ARR value
 491              		.loc 1 137 14 view .LVU144
 492 012a 3943     		orrs	r1, r7
 493 012c 1962     		str	r1, [r3, #32]
 139:Src/main.c    ****   TIM3->CCR2 = 3000; //change this to see rate changes on Analog Discovery 2
 494              		.loc 1 139 2 is_stmt 1 view .LVU145
 139:Src/main.c    ****   TIM3->CCR2 = 3000; //change this to see rate changes on Analog Discovery 2
 495              		.loc 1 139 13 is_stmt 0 view .LVU146
 496 012e FA21     		movs	r1, #250
 497 0130 C900     		lsls	r1, r1, #3
 498 0132 5963     		str	r1, [r3, #52]
 140:Src/main.c    ****   // Enable Timer 3
 499              		.loc 1 140 3 is_stmt 1 view .LVU147
 140:Src/main.c    ****   // Enable Timer 3
 500              		.loc 1 140 14 is_stmt 0 view .LVU148
 501 0134 1E49     		ldr	r1, .L15+40
 502 0136 9963     		str	r1, [r3, #56]
 142:Src/main.c    ****   // *********** â€” Configuring Timer 3 Channels to PWM Mode - *********** //
 503              		.loc 1 142 3 is_stmt 1 view .LVU149
 142:Src/main.c    ****   // *********** â€” Configuring Timer 3 Channels to PWM Mode - *********** //
 504              		.loc 1 142 7 is_stmt 0 view .LVU150
 505 0138 1968     		ldr	r1, [r3]
 142:Src/main.c    ****   // *********** â€” Configuring Timer 3 Channels to PWM Mode - *********** //
 506              		.loc 1 142 13 view .LVU151
 507 013a 2943     		orrs	r1, r5
 508 013c 1960     		str	r1, [r3]
 149:Src/main.c    ****   GPIOC->MODER &= ~(1<< 13); //clear bits
 509              		.loc 1 149 3 is_stmt 1 view .LVU152
 149:Src/main.c    ****   GPIOC->MODER &= ~(1<< 13); //clear bits
 510              		.loc 1 149 8 is_stmt 0 view .LVU153
 511 013e 2368     		ldr	r3, [r4]
 149:Src/main.c    ****   GPIOC->MODER &= ~(1<< 13); //clear bits
 512              		.loc 1 149 16 view .LVU154
 513 0140 6246     		mov	r2, ip
 514 0142 1340     		ands	r3, r2
 515 0144 2360     		str	r3, [r4]
 150:Src/main.c    ****   GPIOC->MODER |= (1<< 13); // set to alternate
 516              		.loc 1 150 3 is_stmt 1 view .LVU155
 150:Src/main.c    ****   GPIOC->MODER |= (1<< 13); // set to alternate
 517              		.loc 1 150 8 is_stmt 0 view .LVU156
 518 0146 2368     		ldr	r3, [r4]
 150:Src/main.c    ****   GPIOC->MODER |= (1<< 13); // set to alternate
 519              		.loc 1 150 16 view .LVU157
 520 0148 3340     		ands	r3, r6
 521 014a 2360     		str	r3, [r4]
 151:Src/main.c    ****   // Clear Blue MODER7 and then set to alternate (10)
 522              		.loc 1 151 3 is_stmt 1 view .LVU158
 151:Src/main.c    ****   // Clear Blue MODER7 and then set to alternate (10)
 523              		.loc 1 151 8 is_stmt 0 view .LVU159
 524 014c 2368     		ldr	r3, [r4]
 151:Src/main.c    ****   // Clear Blue MODER7 and then set to alternate (10)
 525              		.loc 1 151 16 view .LVU160
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 17


 526 014e 4A46     		mov	r2, r9
 527 0150 1A43     		orrs	r2, r3
 528 0152 2260     		str	r2, [r4]
 153:Src/main.c    ****   GPIOC->MODER &= ~(1<< 15); //clear bit
 529              		.loc 1 153 3 is_stmt 1 view .LVU161
 153:Src/main.c    ****   GPIOC->MODER &= ~(1<< 15); //clear bit
 530              		.loc 1 153 8 is_stmt 0 view .LVU162
 531 0154 2368     		ldr	r3, [r4]
 153:Src/main.c    ****   GPIOC->MODER &= ~(1<< 15); //clear bit
 532              		.loc 1 153 16 view .LVU163
 533 0156 0340     		ands	r3, r0
 534 0158 2360     		str	r3, [r4]
 154:Src/main.c    ****   GPIOC->MODER |= (1<< 15); //set to alternate
 535              		.loc 1 154 3 is_stmt 1 view .LVU164
 154:Src/main.c    ****   GPIOC->MODER |= (1<< 15); //set to alternate
 536              		.loc 1 154 8 is_stmt 0 view .LVU165
 537 015a 2368     		ldr	r3, [r4]
 154:Src/main.c    ****   GPIOC->MODER |= (1<< 15); //set to alternate
 538              		.loc 1 154 16 view .LVU166
 539 015c 154A     		ldr	r2, .L15+44
 540 015e 1340     		ands	r3, r2
 541 0160 2360     		str	r3, [r4]
 155:Src/main.c    ****   // Assign AF0 to PC6 and PC7
 542              		.loc 1 155 3 is_stmt 1 view .LVU167
 155:Src/main.c    ****   // Assign AF0 to PC6 and PC7
 543              		.loc 1 155 8 is_stmt 0 view .LVU168
 544 0162 2368     		ldr	r3, [r4]
 155:Src/main.c    ****   // Assign AF0 to PC6 and PC7
 545              		.loc 1 155 16 view .LVU169
 546 0164 8021     		movs	r1, #128
 547 0166 0902     		lsls	r1, r1, #8
 548 0168 0B43     		orrs	r3, r1
 549 016a 2360     		str	r3, [r4]
 158:Src/main.c    **** 
 550              		.loc 1 158 3 is_stmt 1 view .LVU170
 158:Src/main.c    **** 
 551              		.loc 1 158 13 is_stmt 0 view .LVU171
 552 016c 236A     		ldr	r3, [r4, #32]
 158:Src/main.c    **** 
 553              		.loc 1 158 17 view .LVU172
 554 016e 2362     		str	r3, [r4, #32]
 162:Src/main.c    **** 	//Set the priority for the interrupt to 2
 555              		.loc 1 162 2 is_stmt 1 view .LVU173
 556              	.LVL17:
 557              	.LBB12:
 558              	.LBI12:
 559              		.file 2 "Drivers/CMSIS/Include/core_cm0.h"
   1:Drivers/CMSIS/Include/core_cm0.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0.h ****  * @file     core_cm0.h
   3:Drivers/CMSIS/Include/core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0.h ****  * @version  V5.0.5
   5:Drivers/CMSIS/Include/core_cm0.h ****  * @date     28. May 2018
   6:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0.h **** /*
   8:Drivers/CMSIS/Include/core_cm0.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0.h ****  *
  10:Drivers/CMSIS/Include/core_cm0.h ****  * SPDX-License-Identifier: Apache-2.0
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 18


  11:Drivers/CMSIS/Include/core_cm0.h ****  *
  12:Drivers/CMSIS/Include/core_cm0.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0.h ****  *
  16:Drivers/CMSIS/Include/core_cm0.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0.h ****  *
  18:Drivers/CMSIS/Include/core_cm0.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0.h ****  */
  24:Drivers/CMSIS/Include/core_cm0.h **** 
  25:Drivers/CMSIS/Include/core_cm0.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0.h **** 
  31:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm0.h **** 
  34:Drivers/CMSIS/Include/core_cm0.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0.h **** 
  36:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0.h **** 
  40:Drivers/CMSIS/Include/core_cm0.h **** /**
  41:Drivers/CMSIS/Include/core_cm0.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0.h **** 
  44:Drivers/CMSIS/Include/core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0.h **** 
  47:Drivers/CMSIS/Include/core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0.h **** 
  50:Drivers/CMSIS/Include/core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0.h ****  */
  53:Drivers/CMSIS/Include/core_cm0.h **** 
  54:Drivers/CMSIS/Include/core_cm0.h **** 
  55:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0.h **** /**
  59:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup Cortex_M0
  60:Drivers/CMSIS/Include/core_cm0.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0.h ****  */
  62:Drivers/CMSIS/Include/core_cm0.h **** 
  63:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0.h ****  
  65:Drivers/CMSIS/Include/core_cm0.h **** /*  CMSIS CM0 definitions */
  66:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 19


  68:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm0.h **** 
  71:Drivers/CMSIS/Include/core_cm0.h **** #define __CORTEX_M                (0U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm0.h **** 
  73:Drivers/CMSIS/Include/core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0.h **** */
  76:Drivers/CMSIS/Include/core_cm0.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0.h **** 
  78:Drivers/CMSIS/Include/core_cm0.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0.h **** 
  83:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0.h **** 
  88:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0.h **** 
  93:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0.h **** 
  98:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0.h **** 
 103:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0.h **** 
 108:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0.h **** 
 113:Drivers/CMSIS/Include/core_cm0.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0.h **** 
 115:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0.h **** 
 117:Drivers/CMSIS/Include/core_cm0.h **** 
 118:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0.h **** }
 120:Drivers/CMSIS/Include/core_cm0.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0.h **** 
 122:Drivers/CMSIS/Include/core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0.h **** 
 124:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CMSIS_GENERIC
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 20


 125:Drivers/CMSIS/Include/core_cm0.h **** 
 126:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0.h **** 
 129:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0.h **** 
 133:Drivers/CMSIS/Include/core_cm0.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __CM0_REV
 136:Drivers/CMSIS/Include/core_cm0.h ****     #define __CM0_REV               0x0000U
 137:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0.h **** 
 140:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 141:Drivers/CMSIS/Include/core_cm0.h ****     #define __NVIC_PRIO_BITS          2U
 142:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0.h **** 
 145:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 146:Drivers/CMSIS/Include/core_cm0.h ****     #define __Vendor_SysTickConfig    0U
 147:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0.h **** #endif
 150:Drivers/CMSIS/Include/core_cm0.h **** 
 151:Drivers/CMSIS/Include/core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 152:Drivers/CMSIS/Include/core_cm0.h **** /**
 153:Drivers/CMSIS/Include/core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 154:Drivers/CMSIS/Include/core_cm0.h **** 
 155:Drivers/CMSIS/Include/core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 156:Drivers/CMSIS/Include/core_cm0.h ****     \li to specify the access to peripheral variables.
 157:Drivers/CMSIS/Include/core_cm0.h ****     \li for automatic generation of peripheral register debug information.
 158:Drivers/CMSIS/Include/core_cm0.h **** */
 159:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 160:Drivers/CMSIS/Include/core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 161:Drivers/CMSIS/Include/core_cm0.h **** #else
 162:Drivers/CMSIS/Include/core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 163:Drivers/CMSIS/Include/core_cm0.h **** #endif
 164:Drivers/CMSIS/Include/core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 165:Drivers/CMSIS/Include/core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 166:Drivers/CMSIS/Include/core_cm0.h **** 
 167:Drivers/CMSIS/Include/core_cm0.h **** /* following defines should be used for structure members */
 168:Drivers/CMSIS/Include/core_cm0.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 169:Drivers/CMSIS/Include/core_cm0.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 170:Drivers/CMSIS/Include/core_cm0.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 171:Drivers/CMSIS/Include/core_cm0.h **** 
 172:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group Cortex_M0 */
 173:Drivers/CMSIS/Include/core_cm0.h **** 
 174:Drivers/CMSIS/Include/core_cm0.h **** 
 175:Drivers/CMSIS/Include/core_cm0.h **** 
 176:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
 177:Drivers/CMSIS/Include/core_cm0.h ****  *                 Register Abstraction
 178:Drivers/CMSIS/Include/core_cm0.h ****   Core Register contain:
 179:Drivers/CMSIS/Include/core_cm0.h ****   - Core Register
 180:Drivers/CMSIS/Include/core_cm0.h ****   - Core NVIC Register
 181:Drivers/CMSIS/Include/core_cm0.h ****   - Core SCB Register
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 21


 182:Drivers/CMSIS/Include/core_cm0.h ****   - Core SysTick Register
 183:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
 184:Drivers/CMSIS/Include/core_cm0.h **** /**
 185:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 186:Drivers/CMSIS/Include/core_cm0.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 187:Drivers/CMSIS/Include/core_cm0.h **** */
 188:Drivers/CMSIS/Include/core_cm0.h **** 
 189:Drivers/CMSIS/Include/core_cm0.h **** /**
 190:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 191:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 192:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Core Register type definitions.
 193:Drivers/CMSIS/Include/core_cm0.h ****   @{
 194:Drivers/CMSIS/Include/core_cm0.h ****  */
 195:Drivers/CMSIS/Include/core_cm0.h **** 
 196:Drivers/CMSIS/Include/core_cm0.h **** /**
 197:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 198:Drivers/CMSIS/Include/core_cm0.h ****  */
 199:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 200:Drivers/CMSIS/Include/core_cm0.h **** {
 201:Drivers/CMSIS/Include/core_cm0.h ****   struct
 202:Drivers/CMSIS/Include/core_cm0.h ****   {
 203:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 204:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 205:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 206:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 207:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 208:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 209:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 210:Drivers/CMSIS/Include/core_cm0.h **** } APSR_Type;
 211:Drivers/CMSIS/Include/core_cm0.h **** 
 212:Drivers/CMSIS/Include/core_cm0.h **** /* APSR Register Definitions */
 213:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 214:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 215:Drivers/CMSIS/Include/core_cm0.h **** 
 216:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 217:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 218:Drivers/CMSIS/Include/core_cm0.h **** 
 219:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 220:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 221:Drivers/CMSIS/Include/core_cm0.h **** 
 222:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 224:Drivers/CMSIS/Include/core_cm0.h **** 
 225:Drivers/CMSIS/Include/core_cm0.h **** 
 226:Drivers/CMSIS/Include/core_cm0.h **** /**
 227:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 228:Drivers/CMSIS/Include/core_cm0.h ****  */
 229:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 230:Drivers/CMSIS/Include/core_cm0.h **** {
 231:Drivers/CMSIS/Include/core_cm0.h ****   struct
 232:Drivers/CMSIS/Include/core_cm0.h ****   {
 233:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 234:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 235:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 236:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 237:Drivers/CMSIS/Include/core_cm0.h **** } IPSR_Type;
 238:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 22


 239:Drivers/CMSIS/Include/core_cm0.h **** /* IPSR Register Definitions */
 240:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 241:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 242:Drivers/CMSIS/Include/core_cm0.h **** 
 243:Drivers/CMSIS/Include/core_cm0.h **** 
 244:Drivers/CMSIS/Include/core_cm0.h **** /**
 245:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 246:Drivers/CMSIS/Include/core_cm0.h ****  */
 247:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 248:Drivers/CMSIS/Include/core_cm0.h **** {
 249:Drivers/CMSIS/Include/core_cm0.h ****   struct
 250:Drivers/CMSIS/Include/core_cm0.h ****   {
 251:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 252:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 253:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 254:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 255:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 256:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 257:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 258:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 259:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 260:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 261:Drivers/CMSIS/Include/core_cm0.h **** } xPSR_Type;
 262:Drivers/CMSIS/Include/core_cm0.h **** 
 263:Drivers/CMSIS/Include/core_cm0.h **** /* xPSR Register Definitions */
 264:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 265:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 266:Drivers/CMSIS/Include/core_cm0.h **** 
 267:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 268:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 269:Drivers/CMSIS/Include/core_cm0.h **** 
 270:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 271:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 272:Drivers/CMSIS/Include/core_cm0.h **** 
 273:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 274:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 275:Drivers/CMSIS/Include/core_cm0.h **** 
 276:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 278:Drivers/CMSIS/Include/core_cm0.h **** 
 279:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 281:Drivers/CMSIS/Include/core_cm0.h **** 
 282:Drivers/CMSIS/Include/core_cm0.h **** 
 283:Drivers/CMSIS/Include/core_cm0.h **** /**
 284:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Control Registers (CONTROL).
 285:Drivers/CMSIS/Include/core_cm0.h ****  */
 286:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 287:Drivers/CMSIS/Include/core_cm0.h **** {
 288:Drivers/CMSIS/Include/core_cm0.h ****   struct
 289:Drivers/CMSIS/Include/core_cm0.h ****   {
 290:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
 291:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 292:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 293:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 294:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 295:Drivers/CMSIS/Include/core_cm0.h **** } CONTROL_Type;
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 23


 296:Drivers/CMSIS/Include/core_cm0.h **** 
 297:Drivers/CMSIS/Include/core_cm0.h **** /* CONTROL Register Definitions */
 298:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 299:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 300:Drivers/CMSIS/Include/core_cm0.h **** 
 301:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CORE */
 302:Drivers/CMSIS/Include/core_cm0.h **** 
 303:Drivers/CMSIS/Include/core_cm0.h **** 
 304:Drivers/CMSIS/Include/core_cm0.h **** /**
 305:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 306:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 307:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Type definitions for the NVIC Registers
 308:Drivers/CMSIS/Include/core_cm0.h ****   @{
 309:Drivers/CMSIS/Include/core_cm0.h ****  */
 310:Drivers/CMSIS/Include/core_cm0.h **** 
 311:Drivers/CMSIS/Include/core_cm0.h **** /**
 312:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 313:Drivers/CMSIS/Include/core_cm0.h ****  */
 314:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 315:Drivers/CMSIS/Include/core_cm0.h **** {
 316:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 317:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED0[31U];
 318:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 319:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RSERVED1[31U];
 320:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 321:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED2[31U];
 322:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 323:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED3[31U];
 324:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED4[64U];
 325:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 326:Drivers/CMSIS/Include/core_cm0.h **** }  NVIC_Type;
 327:Drivers/CMSIS/Include/core_cm0.h **** 
 328:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_NVIC */
 329:Drivers/CMSIS/Include/core_cm0.h **** 
 330:Drivers/CMSIS/Include/core_cm0.h **** 
 331:Drivers/CMSIS/Include/core_cm0.h **** /**
 332:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 333:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 334:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Type definitions for the System Control Block Registers
 335:Drivers/CMSIS/Include/core_cm0.h ****   @{
 336:Drivers/CMSIS/Include/core_cm0.h ****  */
 337:Drivers/CMSIS/Include/core_cm0.h **** 
 338:Drivers/CMSIS/Include/core_cm0.h **** /**
 339:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the System Control Block (SCB).
 340:Drivers/CMSIS/Include/core_cm0.h ****  */
 341:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 342:Drivers/CMSIS/Include/core_cm0.h **** {
 343:Drivers/CMSIS/Include/core_cm0.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 344:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 345:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED0;
 346:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 347:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 348:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 349:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED1;
 350:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 351:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 352:Drivers/CMSIS/Include/core_cm0.h **** } SCB_Type;
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 24


 353:Drivers/CMSIS/Include/core_cm0.h **** 
 354:Drivers/CMSIS/Include/core_cm0.h **** /* SCB CPUID Register Definitions */
 355:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 356:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 357:Drivers/CMSIS/Include/core_cm0.h **** 
 358:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 359:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 360:Drivers/CMSIS/Include/core_cm0.h **** 
 361:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 362:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 363:Drivers/CMSIS/Include/core_cm0.h **** 
 364:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 365:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 366:Drivers/CMSIS/Include/core_cm0.h **** 
 367:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 368:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 369:Drivers/CMSIS/Include/core_cm0.h **** 
 370:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 371:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 372:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 373:Drivers/CMSIS/Include/core_cm0.h **** 
 374:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 375:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 376:Drivers/CMSIS/Include/core_cm0.h **** 
 377:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 379:Drivers/CMSIS/Include/core_cm0.h **** 
 380:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 382:Drivers/CMSIS/Include/core_cm0.h **** 
 383:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 385:Drivers/CMSIS/Include/core_cm0.h **** 
 386:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 388:Drivers/CMSIS/Include/core_cm0.h **** 
 389:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0.h **** 
 392:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0.h **** 
 395:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0.h **** 
 398:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 399:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm0.h **** 
 402:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm0.h **** 
 405:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm0.h **** 
 408:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 25


 410:Drivers/CMSIS/Include/core_cm0.h **** 
 411:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm0.h **** 
 414:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Control Register Definitions */
 415:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 416:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm0.h **** 
 418:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0.h **** 
 421:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 422:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm0.h **** 
 424:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Configuration Control Register Definitions */
 425:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0.h **** 
 428:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0.h **** 
 431:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 432:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0.h **** 
 435:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SCB */
 436:Drivers/CMSIS/Include/core_cm0.h **** 
 437:Drivers/CMSIS/Include/core_cm0.h **** 
 438:Drivers/CMSIS/Include/core_cm0.h **** /**
 439:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 440:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 441:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Type definitions for the System Timer Registers.
 442:Drivers/CMSIS/Include/core_cm0.h ****   @{
 443:Drivers/CMSIS/Include/core_cm0.h ****  */
 444:Drivers/CMSIS/Include/core_cm0.h **** 
 445:Drivers/CMSIS/Include/core_cm0.h **** /**
 446:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the System Timer (SysTick).
 447:Drivers/CMSIS/Include/core_cm0.h ****  */
 448:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 449:Drivers/CMSIS/Include/core_cm0.h **** {
 450:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 451:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 452:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 453:Drivers/CMSIS/Include/core_cm0.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 454:Drivers/CMSIS/Include/core_cm0.h **** } SysTick_Type;
 455:Drivers/CMSIS/Include/core_cm0.h **** 
 456:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Control / Status Register Definitions */
 457:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 458:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 459:Drivers/CMSIS/Include/core_cm0.h **** 
 460:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 461:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 462:Drivers/CMSIS/Include/core_cm0.h **** 
 463:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 464:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 465:Drivers/CMSIS/Include/core_cm0.h **** 
 466:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 26


 467:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 468:Drivers/CMSIS/Include/core_cm0.h **** 
 469:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Reload Register Definitions */
 470:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 471:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 472:Drivers/CMSIS/Include/core_cm0.h **** 
 473:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Current Register Definitions */
 474:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 475:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 476:Drivers/CMSIS/Include/core_cm0.h **** 
 477:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Calibration Register Definitions */
 478:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 479:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 480:Drivers/CMSIS/Include/core_cm0.h **** 
 481:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0.h **** 
 484:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0.h **** 
 487:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SysTick */
 488:Drivers/CMSIS/Include/core_cm0.h **** 
 489:Drivers/CMSIS/Include/core_cm0.h **** 
 490:Drivers/CMSIS/Include/core_cm0.h **** /**
 491:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 492:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 493:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove
 494:Drivers/CMSIS/Include/core_cm0.h ****             Therefore they are not covered by the Cortex-M0 header file.
 495:Drivers/CMSIS/Include/core_cm0.h ****   @{
 496:Drivers/CMSIS/Include/core_cm0.h ****  */
 497:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 498:Drivers/CMSIS/Include/core_cm0.h **** 
 499:Drivers/CMSIS/Include/core_cm0.h **** 
 500:Drivers/CMSIS/Include/core_cm0.h **** /**
 501:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 502:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 503:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 504:Drivers/CMSIS/Include/core_cm0.h ****   @{
 505:Drivers/CMSIS/Include/core_cm0.h ****  */
 506:Drivers/CMSIS/Include/core_cm0.h **** 
 507:Drivers/CMSIS/Include/core_cm0.h **** /**
 508:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 509:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] field  Name of the register bit field.
 510:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 511:Drivers/CMSIS/Include/core_cm0.h ****   \return           Masked and shifted value.
 512:Drivers/CMSIS/Include/core_cm0.h **** */
 513:Drivers/CMSIS/Include/core_cm0.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 514:Drivers/CMSIS/Include/core_cm0.h **** 
 515:Drivers/CMSIS/Include/core_cm0.h **** /**
 516:Drivers/CMSIS/Include/core_cm0.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 517:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] field  Name of the register bit field.
 518:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 519:Drivers/CMSIS/Include/core_cm0.h ****   \return           Masked and shifted bit field value.
 520:Drivers/CMSIS/Include/core_cm0.h **** */
 521:Drivers/CMSIS/Include/core_cm0.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 522:Drivers/CMSIS/Include/core_cm0.h **** 
 523:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_core_bitfield */
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 27


 524:Drivers/CMSIS/Include/core_cm0.h **** 
 525:Drivers/CMSIS/Include/core_cm0.h **** 
 526:Drivers/CMSIS/Include/core_cm0.h **** /**
 527:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 528:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_core_base     Core Definitions
 529:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Definitions for base addresses, unions, and structures.
 530:Drivers/CMSIS/Include/core_cm0.h ****   @{
 531:Drivers/CMSIS/Include/core_cm0.h ****  */
 532:Drivers/CMSIS/Include/core_cm0.h **** 
 533:Drivers/CMSIS/Include/core_cm0.h **** /* Memory mapping of Core Hardware */
 534:Drivers/CMSIS/Include/core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 535:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 536:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 537:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 538:Drivers/CMSIS/Include/core_cm0.h **** 
 539:Drivers/CMSIS/Include/core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 540:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 541:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 542:Drivers/CMSIS/Include/core_cm0.h **** 
 543:Drivers/CMSIS/Include/core_cm0.h **** 
 544:Drivers/CMSIS/Include/core_cm0.h **** /*@} */
 545:Drivers/CMSIS/Include/core_cm0.h **** 
 546:Drivers/CMSIS/Include/core_cm0.h **** 
 547:Drivers/CMSIS/Include/core_cm0.h **** 
 548:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
 549:Drivers/CMSIS/Include/core_cm0.h ****  *                Hardware Abstraction Layer
 550:Drivers/CMSIS/Include/core_cm0.h ****   Core Function Interface contains:
 551:Drivers/CMSIS/Include/core_cm0.h ****   - Core NVIC Functions
 552:Drivers/CMSIS/Include/core_cm0.h ****   - Core SysTick Functions
 553:Drivers/CMSIS/Include/core_cm0.h ****   - Core Register Access Functions
 554:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
 555:Drivers/CMSIS/Include/core_cm0.h **** /**
 556:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 557:Drivers/CMSIS/Include/core_cm0.h **** */
 558:Drivers/CMSIS/Include/core_cm0.h **** 
 559:Drivers/CMSIS/Include/core_cm0.h **** 
 560:Drivers/CMSIS/Include/core_cm0.h **** 
 561:Drivers/CMSIS/Include/core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 562:Drivers/CMSIS/Include/core_cm0.h **** /**
 563:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 564:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 565:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 566:Drivers/CMSIS/Include/core_cm0.h ****   @{
 567:Drivers/CMSIS/Include/core_cm0.h ****  */
 568:Drivers/CMSIS/Include/core_cm0.h **** 
 569:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_NVIC_VIRTUAL
 570:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 571:Drivers/CMSIS/Include/core_cm0.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 572:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 573:Drivers/CMSIS/Include/core_cm0.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 574:Drivers/CMSIS/Include/core_cm0.h **** #else
 575:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 576:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 577:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 578:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 579:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 580:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 28


 581:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 582:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 583:Drivers/CMSIS/Include/core_cm0.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0 */
 584:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 585:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 586:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 587:Drivers/CMSIS/Include/core_cm0.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 588:Drivers/CMSIS/Include/core_cm0.h **** 
 589:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 590:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 591:Drivers/CMSIS/Include/core_cm0.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 592:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 593:Drivers/CMSIS/Include/core_cm0.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 594:Drivers/CMSIS/Include/core_cm0.h **** #else
 595:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetVector              __NVIC_SetVector
 596:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetVector              __NVIC_GetVector
 597:Drivers/CMSIS/Include/core_cm0.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 598:Drivers/CMSIS/Include/core_cm0.h **** 
 599:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_USER_IRQ_OFFSET          16
 600:Drivers/CMSIS/Include/core_cm0.h **** 
 601:Drivers/CMSIS/Include/core_cm0.h **** 
 602:Drivers/CMSIS/Include/core_cm0.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 603:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 604:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 605:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 606:Drivers/CMSIS/Include/core_cm0.h **** 
 607:Drivers/CMSIS/Include/core_cm0.h **** 
 608:Drivers/CMSIS/Include/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 609:Drivers/CMSIS/Include/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 610:Drivers/CMSIS/Include/core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 611:Drivers/CMSIS/Include/core_cm0.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 612:Drivers/CMSIS/Include/core_cm0.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 613:Drivers/CMSIS/Include/core_cm0.h **** 
 614:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 615:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 616:Drivers/CMSIS/Include/core_cm0.h **** 
 617:Drivers/CMSIS/Include/core_cm0.h **** /**
 618:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Enable Interrupt
 619:Drivers/CMSIS/Include/core_cm0.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 620:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 621:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 622:Drivers/CMSIS/Include/core_cm0.h ****  */
 623:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 560              		.loc 2 623 22 view .LVU174
 561              	.LBB13:
 624:Drivers/CMSIS/Include/core_cm0.h **** {
 625:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 562              		.loc 2 625 3 view .LVU175
 626:Drivers/CMSIS/Include/core_cm0.h ****   {
 627:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 563              		.loc 2 627 5 view .LVU176
 564              		.loc 2 627 20 is_stmt 0 view .LVU177
 565 0170 114A     		ldr	r2, .L15+48
 566 0172 1160     		str	r1, [r2]
 567              	.LVL18:
 568              		.loc 2 627 20 view .LVU178
 569              	.LBE13:
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 29


 570              	.LBE12:
 164:Src/main.c    **** 	
 571              		.loc 1 164 2 is_stmt 1 view .LVU179
 572              	.LBB14:
 573              	.LBI14:
 628:Drivers/CMSIS/Include/core_cm0.h ****   }
 629:Drivers/CMSIS/Include/core_cm0.h **** }
 630:Drivers/CMSIS/Include/core_cm0.h **** 
 631:Drivers/CMSIS/Include/core_cm0.h **** 
 632:Drivers/CMSIS/Include/core_cm0.h **** /**
 633:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Get Interrupt Enable status
 634:Drivers/CMSIS/Include/core_cm0.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 635:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 636:Drivers/CMSIS/Include/core_cm0.h ****   \return             0  Interrupt is not enabled.
 637:Drivers/CMSIS/Include/core_cm0.h ****   \return             1  Interrupt is enabled.
 638:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 639:Drivers/CMSIS/Include/core_cm0.h ****  */
 640:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 641:Drivers/CMSIS/Include/core_cm0.h **** {
 642:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 643:Drivers/CMSIS/Include/core_cm0.h ****   {
 644:Drivers/CMSIS/Include/core_cm0.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 645:Drivers/CMSIS/Include/core_cm0.h ****   }
 646:Drivers/CMSIS/Include/core_cm0.h ****   else
 647:Drivers/CMSIS/Include/core_cm0.h ****   {
 648:Drivers/CMSIS/Include/core_cm0.h ****     return(0U);
 649:Drivers/CMSIS/Include/core_cm0.h ****   }
 650:Drivers/CMSIS/Include/core_cm0.h **** }
 651:Drivers/CMSIS/Include/core_cm0.h **** 
 652:Drivers/CMSIS/Include/core_cm0.h **** 
 653:Drivers/CMSIS/Include/core_cm0.h **** /**
 654:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Disable Interrupt
 655:Drivers/CMSIS/Include/core_cm0.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 656:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 657:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 658:Drivers/CMSIS/Include/core_cm0.h ****  */
 659:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 660:Drivers/CMSIS/Include/core_cm0.h **** {
 661:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 662:Drivers/CMSIS/Include/core_cm0.h ****   {
 663:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 664:Drivers/CMSIS/Include/core_cm0.h ****     __DSB();
 665:Drivers/CMSIS/Include/core_cm0.h ****     __ISB();
 666:Drivers/CMSIS/Include/core_cm0.h ****   }
 667:Drivers/CMSIS/Include/core_cm0.h **** }
 668:Drivers/CMSIS/Include/core_cm0.h **** 
 669:Drivers/CMSIS/Include/core_cm0.h **** 
 670:Drivers/CMSIS/Include/core_cm0.h **** /**
 671:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Get Pending Interrupt
 672:Drivers/CMSIS/Include/core_cm0.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 673:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 674:Drivers/CMSIS/Include/core_cm0.h ****   \return             0  Interrupt status is not pending.
 675:Drivers/CMSIS/Include/core_cm0.h ****   \return             1  Interrupt status is pending.
 676:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 677:Drivers/CMSIS/Include/core_cm0.h ****  */
 678:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 679:Drivers/CMSIS/Include/core_cm0.h **** {
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 30


 680:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 681:Drivers/CMSIS/Include/core_cm0.h ****   {
 682:Drivers/CMSIS/Include/core_cm0.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 683:Drivers/CMSIS/Include/core_cm0.h ****   }
 684:Drivers/CMSIS/Include/core_cm0.h ****   else
 685:Drivers/CMSIS/Include/core_cm0.h ****   {
 686:Drivers/CMSIS/Include/core_cm0.h ****     return(0U);
 687:Drivers/CMSIS/Include/core_cm0.h ****   }
 688:Drivers/CMSIS/Include/core_cm0.h **** }
 689:Drivers/CMSIS/Include/core_cm0.h **** 
 690:Drivers/CMSIS/Include/core_cm0.h **** 
 691:Drivers/CMSIS/Include/core_cm0.h **** /**
 692:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Set Pending Interrupt
 693:Drivers/CMSIS/Include/core_cm0.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 694:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 695:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 696:Drivers/CMSIS/Include/core_cm0.h ****  */
 697:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 698:Drivers/CMSIS/Include/core_cm0.h **** {
 699:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 700:Drivers/CMSIS/Include/core_cm0.h ****   {
 701:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 702:Drivers/CMSIS/Include/core_cm0.h ****   }
 703:Drivers/CMSIS/Include/core_cm0.h **** }
 704:Drivers/CMSIS/Include/core_cm0.h **** 
 705:Drivers/CMSIS/Include/core_cm0.h **** 
 706:Drivers/CMSIS/Include/core_cm0.h **** /**
 707:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Clear Pending Interrupt
 708:Drivers/CMSIS/Include/core_cm0.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 709:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 710:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 711:Drivers/CMSIS/Include/core_cm0.h ****  */
 712:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 713:Drivers/CMSIS/Include/core_cm0.h **** {
 714:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 715:Drivers/CMSIS/Include/core_cm0.h ****   {
 716:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 717:Drivers/CMSIS/Include/core_cm0.h ****   }
 718:Drivers/CMSIS/Include/core_cm0.h **** }
 719:Drivers/CMSIS/Include/core_cm0.h **** 
 720:Drivers/CMSIS/Include/core_cm0.h **** 
 721:Drivers/CMSIS/Include/core_cm0.h **** /**
 722:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Set Interrupt Priority
 723:Drivers/CMSIS/Include/core_cm0.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 724:Drivers/CMSIS/Include/core_cm0.h ****            The interrupt number can be positive to specify a device specific interrupt,
 725:Drivers/CMSIS/Include/core_cm0.h ****            or negative to specify a processor exception.
 726:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Interrupt number.
 727:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]  priority  Priority to set.
 728:Drivers/CMSIS/Include/core_cm0.h ****   \note    The priority cannot be set for every processor exception.
 729:Drivers/CMSIS/Include/core_cm0.h ****  */
 730:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 574              		.loc 2 730 22 view .LVU180
 575              	.LBB15:
 731:Drivers/CMSIS/Include/core_cm0.h **** {
 732:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 576              		.loc 2 732 3 view .LVU181
 733:Drivers/CMSIS/Include/core_cm0.h ****   {
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 31


 734:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 577              		.loc 2 734 5 view .LVU182
 578              		.loc 2 734 52 is_stmt 0 view .LVU183
 579 0174 C320     		movs	r0, #195
 580 0176 8000     		lsls	r0, r0, #2
 581 0178 1358     		ldr	r3, [r2, r0]
 582              		.loc 2 734 33 view .LVU184
 583 017a 1B02     		lsls	r3, r3, #8
 584 017c 1B0A     		lsrs	r3, r3, #8
 585              		.loc 2 734 102 view .LVU185
 586 017e 8021     		movs	r1, #128
 587 0180 0906     		lsls	r1, r1, #24
 588 0182 0B43     		orrs	r3, r1
 589              		.loc 2 734 30 view .LVU186
 590 0184 1350     		str	r3, [r2, r0]
 591              	.LVL19:
 592              	.L14:
 593              		.loc 2 734 30 view .LVU187
 594              	.LBE15:
 595              	.LBE14:
 167:Src/main.c    **** 	}
 596              		.loc 1 167 2 is_stmt 1 view .LVU188
 168:Src/main.c    **** }
 597              		.loc 1 168 2 view .LVU189
 167:Src/main.c    **** 	}
 598              		.loc 1 167 8 view .LVU190
 599 0186 FEE7     		b	.L14
 600              	.L16:
 601              		.align	2
 602              	.L15:
 603 0188 00100240 		.word	1073876992
 604 018c 00080048 		.word	1207961600
 605 0190 3F1F0000 		.word	7999
 606 0194 00040040 		.word	1073742848
 607 0198 10270000 		.word	10000
 608 019c FFFEFFFF 		.word	-257
 609 01a0 FFFDFFFF 		.word	-513
 610 01a4 FFEFFFFF 		.word	-4097
 611 01a8 FFDFFFFF 		.word	-8193
 612 01ac FFBFFFFF 		.word	-16385
 613 01b0 B80B0000 		.word	3000
 614 01b4 FF7FFFFF 		.word	-32769
 615 01b8 00E100E0 		.word	-536813312
 616              		.cfi_endproc
 617              	.LFE40:
 619              		.text
 620              	.Letext0:
 621              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 622              		.file 4 "/Applications/ArmGNUToolchain/13.2.Rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 623              		.file 5 "/Applications/ArmGNUToolchain/13.2.Rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 624              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 625              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 626              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 627              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 628              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 629              		.file 11 "<built-in>"
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s 			page 32


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s:19     .text.TIM2_IRQHandler:00000000 $t
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s:25     .text.TIM2_IRQHandler:00000000 TIM2_IRQHandler
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s:64     .text.TIM2_IRQHandler:00000028 $d
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s:69     .text._Error_Handler:00000000 $t
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s:75     .text._Error_Handler:00000000 _Error_Handler
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s:93     .rodata.SystemClock_Config.str1.4:00000000 $d
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s:98     .text.SystemClock_Config:00000000 $t
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s:104    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s:207    .text.SystemClock_Config:0000006c $d
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s:212    .text.main:00000000 $t
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s:218    .text.main:00000000 main
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//cceJJK18.s:603    .text.main:00000188 $d

UNDEFINED SYMBOLS
HAL_GPIO_TogglePin
__aeabi_uidiv
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_GetHCLKFreq
HAL_SYSTICK_Config
HAL_SYSTICK_CLKSourceConfig
HAL_NVIC_SetPriority
HAL_Init
memset
HAL_GPIO_Init
HAL_GPIO_WritePin
