/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2023 Microchip Inc.
 *
 * Author: Lars Povlsen <lars.povlsen@microchip.com>
 */

#ifndef _DT_BINDINGS_CLK_LAN969X_H
#define _DT_BINDINGS_CLK_LAN969X_H

#define CLK_ID_QSPI0	0
#define CLK_ID_QSPI2	1
#define CLK_ID_SDMMC0	2
#define CLK_ID_SDMMC1	3
#define CLK_ID_MCAN0	4
#define CLK_ID_MCAN1	5
#define CLK_ID_FLEXCOM0	6
#define CLK_ID_FLEXCOM1	7
#define CLK_ID_FLEXCOM2	8
#define CLK_ID_FLEXCOM3	9
#define CLK_ID_TIMER	10
#define CLK_ID_USB	11

#define N_CLOCKS	12

/* Gate clocks */
#define GCK_GATE_USB_DRD	12
#define GCK_GATE_MCRAMC		13
#define GCK_GATE_HMATRIX	14

#endif
