[dram_structure]
protocol = DDR4
bankgroups = 2
banks_per_group = 4
rows = 65536
columns = 1024
device_width = 16
BL = 8

[timing]
tCK = 0.63
AL = 0
CL = 11     ;;;;22 -> 11
CWL = 8    ;;;;16 -> 8
tRCD = 22
tRP = 22
tRAS = 52
tRFC = 560
tRFC2 = 416
tRFC4 = 256
tREFI = 12480
tRPRE = 1
tWPRE = 1
tRRD_S = 9
tRRD_L = 11
tWTR_S = 4
tWTR_L = 12
tFAW = 48
tWR = 24
tWR2 = 25
tRTP = 12
tCCD_S = 2   ;;;;4 -> 2
tCCD_L = 4   ;;;;8 -> 4
tCKE = 8
tCKESR = 9
tXS = 576
tXP = 10
tRTRS = 0.5    ;;;;1 -> 0.5

[power]
VDD = 1.2
IDD0 = 95
IPP0 = 4.0
IDD2P = 25
IDD2N = 37
IDD3P = 47
IDD3N = 56
IDD4W = 278
IDD4R = 302
IDD5AB = 280
IDD6x = 30

[system]
channel_size = 8192
channels = 1
bus_width = 64
address_mapping = rochrababgco
queue_structure = PER_BANK
refresh_policy = RANK_LEVEL_STAGGERED
row_buf_policy = OPEN_PAGE
cmd_queue_size = 8
trans_queue_size = 32

[other]
epoch_period = 1587301
output_level = 1

