Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7705932087284c3cbadd36e800230aa2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Assign2_tb_behav xil_defaultlib.Assign2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port gt [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit1.v:18]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port d [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/circuit1.v:19]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 16 for port b [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/Vivado/Component_Modules/Assign2_tb.v:52]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port sum [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/mixedcircuit3.v:10]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port sum [E:/Kevin/Documents/GitHub/keving_lsepulveda_ssoumbeyalley_dpgen/circuits/output/ucircuit3.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SADD
Compiling module xil_defaultlib.SCOMP(DATAWIDTH=16)
Compiling module xil_defaultlib.MUX2x1
Compiling module xil_defaultlib.SMUL(DATAWIDTH=16)
Compiling module xil_defaultlib.SSUB(DATAWIDTH=16)
Compiling module xil_defaultlib.SREG(DATAWIDTH=16)
Compiling module xil_defaultlib.circuit1
Compiling module xil_defaultlib.SADD(DATAWIDTH=32)
Compiling module xil_defaultlib.SSUB(DATAWIDTH=32)
Compiling module xil_defaultlib.SCOMP(DATAWIDTH=32)
Compiling module xil_defaultlib.MUX2x1(DATAWIDTH=32)
Compiling module xil_defaultlib.SSHL(DATAWIDTH=32)
Compiling module xil_defaultlib.SSHR(DATAWIDTH=32)
Compiling module xil_defaultlib.SREG(DATAWIDTH=32)
Compiling module xil_defaultlib.circuit2
Compiling module xil_defaultlib.circuit3
Compiling module xil_defaultlib.circuit4
Compiling module xil_defaultlib.SADD(DATAWIDTH=64)
Compiling module xil_defaultlib.SSUB(DATAWIDTH=64)
Compiling module xil_defaultlib.SCOMP(DATAWIDTH=64)
Compiling module xil_defaultlib.MUX2x1(DATAWIDTH=64)
Compiling module xil_defaultlib.SREG(DATAWIDTH=64)
Compiling module xil_defaultlib.SSHL(DATAWIDTH=64)
Compiling module xil_defaultlib.SSHR(DATAWIDTH=64)
Compiling module xil_defaultlib.circuit5
Compiling module xil_defaultlib.SREG(DATAWIDTH=8)
Compiling module xil_defaultlib.mixedcircuit1
Compiling module xil_defaultlib.mixedcircuit2
Compiling module xil_defaultlib.mixedcircuit3
Compiling module xil_defaultlib.ADD(DATAWIDTH=8)
Compiling module xil_defaultlib.REG(DATAWIDTH=8)
Compiling module xil_defaultlib.ucircuit1
Compiling module xil_defaultlib.ADD(DATAWIDTH=32)
Compiling module xil_defaultlib.REG(DATAWIDTH=32)
Compiling module xil_defaultlib.ucircuit2
Compiling module xil_defaultlib.ucircuit3
Compiling module xil_defaultlib.Assign2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Assign2_tb_behav
