{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712377990200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712377990200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  6 11:33:09 2024 " "Processing started: Sat Apr  6 11:33:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712377990200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377990200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off donghotheky -c donghotheky " "Command: quartus_map --read_settings_files=on --write_settings_files=off donghotheky -c donghotheky" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377990200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712377990349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712377990349 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "year.v(57) " "Verilog HDL information at year.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "year.v" "" { Text "/home/pulp/thietkeso/donghotheky/year.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712377997428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "year.v 1 1 " "Found 1 design units, including 1 entities, in source file year.v" { { "Info" "ISGN_ENTITY_NAME" "1 year " "Found entity 1: year" {  } { { "year.v" "" { Text "/home/pulp/thietkeso/donghotheky/year.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712377997429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file sec_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sec_cnt " "Found entity 1: sec_cnt" {  } { { "sec_cnt.v" "" { Text "/home/pulp/thietkeso/donghotheky/sec_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712377997430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec.v 1 1 " "Found 1 design units, including 1 entities, in source file sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sec " "Found entity 1: sec" {  } { { "sec.v" "" { Text "/home/pulp/thietkeso/donghotheky/sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712377997430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "month.v 1 1 " "Found 1 design units, including 1 entities, in source file month.v" { { "Info" "ISGN_ENTITY_NAME" "1 month " "Found entity 1: month" {  } { { "month.v" "" { Text "/home/pulp/thietkeso/donghotheky/month.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712377997431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min.v 1 1 " "Found 1 design units, including 1 entities, in source file min.v" { { "Info" "ISGN_ENTITY_NAME" "1 min " "Found entity 1: min" {  } { { "min.v" "" { Text "/home/pulp/thietkeso/donghotheky/min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712377997432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997432 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 hrs.v(35) " "Verilog HDL Expression warning at hrs.v(35): truncated literal to match 3 bits" {  } { { "hrs.v" "" { Text "/home/pulp/thietkeso/donghotheky/hrs.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1712377997432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrs.v 1 1 " "Found 1 design units, including 1 entities, in source file hrs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hrs " "Found entity 1: hrs" {  } { { "hrs.v" "" { Text "/home/pulp/thietkeso/donghotheky/hrs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712377997432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "day.v 1 1 " "Found 1 design units, including 1 entities, in source file day.v" { { "Info" "ISGN_ENTITY_NAME" "1 day " "Found entity 1: day" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712377997433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "day " "Elaborating entity \"day\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712377997475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 day.v(13) " "Verilog HDL assignment warning at day.v(13): truncated value with size 4 to match size of target (2)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712377997476 "|day"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "day.v(16) " "Verilog HDL Conditional Statement error at day.v(16): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 16 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712377997476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 day.v(19) " "Verilog HDL assignment warning at day.v(19): truncated value with size 4 to match size of target (2)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712377997476 "|day"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 day.v(24) " "Verilog HDL assignment warning at day.v(24): truncated value with size 32 to match size of target (2)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712377997476 "|day"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 day.v(28) " "Verilog HDL assignment warning at day.v(28): truncated value with size 32 to match size of target (4)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712377997476 "|day"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "day.v(32) " "Verilog HDL Conditional Statement error at day.v(32): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 32 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712377997476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 day.v(35) " "Verilog HDL assignment warning at day.v(35): truncated value with size 32 to match size of target (4)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712377997476 "|day"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 day.v(40) " "Verilog HDL assignment warning at day.v(40): truncated value with size 32 to match size of target (2)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712377997477 "|day"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "day_ones day.v(10) " "Verilog HDL Always Construct warning at day.v(10): inferring latch(es) for variable \"day_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712377997477 "|day"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "day_tens day.v(10) " "Verilog HDL Always Construct warning at day.v(10): inferring latch(es) for variable \"day_tens\", which holds its previous value in one or more paths through the always construct" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712377997477 "|day"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "month_en day.v(10) " "Verilog HDL Always Construct warning at day.v(10): inferring latch(es) for variable \"month_en\", which holds its previous value in one or more paths through the always construct" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712377997477 "|day"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month_en day.v(10) " "Inferred latch for \"month_en\" at day.v(10)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997477 "|day"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_tens\[0\] day.v(10) " "Inferred latch for \"day_tens\[0\]\" at day.v(10)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997478 "|day"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_tens\[1\] day.v(10) " "Inferred latch for \"day_tens\[1\]\" at day.v(10)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997478 "|day"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_ones\[0\] day.v(10) " "Inferred latch for \"day_ones\[0\]\" at day.v(10)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997478 "|day"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_ones\[1\] day.v(10) " "Inferred latch for \"day_ones\[1\]\" at day.v(10)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997478 "|day"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_ones\[2\] day.v(10) " "Inferred latch for \"day_ones\[2\]\" at day.v(10)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997478 "|day"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_ones\[3\] day.v(10) " "Inferred latch for \"day_ones\[3\]\" at day.v(10)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997478 "|day"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712377997479 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712377997518 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr  6 11:33:17 2024 " "Processing ended: Sat Apr  6 11:33:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712377997518 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712377997518 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712377997518 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997518 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377998160 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712377990200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712377990200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  6 11:33:09 2024 " "Processing started: Sat Apr  6 11:33:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712377990200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377990200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off donghotheky -c donghotheky " "Command: quartus_map --read_settings_files=on --write_settings_files=off donghotheky -c donghotheky" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377990200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712377990349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712377990349 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "year.v(57) " "Verilog HDL information at year.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "year.v" "" { Text "/home/pulp/thietkeso/donghotheky/year.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712377997428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "year.v 1 1 " "Found 1 design units, including 1 entities, in source file year.v" { { "Info" "ISGN_ENTITY_NAME" "1 year " "Found entity 1: year" {  } { { "year.v" "" { Text "/home/pulp/thietkeso/donghotheky/year.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712377997429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file sec_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sec_cnt " "Found entity 1: sec_cnt" {  } { { "sec_cnt.v" "" { Text "/home/pulp/thietkeso/donghotheky/sec_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712377997430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec.v 1 1 " "Found 1 design units, including 1 entities, in source file sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sec " "Found entity 1: sec" {  } { { "sec.v" "" { Text "/home/pulp/thietkeso/donghotheky/sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712377997430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "month.v 1 1 " "Found 1 design units, including 1 entities, in source file month.v" { { "Info" "ISGN_ENTITY_NAME" "1 month " "Found entity 1: month" {  } { { "month.v" "" { Text "/home/pulp/thietkeso/donghotheky/month.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712377997431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min.v 1 1 " "Found 1 design units, including 1 entities, in source file min.v" { { "Info" "ISGN_ENTITY_NAME" "1 min " "Found entity 1: min" {  } { { "min.v" "" { Text "/home/pulp/thietkeso/donghotheky/min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712377997432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997432 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 hrs.v(35) " "Verilog HDL Expression warning at hrs.v(35): truncated literal to match 3 bits" {  } { { "hrs.v" "" { Text "/home/pulp/thietkeso/donghotheky/hrs.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1712377997432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hrs.v 1 1 " "Found 1 design units, including 1 entities, in source file hrs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hrs " "Found entity 1: hrs" {  } { { "hrs.v" "" { Text "/home/pulp/thietkeso/donghotheky/hrs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712377997432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "day.v 1 1 " "Found 1 design units, including 1 entities, in source file day.v" { { "Info" "ISGN_ENTITY_NAME" "1 day " "Found entity 1: day" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712377997433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "day " "Elaborating entity \"day\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712377997475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 day.v(13) " "Verilog HDL assignment warning at day.v(13): truncated value with size 4 to match size of target (2)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712377997476 "|day"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "day.v(16) " "Verilog HDL Conditional Statement error at day.v(16): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 16 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712377997476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 day.v(19) " "Verilog HDL assignment warning at day.v(19): truncated value with size 4 to match size of target (2)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712377997476 "|day"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 day.v(24) " "Verilog HDL assignment warning at day.v(24): truncated value with size 32 to match size of target (2)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712377997476 "|day"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 day.v(28) " "Verilog HDL assignment warning at day.v(28): truncated value with size 32 to match size of target (4)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712377997476 "|day"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "day.v(32) " "Verilog HDL Conditional Statement error at day.v(32): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 32 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712377997476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 day.v(35) " "Verilog HDL assignment warning at day.v(35): truncated value with size 32 to match size of target (4)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712377997476 "|day"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 day.v(40) " "Verilog HDL assignment warning at day.v(40): truncated value with size 32 to match size of target (2)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712377997477 "|day"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "day_ones day.v(10) " "Verilog HDL Always Construct warning at day.v(10): inferring latch(es) for variable \"day_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712377997477 "|day"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "day_tens day.v(10) " "Verilog HDL Always Construct warning at day.v(10): inferring latch(es) for variable \"day_tens\", which holds its previous value in one or more paths through the always construct" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712377997477 "|day"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "month_en day.v(10) " "Verilog HDL Always Construct warning at day.v(10): inferring latch(es) for variable \"month_en\", which holds its previous value in one or more paths through the always construct" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712377997477 "|day"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month_en day.v(10) " "Inferred latch for \"month_en\" at day.v(10)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997477 "|day"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_tens\[0\] day.v(10) " "Inferred latch for \"day_tens\[0\]\" at day.v(10)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997478 "|day"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_tens\[1\] day.v(10) " "Inferred latch for \"day_tens\[1\]\" at day.v(10)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997478 "|day"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_ones\[0\] day.v(10) " "Inferred latch for \"day_ones\[0\]\" at day.v(10)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997478 "|day"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_ones\[1\] day.v(10) " "Inferred latch for \"day_ones\[1\]\" at day.v(10)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997478 "|day"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_ones\[2\] day.v(10) " "Inferred latch for \"day_ones\[2\]\" at day.v(10)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997478 "|day"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_ones\[3\] day.v(10) " "Inferred latch for \"day_ones\[3\]\" at day.v(10)" {  } { { "day.v" "" { Text "/home/pulp/thietkeso/donghotheky/day.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997478 "|day"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712377997479 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712377997518 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr  6 11:33:17 2024 " "Processing ended: Sat Apr  6 11:33:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712377997518 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712377997518 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712377997518 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712377997518 ""}
