Simulator report for Ver2
Tue Oct 14 15:49:27 2008
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 20.0 us      ;
; Simulation Netlist Size     ; 294 nodes    ;
; Simulation Coverage         ;      98.15 % ;
; Total Number of Transitions ; 13450        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                       ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Option                                                                                     ; Setting     ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Simulation mode                                                                            ; Timing      ; Timing        ;
; Start time                                                                                 ; 0 ns        ; 0 ns          ;
; Simulation results format                                                                  ; CVWF        ;               ;
; Vector input source                                                                        ; mul_sim.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On          ; On            ;
; Check outputs                                                                              ; Off         ; Off           ;
; Report simulation coverage                                                                 ; On          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On          ; On            ;
; Display missing 1-value coverage report                                                    ; On          ; On            ;
; Display missing 0-value coverage report                                                    ; On          ; On            ;
; Detect setup and hold time violations                                                      ; Off         ; Off           ;
; Detect glitches                                                                            ; Off         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off         ; Off           ;
; Generate Signal Activity File                                                              ; Off         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off         ; Off           ;
; Group bus channels in simulation results                                                   ; Off         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto        ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      98.15 % ;
; Total nodes checked                                 ; 294          ;
; Total output ports checked                          ; 325          ;
; Total output ports with complete 1/0-value coverage ; 319          ;
; Total output ports with no 1/0-value coverage       ; 2            ;
; Total output ports with no 1-value coverage         ; 3            ;
; Total output ports with no 0-value coverage         ; 5            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                  ; Output Port Name                                                                                                                              ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_reg_bit1a[3] ; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|pre_hazard[3]           ; regout           ;
; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_reg_bit1a[2] ; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|pre_hazard[2]           ; regout           ;
; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_reg_bit1a[1] ; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|pre_hazard[1]           ; regout           ;
; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_reg_bit1a[0] ; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|pre_hazard[0]           ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[31]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[31]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[30]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[30]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[29]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[29]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[28]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[28]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[27]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[27]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[26]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[26]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[25]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[25]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[24]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[24]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[23]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[23]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[22]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[22]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[21]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[21]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[20]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[20]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[19]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[19]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[18]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[18]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[17]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[17]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[16]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[16]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[14]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[14]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[13]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[13]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[12]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[12]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[11]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[11]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[10]                                                                    ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[10]                                                                       ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[9]                                                                     ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[9]                                                                        ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                                     ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                                        ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                     ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                        ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                     ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                        ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                     ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                        ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                     ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                        ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                     ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                        ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                     ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                        ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                     ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                        ; regout           ;
; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_comb_bita0   ; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_comb_bita0      ; combout          ;
; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_comb_bita0   ; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_comb_bita1   ; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_comb_bita1      ; combout          ;
; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_comb_bita1   ; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_comb_bita2   ; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_comb_bita2      ; combout          ;
; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_comb_bita2   ; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_comb_bita3   ; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_fui:auto_generated|counter_comb_bita3      ; combout          ;
; |mul|mul_control:inst5|mul_fsm:inst5|state                                                                                                 ; |mul|mul_control:inst5|mul_fsm:inst5|state                                                                                                    ; regout           ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~198                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~198                                                                    ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~199                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~199                                                                    ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~199                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]~200                                                                    ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]~201                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]~201                                                                    ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]~201                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]~202                                                                    ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]~203                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]~203                                                                    ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]~203                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]~204                                                                    ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]~205                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]~205                                                                    ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]~205                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]~206                                                                    ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]~207                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]~207                                                                    ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]~207                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]~208                                                                    ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]~209                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]~209                                                                    ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]~209                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]~210                                                                    ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]~211                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]~211                                                                    ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]~211                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]~212                                                                    ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]~213                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]~213                                                                    ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]~213                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]~214                                                                    ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]~215                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]~215                                                                    ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]~215                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[8]~216                                                                    ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[9]~217                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[9]~217                                                                    ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[9]~217                                                                 ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[9]~218                                                                    ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[10]~219                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[10]~219                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[10]~219                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[10]~220                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[11]~221                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[11]~221                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[11]~221                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[11]~222                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[12]~223                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[12]~223                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[12]~223                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[12]~224                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[13]~225                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[13]~225                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[13]~225                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[13]~226                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[14]~227                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[14]~227                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[14]~227                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[14]~228                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[15]~229                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[15]~229                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[15]~229                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[15]~230                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[16]~231                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[16]~231                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[16]~231                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[16]~232                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[17]~233                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[17]~233                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[17]~233                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[17]~234                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[18]~235                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[18]~235                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[18]~235                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[18]~236                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[19]~237                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[19]~237                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[19]~237                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[19]~238                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[20]~239                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[20]~239                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[20]~239                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[20]~240                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[21]~241                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[21]~241                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[21]~241                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[21]~242                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[22]~243                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[22]~243                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[22]~243                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[22]~244                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[23]~245                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[23]~245                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[23]~245                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[23]~246                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[24]~247                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[24]~247                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[24]~247                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[24]~248                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[25]~249                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[25]~249                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[25]~249                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[25]~250                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[26]~251                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[26]~251                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[26]~251                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[26]~252                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[27]~253                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[27]~253                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[27]~253                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[27]~254                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[28]~255                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[28]~255                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[28]~255                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[28]~256                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[29]~257                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[29]~257                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[29]~257                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[29]~258                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[30]~259                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[30]~259                                                                   ; combout          ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[30]~259                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[30]~260                                                                   ; cout             ;
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[31]~261                                                                ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[31]~261                                                                   ; combout          ;
; |mul|mul_control:inst5|wb_mul_dvCtrl:inst3|inst3                                                                                           ; |mul|mul_control:inst5|wb_mul_dvCtrl:inst3|inst3                                                                                              ; regout           ;
; |mul|mul_control:inst5|wb_mul_dvCtrl:inst3|inst11                                                                                          ; |mul|mul_control:inst5|wb_mul_dvCtrl:inst3|inst11                                                                                             ; regout           ;
; |mul|mul_control:inst5|wb_mul_zero_det:inst2|inst~26                                                                                       ; |mul|mul_control:inst5|wb_mul_zero_det:inst2|inst~26                                                                                          ; combout          ;
; |mul|mul_control:inst5|wb_mul_dvCtrl:inst3|inst3~15                                                                                        ; |mul|mul_control:inst5|wb_mul_dvCtrl:inst3|inst3~15                                                                                           ; combout          ;
; |mul|mul_control:inst5|wb_mul_dvCtrl:inst3|inst9                                                                                           ; |mul|mul_control:inst5|wb_mul_dvCtrl:inst3|inst9                                                                                              ; regout           ;
; |mul|mul_control:inst5|wb_mul_dvCtrl:inst3|inst4                                                                                           ; |mul|mul_control:inst5|wb_mul_dvCtrl:inst3|inst4                                                                                              ; combout          ;
; |mul|mul_control:inst5|wb_mul_dvCtrl:inst3|inst5                                                                                           ; |mul|mul_control:inst5|wb_mul_dvCtrl:inst3|inst5                                                                                              ; regout           ;
; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|inst2                                                                                            ; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|inst2                                                                                               ; combout          ;
; |mul|mul_control:inst5|mul_fsm:inst5|DEC~43                                                                                                ; |mul|mul_control:inst5|mul_fsm:inst5|DEC~43                                                                                                   ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                            ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                             ; regout           ;
; |mul|mul_data_path:inst|inst2[31]                                                                                                          ; |mul|mul_data_path:inst|inst2[31]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[30]                                                                                                          ; |mul|mul_data_path:inst|inst2[30]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[29]                                                                                                          ; |mul|mul_data_path:inst|inst2[29]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[28]                                                                                                          ; |mul|mul_data_path:inst|inst2[28]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[27]                                                                                                          ; |mul|mul_data_path:inst|inst2[27]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[26]                                                                                                          ; |mul|mul_data_path:inst|inst2[26]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                          ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                             ; regout           ;
; |mul|mul_data_path:inst|inst2[25]                                                                                                          ; |mul|mul_data_path:inst|inst2[25]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                          ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                             ; regout           ;
; |mul|mul_data_path:inst|inst2[24]                                                                                                          ; |mul|mul_data_path:inst|inst2[24]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                             ; regout           ;
; |mul|mul_data_path:inst|inst2[23]                                                                                                          ; |mul|mul_data_path:inst|inst2[23]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                             ; regout           ;
; |mul|mul_data_path:inst|inst2[22]                                                                                                          ; |mul|mul_data_path:inst|inst2[22]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                             ; regout           ;
; |mul|mul_data_path:inst|inst2[21]                                                                                                          ; |mul|mul_data_path:inst|inst2[21]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                             ; regout           ;
; |mul|mul_data_path:inst|inst2[20]                                                                                                          ; |mul|mul_data_path:inst|inst2[20]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                             ; regout           ;
; |mul|mul_data_path:inst|inst2[19]                                                                                                          ; |mul|mul_data_path:inst|inst2[19]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                             ; regout           ;
; |mul|mul_data_path:inst|inst2[18]                                                                                                          ; |mul|mul_data_path:inst|inst2[18]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                             ; regout           ;
; |mul|mul_data_path:inst|inst2[17]                                                                                                          ; |mul|mul_data_path:inst|inst2[17]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                          ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                             ; regout           ;
; |mul|mul_data_path:inst|inst2[16]                                                                                                          ; |mul|mul_data_path:inst|inst2[16]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                        ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                           ; regout           ;
; |mul|mul_data_path:inst|inst2[15]                                                                                                          ; |mul|mul_data_path:inst|inst2[15]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                        ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                           ; regout           ;
; |mul|mul_data_path:inst|inst2[14]                                                                                                          ; |mul|mul_data_path:inst|inst2[14]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                        ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                           ; regout           ;
; |mul|mul_data_path:inst|inst2[13]                                                                                                          ; |mul|mul_data_path:inst|inst2[13]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                        ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                           ; regout           ;
; |mul|mul_data_path:inst|inst2[12]                                                                                                          ; |mul|mul_data_path:inst|inst2[12]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                        ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                           ; regout           ;
; |mul|mul_data_path:inst|inst2[11]                                                                                                          ; |mul|mul_data_path:inst|inst2[11]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                        ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                           ; regout           ;
; |mul|mul_data_path:inst|inst2[10]                                                                                                          ; |mul|mul_data_path:inst|inst2[10]                                                                                                             ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[9]                                                                                                           ; |mul|mul_data_path:inst|inst2[9]                                                                                                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[8]                                                                                                           ; |mul|mul_data_path:inst|inst2[8]                                                                                                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[7]                                                                                                           ; |mul|mul_data_path:inst|inst2[7]                                                                                                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[6]                                                                                                           ; |mul|mul_data_path:inst|inst2[6]                                                                                                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[5]                                                                                                           ; |mul|mul_data_path:inst|inst2[5]                                                                                                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[4]                                                                                                           ; |mul|mul_data_path:inst|inst2[4]                                                                                                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[3]                                                                                                           ; |mul|mul_data_path:inst|inst2[3]                                                                                                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[2]                                                                                                           ; |mul|mul_data_path:inst|inst2[2]                                                                                                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[1]                                                                                                           ; |mul|mul_data_path:inst|inst2[1]                                                                                                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                            ; regout           ;
; |mul|mul_data_path:inst|inst2[0]                                                                                                           ; |mul|mul_data_path:inst|inst2[0]                                                                                                              ; combout          ;
; |mul|mul_control:inst5|mul_fsm:inst5|TWOC~31                                                                                               ; |mul|mul_control:inst5|mul_fsm:inst5|TWOC~31                                                                                                  ; combout          ;
; |mul|mul_control:inst5|mul_fsm:inst5|LOAD_DO~35                                                                                            ; |mul|mul_control:inst5|mul_fsm:inst5|LOAD_DO~35                                                                                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_dvCtrl:inst3|inst                                                                                            ; |mul|mul_control:inst5|wb_mul_dvCtrl:inst3|inst                                                                                               ; combout          ;
; |mul|mul_control:inst5|mul_fsm:inst5|state~28                                                                                              ; |mul|mul_control:inst5|mul_fsm:inst5|state~28                                                                                                 ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~882                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~882                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|inst1                                                                                   ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|inst1                                                                                      ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                          ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                             ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~705                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~705                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~883                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~883                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~884                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~884                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~885                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~885                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~886                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~886                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~887                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~887                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~888                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~888                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~889                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~889                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~890                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~890                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~891                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~891                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~892                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~892                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~893                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~893                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~894                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~894                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~895                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~895                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~896                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~896                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~897                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component|_~897                               ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~703                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~703                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~704                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~704                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~705                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~705                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~706                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~706                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~707                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~707                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~708                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~708                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~709                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~709                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~710                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~710                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~711                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~711                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~712                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~712                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~713                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~713                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~714                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~714                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~715                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~715                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~716                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~716                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~717                           ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~717                              ; combout          ;
; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~33                            ; |mul|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component|_~33                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                          ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                             ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~706                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~706                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                          ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                             ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~707                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~707                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                          ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                             ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~708                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~708                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                          ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                             ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~709                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~709                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                          ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                             ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~710                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~710                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                          ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                             ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~711                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~711                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                          ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                             ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~712                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~712                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                          ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                             ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~713                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~713                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                         ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                            ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~714                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~714                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                         ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                            ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~715                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~715                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                         ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                            ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~716                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~716                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                         ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                            ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~717                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~717                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                         ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                            ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~718                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~718                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                         ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                            ; regout           ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~719                            ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~719                               ; combout          ;
; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~18                             ; |mul|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|_~18                                ; combout          ;
; |mul|DVO                                                                                                                                   ; |mul|DVO                                                                                                                                      ; padio            ;
; |mul|COUNT[3]                                                                                                                              ; |mul|COUNT[3]                                                                                                                                 ; padio            ;
; |mul|COUNT[2]                                                                                                                              ; |mul|COUNT[2]                                                                                                                                 ; padio            ;
; |mul|COUNT[1]                                                                                                                              ; |mul|COUNT[1]                                                                                                                                 ; padio            ;
; |mul|COUNT[0]                                                                                                                              ; |mul|COUNT[0]                                                                                                                                 ; padio            ;
; |mul|RESULT[31]                                                                                                                            ; |mul|RESULT[31]                                                                                                                               ; padio            ;
; |mul|RESULT[30]                                                                                                                            ; |mul|RESULT[30]                                                                                                                               ; padio            ;
; |mul|RESULT[29]                                                                                                                            ; |mul|RESULT[29]                                                                                                                               ; padio            ;
; |mul|RESULT[28]                                                                                                                            ; |mul|RESULT[28]                                                                                                                               ; padio            ;
; |mul|RESULT[27]                                                                                                                            ; |mul|RESULT[27]                                                                                                                               ; padio            ;
; |mul|RESULT[26]                                                                                                                            ; |mul|RESULT[26]                                                                                                                               ; padio            ;
; |mul|RESULT[25]                                                                                                                            ; |mul|RESULT[25]                                                                                                                               ; padio            ;
; |mul|RESULT[24]                                                                                                                            ; |mul|RESULT[24]                                                                                                                               ; padio            ;
; |mul|RESULT[23]                                                                                                                            ; |mul|RESULT[23]                                                                                                                               ; padio            ;
; |mul|RESULT[22]                                                                                                                            ; |mul|RESULT[22]                                                                                                                               ; padio            ;
; |mul|RESULT[21]                                                                                                                            ; |mul|RESULT[21]                                                                                                                               ; padio            ;
; |mul|RESULT[20]                                                                                                                            ; |mul|RESULT[20]                                                                                                                               ; padio            ;
; |mul|RESULT[19]                                                                                                                            ; |mul|RESULT[19]                                                                                                                               ; padio            ;
; |mul|RESULT[18]                                                                                                                            ; |mul|RESULT[18]                                                                                                                               ; padio            ;
; |mul|RESULT[17]                                                                                                                            ; |mul|RESULT[17]                                                                                                                               ; padio            ;
; |mul|RESULT[16]                                                                                                                            ; |mul|RESULT[16]                                                                                                                               ; padio            ;
; |mul|RESULT[15]                                                                                                                            ; |mul|RESULT[15]                                                                                                                               ; padio            ;
; |mul|RESULT[14]                                                                                                                            ; |mul|RESULT[14]                                                                                                                               ; padio            ;
; |mul|RESULT[13]                                                                                                                            ; |mul|RESULT[13]                                                                                                                               ; padio            ;
; |mul|RESULT[12]                                                                                                                            ; |mul|RESULT[12]                                                                                                                               ; padio            ;
; |mul|RESULT[11]                                                                                                                            ; |mul|RESULT[11]                                                                                                                               ; padio            ;
; |mul|RESULT[10]                                                                                                                            ; |mul|RESULT[10]                                                                                                                               ; padio            ;
; |mul|RESULT[9]                                                                                                                             ; |mul|RESULT[9]                                                                                                                                ; padio            ;
; |mul|RESULT[8]                                                                                                                             ; |mul|RESULT[8]                                                                                                                                ; padio            ;
; |mul|RESULT[7]                                                                                                                             ; |mul|RESULT[7]                                                                                                                                ; padio            ;
; |mul|RESULT[6]                                                                                                                             ; |mul|RESULT[6]                                                                                                                                ; padio            ;
; |mul|RESULT[5]                                                                                                                             ; |mul|RESULT[5]                                                                                                                                ; padio            ;
; |mul|RESULT[4]                                                                                                                             ; |mul|RESULT[4]                                                                                                                                ; padio            ;
; |mul|RESULT[3]                                                                                                                             ; |mul|RESULT[3]                                                                                                                                ; padio            ;
; |mul|RESULT[2]                                                                                                                             ; |mul|RESULT[2]                                                                                                                                ; padio            ;
; |mul|RESULT[1]                                                                                                                             ; |mul|RESULT[1]                                                                                                                                ; padio            ;
; |mul|CLK                                                                                                                                   ; |mul|CLK~corein                                                                                                                               ; combout          ;
; |mul|DVI                                                                                                                                   ; |mul|DVI~corein                                                                                                                               ; combout          ;
; |mul|MAND[15]                                                                                                                              ; |mul|MAND[15]~corein                                                                                                                          ; combout          ;
; |mul|MAND[14]                                                                                                                              ; |mul|MAND[14]~corein                                                                                                                          ; combout          ;
; |mul|MAND[13]                                                                                                                              ; |mul|MAND[13]~corein                                                                                                                          ; combout          ;
; |mul|MAND[12]                                                                                                                              ; |mul|MAND[12]~corein                                                                                                                          ; combout          ;
; |mul|MAND[11]                                                                                                                              ; |mul|MAND[11]~corein                                                                                                                          ; combout          ;
; |mul|MAND[10]                                                                                                                              ; |mul|MAND[10]~corein                                                                                                                          ; combout          ;
; |mul|MAND[9]                                                                                                                               ; |mul|MAND[9]~corein                                                                                                                           ; combout          ;
; |mul|MAND[8]                                                                                                                               ; |mul|MAND[8]~corein                                                                                                                           ; combout          ;
; |mul|MAND[7]                                                                                                                               ; |mul|MAND[7]~corein                                                                                                                           ; combout          ;
; |mul|MAND[6]                                                                                                                               ; |mul|MAND[6]~corein                                                                                                                           ; combout          ;
; |mul|MAND[5]                                                                                                                               ; |mul|MAND[5]~corein                                                                                                                           ; combout          ;
; |mul|MAND[4]                                                                                                                               ; |mul|MAND[4]~corein                                                                                                                           ; combout          ;
; |mul|MAND[3]                                                                                                                               ; |mul|MAND[3]~corein                                                                                                                           ; combout          ;
; |mul|MAND[2]                                                                                                                               ; |mul|MAND[2]~corein                                                                                                                           ; combout          ;
; |mul|MAND[1]                                                                                                                               ; |mul|MAND[1]~corein                                                                                                                           ; combout          ;
; |mul|MTOR[1]                                                                                                                               ; |mul|MTOR[1]~corein                                                                                                                           ; combout          ;
; |mul|MTOR[2]                                                                                                                               ; |mul|MTOR[2]~corein                                                                                                                           ; combout          ;
; |mul|MTOR[3]                                                                                                                               ; |mul|MTOR[3]~corein                                                                                                                           ; combout          ;
; |mul|MTOR[4]                                                                                                                               ; |mul|MTOR[4]~corein                                                                                                                           ; combout          ;
; |mul|MTOR[5]                                                                                                                               ; |mul|MTOR[5]~corein                                                                                                                           ; combout          ;
; |mul|MTOR[6]                                                                                                                               ; |mul|MTOR[6]~corein                                                                                                                           ; combout          ;
; |mul|MTOR[7]                                                                                                                               ; |mul|MTOR[7]~corein                                                                                                                           ; combout          ;
; |mul|MTOR[8]                                                                                                                               ; |mul|MTOR[8]~corein                                                                                                                           ; combout          ;
; |mul|MTOR[9]                                                                                                                               ; |mul|MTOR[9]~corein                                                                                                                           ; combout          ;
; |mul|MTOR[10]                                                                                                                              ; |mul|MTOR[10]~corein                                                                                                                          ; combout          ;
; |mul|MTOR[11]                                                                                                                              ; |mul|MTOR[11]~corein                                                                                                                          ; combout          ;
; |mul|MTOR[12]                                                                                                                              ; |mul|MTOR[12]~corein                                                                                                                          ; combout          ;
; |mul|MTOR[13]                                                                                                                              ; |mul|MTOR[13]~corein                                                                                                                          ; combout          ;
; |mul|MTOR[14]                                                                                                                              ; |mul|MTOR[14]~corein                                                                                                                          ; combout          ;
; |mul|MTOR[15]                                                                                                                              ; |mul|MTOR[15]~corein                                                                                                                          ; combout          ;
; |mul|CLK~clkctrl                                                                                                                           ; |mul|CLK~clkctrl                                                                                                                              ; outclk           ;
; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|inst2~clkctrl                                                                                    ; |mul|mul_control:inst5|wb_mul_dcnt4:inst1|inst2~clkctrl                                                                                       ; outclk           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                           ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; Node Name                                                              ; Output Port Name                                                       ; Output Port Type ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; regout           ;
; |mul|RESULT[0]                                                         ; |mul|RESULT[0]                                                         ; padio            ;
; |mul|MTOR[0]                                                           ; |mul|MTOR[0]~corein                                                    ; combout          ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                           ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; Node Name                                                              ; Output Port Name                                                       ; Output Port Type ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+
; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; |mul|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; regout           ;
; |mul|RESULT[0]                                                         ; |mul|RESULT[0]                                                         ; padio            ;
; |mul|RESET_N                                                           ; |mul|RESET_N~corein                                                    ; combout          ;
; |mul|MAND[0]                                                           ; |mul|MAND[0]~corein                                                    ; combout          ;
; |mul|RESET_N~clkctrl                                                   ; |mul|RESET_N~clkctrl                                                   ; outclk           ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Oct 14 15:49:24 2008
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab4 -c Ver2
Info: Using vector source file "D:/user/Gr14/Lab4/mul_sim.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of mul_sim.vwf called Ver2.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      98.15 %
Info: Number of transitions in simulation is 13450
Info: Vector file mul_sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 115 megabytes
    Info: Processing ended: Tue Oct 14 15:49:27 2008
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


