<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Pin Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Pin Messages</a></li>
<!--<li><a href="#Summary" style=" font-size: 16px;">Pin Summaries</a></li>-->
<li><a href="#Pin_Details" style=" font-size: 16px;">Pin Details</a>
<ul>
<li><a href="#Pinout_by_Port_Name" style=" font-size: 14px;">Pinout by Port Name</a></li>
<li><a href="#All_Package_Pins" style=" font-size: 14px;">All Package Pins</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Pin Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Pin Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\FileManager\RISCV\RISCY20kV2\impl\gwsynthesis\RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\FileManager\RISCV\RISCY20kV2\src\tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>E:\FileManager\RISCV\RISCY20kV2\src\Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep 28 11:33:37 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Pin_Details">Pin Details</a></h1>
<h2><a name="Pinout_by_Port_Name">Pinout by Port Name:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Port Name</b></td>
<td><b>Diff Pair</b></td>
<td><b>Loc./Bank</b></td>
<td><b>Constraint</b></td>
<td><b>Dir.</b></td>
<td><b>Site</b></td>
<td><b>CFG</b></td>
<td><b>IO Type</b></td>
<td><b>Drive</b></td>
<td><b>Pull Mode</b></td>
<td><b>PCI Clamp</b></td>
<td><b>Hysteresis</b></td>
<td><b>Open Drain</b></td>
<td><b>Vref</b></td>
<td><b>Single Resistor</b></td>
<td><b>Diff Resistor</b></td>
<td><b>BankVccio</b></td>
</tr>
<tr>
<td class="label">clk</td>
<td>-</td>
<td>4/7</td>
<td>Y</td>
<td>in</td>
<td>IOL7[A]</td>
<td>LPLL1_T_in</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">flashMiso</td>
<td>-</td>
<td>62/3</td>
<td>Y</td>
<td>in</td>
<td>IOR33[A]</td>
<td>MI/D7</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">uart_rx</td>
<td>-</td>
<td>70/1</td>
<td>Y</td>
<td>in</td>
<td>IOT44[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">btnDownL</td>
<td>-</td>
<td>71/1</td>
<td>Y</td>
<td>in</td>
<td>IOT44[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">btnUpL</td>
<td>-</td>
<td>52/3</td>
<td>Y</td>
<td>in</td>
<td>IOR39[A]</td>
<td>SCLK</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">btnLeftL</td>
<td>-</td>
<td>79/0</td>
<td>Y</td>
<td>in</td>
<td>IOT27[B]</td>
<td>GCLKC_0</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">btnRightL</td>
<td>-</td>
<td>72/1</td>
<td>Y</td>
<td>in</td>
<td>IOT40[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">btnDownR</td>
<td>-</td>
<td>73/1</td>
<td>Y</td>
<td>in</td>
<td>IOT40[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">btnUpR</td>
<td>-</td>
<td>75/1</td>
<td>Y</td>
<td>in</td>
<td>IOT34[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">btnLeftR</td>
<td>-</td>
<td>85/0</td>
<td>Y</td>
<td>in</td>
<td>IOT4[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">btnRightR</td>
<td>-</td>
<td>74/1</td>
<td>Y</td>
<td>in</td>
<td>IOT34[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">O_sdram_clk</td>
<td>-</td>
<td>p73/2</td>
<td>-</td>
<td>out</td>
<td>IOR11[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_cke</td>
<td>-</td>
<td>p18/7</td>
<td>-</td>
<td>out</td>
<td>IOL13[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_cs_n</td>
<td>-</td>
<td>p22/7</td>
<td>-</td>
<td>out</td>
<td>IOL14[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_cas_n</td>
<td>-</td>
<td>p20/7</td>
<td>-</td>
<td>out</td>
<td>IOL14[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_ras_n</td>
<td>-</td>
<td>p21/7</td>
<td>-</td>
<td>out</td>
<td>IOL13[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_wen_n</td>
<td>-</td>
<td>p19/7</td>
<td>-</td>
<td>out</td>
<td>IOL12[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_addr[0]</td>
<td>-</td>
<td>p67/2</td>
<td>-</td>
<td>out</td>
<td>IOR14[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_addr[1]</td>
<td>-</td>
<td>p66/2</td>
<td>-</td>
<td>out</td>
<td>IOR13[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_addr[2]</td>
<td>-</td>
<td>p65/2</td>
<td>-</td>
<td>out</td>
<td>IOR14[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_addr[3]</td>
<td>-</td>
<td>p64/2</td>
<td>-</td>
<td>out</td>
<td>IOR15[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_addr[4]</td>
<td>-</td>
<td>p28/7</td>
<td>-</td>
<td>out</td>
<td>IOL16[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_addr[5]</td>
<td>-</td>
<td>p27/7</td>
<td>-</td>
<td>out</td>
<td>IOL17[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_addr[6]</td>
<td>-</td>
<td>p26/7</td>
<td>-</td>
<td>out</td>
<td>IOL16[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_addr[7]</td>
<td>-</td>
<td>p25/7</td>
<td>-</td>
<td>out</td>
<td>IOL17[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_addr[8]</td>
<td>-</td>
<td>p24/7</td>
<td>-</td>
<td>out</td>
<td>IOL15[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_addr[9]</td>
<td>-</td>
<td>p23/7</td>
<td>-</td>
<td>out</td>
<td>IOL15[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_addr[10]</td>
<td>-</td>
<td>p68/2</td>
<td>-</td>
<td>out</td>
<td>IOR12[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_ba[0]</td>
<td>-</td>
<td>p69/2</td>
<td>-</td>
<td>out</td>
<td>IOR13[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_ba[1]</td>
<td>-</td>
<td>p70/2</td>
<td>-</td>
<td>out</td>
<td>IOR12[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_dqm[0]</td>
<td>-</td>
<td>p14/7</td>
<td>-</td>
<td>out</td>
<td>IOL12[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_dqm[1]</td>
<td>-</td>
<td>p76/2</td>
<td>-</td>
<td>out</td>
<td>IOR11[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_dqm[2]</td>
<td>-</td>
<td>p29/7</td>
<td>-</td>
<td>out</td>
<td>IOL18[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">O_sdram_dqm[3]</td>
<td>-</td>
<td>p61/2</td>
<td>-</td>
<td>out</td>
<td>IOR15[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">LCD_BL</td>
<td>-</td>
<td>49/3</td>
<td>Y</td>
<td>out</td>
<td>IOR49[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>DOWN</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_CLK</td>
<td>-</td>
<td>77/1</td>
<td>Y</td>
<td>out</td>
<td>IOT30[A]</td>
<td>GCLKT_1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_HYNC</td>
<td>-</td>
<td>25/5</td>
<td>Y</td>
<td>out</td>
<td>IOB6[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_SYNC</td>
<td>-</td>
<td>26/5</td>
<td>Y</td>
<td>out</td>
<td>IOB6[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_DEN</td>
<td>-</td>
<td>48/3</td>
<td>Y</td>
<td>out</td>
<td>IOR49[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_R[0]</td>
<td>-</td>
<td>42/4</td>
<td>Y</td>
<td>out</td>
<td>IOB42[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_R[1]</td>
<td>-</td>
<td>41/4</td>
<td>Y</td>
<td>out</td>
<td>IOB43[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_R[2]</td>
<td>-</td>
<td>40/4</td>
<td>Y</td>
<td>out</td>
<td>IOB40[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_R[3]</td>
<td>-</td>
<td>39/4</td>
<td>Y</td>
<td>out</td>
<td>IOB40[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_R[4]</td>
<td>-</td>
<td>38/4</td>
<td>Y</td>
<td>out</td>
<td>IOB34[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_G[0]</td>
<td>-</td>
<td>37/4</td>
<td>Y</td>
<td>out</td>
<td>IOB34[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_G[1]</td>
<td>-</td>
<td>36/4</td>
<td>Y</td>
<td>out</td>
<td>IOB30[B]</td>
<td>GCLKC_4</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_G[2]</td>
<td>-</td>
<td>35/4</td>
<td>Y</td>
<td>out</td>
<td>IOB30[A]</td>
<td>GCLKT_4</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_G[3]</td>
<td>-</td>
<td>34/5</td>
<td>Y</td>
<td>out</td>
<td>IOB24[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_G[4]</td>
<td>-</td>
<td>33/5</td>
<td>Y</td>
<td>out</td>
<td>IOB24[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_G[5]</td>
<td>-</td>
<td>32/5</td>
<td>Y</td>
<td>out</td>
<td>IOB18[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_B[0]</td>
<td>-</td>
<td>31/5</td>
<td>Y</td>
<td>out</td>
<td>IOB18[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_B[1]</td>
<td>-</td>
<td>30/5</td>
<td>Y</td>
<td>out</td>
<td>IOB14[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_B[2]</td>
<td>-</td>
<td>29/5</td>
<td>Y</td>
<td>out</td>
<td>IOB14[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_B[3]</td>
<td>-</td>
<td>28/5</td>
<td>Y</td>
<td>out</td>
<td>IOB8[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">LCD_B[4]</td>
<td>-</td>
<td>27/5</td>
<td>Y</td>
<td>out</td>
<td>IOB8[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">flashClk</td>
<td>-</td>
<td>59/3</td>
<td>Y</td>
<td>out</td>
<td>IOR34[B]</td>
<td>MCLK/D4</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">flashMosi</td>
<td>-</td>
<td>61/3</td>
<td>Y</td>
<td>out</td>
<td>IOR33[B]</td>
<td>MO/D6</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">flashCs</td>
<td>-</td>
<td>60/3</td>
<td>Y</td>
<td>out</td>
<td>IOR34[A]</td>
<td>MCS_N/D5</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">uart_tx</td>
<td>-</td>
<td>69/1</td>
<td>Y</td>
<td>out</td>
<td>IOT50[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[0]</td>
<td>-</td>
<td>p1/7</td>
<td>-</td>
<td>io</td>
<td>IOL3[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[1]</td>
<td>-</td>
<td>p2/7</td>
<td>-</td>
<td>io</td>
<td>IOL3[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[2]</td>
<td>-</td>
<td>p5/7</td>
<td>-</td>
<td>io</td>
<td>IOL8[A]</td>
<td>LPLL1_T_fb</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[3]</td>
<td>-</td>
<td>p6/7</td>
<td>-</td>
<td>io</td>
<td>IOL8[B]</td>
<td>LPLL1_C_fb</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[4]</td>
<td>-</td>
<td>p7/7</td>
<td>-</td>
<td>io</td>
<td>IOL9[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[5]</td>
<td>-</td>
<td>p8/7</td>
<td>-</td>
<td>io</td>
<td>IOL9[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[6]</td>
<td>-</td>
<td>p11/7</td>
<td>-</td>
<td>io</td>
<td>IOL11[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[7]</td>
<td>-</td>
<td>p12/7</td>
<td>-</td>
<td>io</td>
<td>IOL11[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[8]</td>
<td>-</td>
<td>p78/2</td>
<td>-</td>
<td>io</td>
<td>IOR9[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[9]</td>
<td>-</td>
<td>p79/2</td>
<td>-</td>
<td>io</td>
<td>IOR9[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[10]</td>
<td>-</td>
<td>p82/2</td>
<td>-</td>
<td>io</td>
<td>IOR5[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[11]</td>
<td>-</td>
<td>p83/2</td>
<td>-</td>
<td>io</td>
<td>IOR6[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[12]</td>
<td>-</td>
<td>p84/2</td>
<td>-</td>
<td>io</td>
<td>IOR5[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[13]</td>
<td>-</td>
<td>p85/2</td>
<td>-</td>
<td>io</td>
<td>IOR4[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[14]</td>
<td>-</td>
<td>p88/2</td>
<td>-</td>
<td>io</td>
<td>IOR3[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[15]</td>
<td>-</td>
<td>p89/2</td>
<td>-</td>
<td>io</td>
<td>IOR3[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[16]</td>
<td>-</td>
<td>p42/6</td>
<td>-</td>
<td>io</td>
<td>IOL39[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[17]</td>
<td>-</td>
<td>p41/6</td>
<td>-</td>
<td>io</td>
<td>IOL39[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[18]</td>
<td>-</td>
<td>p38/6</td>
<td>-</td>
<td>io</td>
<td>IOL35[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[19]</td>
<td>-</td>
<td>p37/6</td>
<td>-</td>
<td>io</td>
<td>IOL35[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[20]</td>
<td>-</td>
<td>p36/6</td>
<td>-</td>
<td>io</td>
<td>IOL30[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[21]</td>
<td>-</td>
<td>p35/6</td>
<td>-</td>
<td>io</td>
<td>IOL30[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[22]</td>
<td>-</td>
<td>p32/7</td>
<td>-</td>
<td>io</td>
<td>IOL20[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[23]</td>
<td>-</td>
<td>p31/7</td>
<td>-</td>
<td>io</td>
<td>IOL18[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[24]</td>
<td>-</td>
<td>p59/2</td>
<td>-</td>
<td>io</td>
<td>IOR17[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[25]</td>
<td>-</td>
<td>p58/2</td>
<td>-</td>
<td>io</td>
<td>IOR16[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[26]</td>
<td>-</td>
<td>p55/2</td>
<td>-</td>
<td>io</td>
<td>IOR16[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[27]</td>
<td>-</td>
<td>p54/2</td>
<td>-</td>
<td>io</td>
<td>IOR17[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[28]</td>
<td>-</td>
<td>p53/2</td>
<td>-</td>
<td>io</td>
<td>IOR18[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[29]</td>
<td>-</td>
<td>p52/2</td>
<td>-</td>
<td>io</td>
<td>IOR18[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[30]</td>
<td>-</td>
<td>p49/3</td>
<td>-</td>
<td>io</td>
<td>IOR44[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">IO_sdram_dq[31]</td>
<td>-</td>
<td>p48/3</td>
<td>-</td>
<td>io</td>
<td>IOR44[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</table>
<br/>
<h2><a name="All_Package_Pins">All Package Pins:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Loc./Bank</b></td>
<td><b>Signal</b></td>
<td><b>Dir.</b></td>
<td><b>Site</b></td>
<td><b>CFG</b></td>
<td><b>IO Type</b></td>
<td><b>Drive</b></td>
<td><b>Pull Mode</b></td>
<td><b>PCI Clamp</b></td>
<td><b>Hysteresis</b></td>
<td><b>Open Drain</b></td>
<td><b>Vref</b></td>
<td><b>Single Resistor</b></td>
<td><b>Diff Resistor</b></td>
<td><b>Bank Vccio</b></td>
</tr>
<tr>
<td class="label">86/0</td>
<td>-</td>
<td>in</td>
<td>IOT4[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">85/0</td>
<td>btnLeftR</td>
<td>in</td>
<td>IOT4[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">84/0</td>
<td>-</td>
<td>in</td>
<td>IOT6[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">83/0</td>
<td>-</td>
<td>in</td>
<td>IOT6[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">82/0</td>
<td>-</td>
<td>in</td>
<td>IOT17[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">81/0</td>
<td>-</td>
<td>in</td>
<td>IOT17[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">80/0</td>
<td>-</td>
<td>in</td>
<td>IOT27[A]</td>
<td>GCLKT_0</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">79/0</td>
<td>btnLeftL</td>
<td>in</td>
<td>IOT27[B]</td>
<td>GCLKC_0</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">77/1</td>
<td>LCD_CLK</td>
<td>out</td>
<td>IOT30[A]</td>
<td>GCLKT_1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">76/1</td>
<td>-</td>
<td>in</td>
<td>IOT30[B]</td>
<td>GCLKC_1</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">75/1</td>
<td>btnUpR</td>
<td>in</td>
<td>IOT34[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">74/1</td>
<td>btnRightR</td>
<td>in</td>
<td>IOT34[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">73/1</td>
<td>btnDownR</td>
<td>in</td>
<td>IOT40[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">72/1</td>
<td>btnRightL</td>
<td>in</td>
<td>IOT40[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">71/1</td>
<td>btnDownL</td>
<td>in</td>
<td>IOT44[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">70/1</td>
<td>uart_rx</td>
<td>in</td>
<td>IOT44[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">69/1</td>
<td>uart_tx</td>
<td>out</td>
<td>IOT50[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">25/5</td>
<td>LCD_HYNC</td>
<td>out</td>
<td>IOB6[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">26/5</td>
<td>LCD_SYNC</td>
<td>out</td>
<td>IOB6[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">27/5</td>
<td>LCD_B[4]</td>
<td>out</td>
<td>IOB8[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">28/5</td>
<td>LCD_B[3]</td>
<td>out</td>
<td>IOB8[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">29/5</td>
<td>LCD_B[2]</td>
<td>out</td>
<td>IOB14[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">30/5</td>
<td>LCD_B[1]</td>
<td>out</td>
<td>IOB14[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">31/5</td>
<td>LCD_B[0]</td>
<td>out</td>
<td>IOB18[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">32/5</td>
<td>LCD_G[5]</td>
<td>out</td>
<td>IOB18[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">33/5</td>
<td>LCD_G[4]</td>
<td>out</td>
<td>IOB24[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">34/5</td>
<td>LCD_G[3]</td>
<td>out</td>
<td>IOB24[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">35/4</td>
<td>LCD_G[2]</td>
<td>out</td>
<td>IOB30[A]</td>
<td>GCLKT_4</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">36/4</td>
<td>LCD_G[1]</td>
<td>out</td>
<td>IOB30[B]</td>
<td>GCLKC_4</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">37/4</td>
<td>LCD_G[0]</td>
<td>out</td>
<td>IOB34[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">38/4</td>
<td>LCD_R[4]</td>
<td>out</td>
<td>IOB34[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">39/4</td>
<td>LCD_R[3]</td>
<td>out</td>
<td>IOB40[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">40/4</td>
<td>LCD_R[2]</td>
<td>out</td>
<td>IOB40[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">42/4</td>
<td>LCD_R[0]</td>
<td>out</td>
<td>IOB42[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">41/4</td>
<td>LCD_R[1]</td>
<td>out</td>
<td>IOB43[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">p1/7</td>
<td>IO_sdram_dq[0]</td>
<td>io</td>
<td>IOL3[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p2/7</td>
<td>IO_sdram_dq[1]</td>
<td>io</td>
<td>IOL3[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">4/7</td>
<td>clk</td>
<td>in</td>
<td>IOL7[A]</td>
<td>LPLL1_T_in</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">p5/7</td>
<td>IO_sdram_dq[2]</td>
<td>io</td>
<td>IOL8[A]</td>
<td>LPLL1_T_fb</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p6/7</td>
<td>IO_sdram_dq[3]</td>
<td>io</td>
<td>IOL8[B]</td>
<td>LPLL1_C_fb</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p7/7</td>
<td>IO_sdram_dq[4]</td>
<td>io</td>
<td>IOL9[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p8/7</td>
<td>IO_sdram_dq[5]</td>
<td>io</td>
<td>IOL9[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p11/7</td>
<td>IO_sdram_dq[6]</td>
<td>io</td>
<td>IOL11[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p12/7</td>
<td>IO_sdram_dq[7]</td>
<td>io</td>
<td>IOL11[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p14/7</td>
<td>O_sdram_dqm[0]</td>
<td>out</td>
<td>IOL12[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p19/7</td>
<td>O_sdram_wen_n</td>
<td>out</td>
<td>IOL12[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p18/7</td>
<td>O_sdram_cke</td>
<td>out</td>
<td>IOL13[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p21/7</td>
<td>O_sdram_ras_n</td>
<td>out</td>
<td>IOL13[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p20/7</td>
<td>O_sdram_cas_n</td>
<td>out</td>
<td>IOL14[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p22/7</td>
<td>O_sdram_cs_n</td>
<td>out</td>
<td>IOL14[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p23/7</td>
<td>O_sdram_addr[9]</td>
<td>out</td>
<td>IOL15[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p24/7</td>
<td>O_sdram_addr[8]</td>
<td>out</td>
<td>IOL15[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p26/7</td>
<td>O_sdram_addr[6]</td>
<td>out</td>
<td>IOL16[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p28/7</td>
<td>O_sdram_addr[4]</td>
<td>out</td>
<td>IOL16[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p25/7</td>
<td>O_sdram_addr[7]</td>
<td>out</td>
<td>IOL17[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p27/7</td>
<td>O_sdram_addr[5]</td>
<td>out</td>
<td>IOL17[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p29/7</td>
<td>O_sdram_dqm[2]</td>
<td>out</td>
<td>IOL18[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p31/7</td>
<td>IO_sdram_dq[23]</td>
<td>io</td>
<td>IOL18[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p32/7</td>
<td>IO_sdram_dq[22]</td>
<td>io</td>
<td>IOL20[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">10/6</td>
<td>-</td>
<td>in</td>
<td>IOL29[A]</td>
<td>GCLKT_6</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">11/6</td>
<td>-</td>
<td>in</td>
<td>IOL29[B]</td>
<td>GCLKC_6</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">p35/6</td>
<td>IO_sdram_dq[21]</td>
<td>io</td>
<td>IOL30[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p36/6</td>
<td>IO_sdram_dq[20]</td>
<td>io</td>
<td>IOL30[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p37/6</td>
<td>IO_sdram_dq[19]</td>
<td>io</td>
<td>IOL35[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p38/6</td>
<td>IO_sdram_dq[18]</td>
<td>io</td>
<td>IOL35[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p41/6</td>
<td>IO_sdram_dq[17]</td>
<td>io</td>
<td>IOL39[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p42/6</td>
<td>IO_sdram_dq[16]</td>
<td>io</td>
<td>IOL39[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">13/6</td>
<td>-</td>
<td>in</td>
<td>IOL45[A]</td>
<td>LPLL2_T_in</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">15/6</td>
<td>-</td>
<td>in</td>
<td>IOL47[A]</td>
<td>LPLL2_T_fb</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">16/6</td>
<td>-</td>
<td>in</td>
<td>IOL47[B]</td>
<td>LPLL2_C_fb</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">17/6</td>
<td>-</td>
<td>in</td>
<td>IOL49[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">18/6</td>
<td>-</td>
<td>in</td>
<td>IOL49[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">19/6</td>
<td>-</td>
<td>in</td>
<td>IOL51[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">20/6</td>
<td>-</td>
<td>in</td>
<td>IOL51[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">p89/2</td>
<td>IO_sdram_dq[15]</td>
<td>io</td>
<td>IOR3[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p88/2</td>
<td>IO_sdram_dq[14]</td>
<td>io</td>
<td>IOR3[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p85/2</td>
<td>IO_sdram_dq[13]</td>
<td>io</td>
<td>IOR4[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p84/2</td>
<td>IO_sdram_dq[12]</td>
<td>io</td>
<td>IOR5[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p82/2</td>
<td>IO_sdram_dq[10]</td>
<td>io</td>
<td>IOR5[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p83/2</td>
<td>IO_sdram_dq[11]</td>
<td>io</td>
<td>IOR6[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p79/2</td>
<td>IO_sdram_dq[9]</td>
<td>io</td>
<td>IOR9[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p78/2</td>
<td>IO_sdram_dq[8]</td>
<td>io</td>
<td>IOR9[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p76/2</td>
<td>O_sdram_dqm[1]</td>
<td>out</td>
<td>IOR11[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p73/2</td>
<td>O_sdram_clk</td>
<td>out</td>
<td>IOR11[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p70/2</td>
<td>O_sdram_ba[1]</td>
<td>out</td>
<td>IOR12[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p68/2</td>
<td>O_sdram_addr[10]</td>
<td>out</td>
<td>IOR12[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p69/2</td>
<td>O_sdram_ba[0]</td>
<td>out</td>
<td>IOR13[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p66/2</td>
<td>O_sdram_addr[1]</td>
<td>out</td>
<td>IOR13[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p67/2</td>
<td>O_sdram_addr[0]</td>
<td>out</td>
<td>IOR14[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p65/2</td>
<td>O_sdram_addr[2]</td>
<td>out</td>
<td>IOR14[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p64/2</td>
<td>O_sdram_addr[3]</td>
<td>out</td>
<td>IOR15[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p61/2</td>
<td>O_sdram_dqm[3]</td>
<td>out</td>
<td>IOR15[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p58/2</td>
<td>IO_sdram_dq[25]</td>
<td>io</td>
<td>IOR16[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p55/2</td>
<td>IO_sdram_dq[26]</td>
<td>io</td>
<td>IOR16[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p59/2</td>
<td>IO_sdram_dq[24]</td>
<td>io</td>
<td>IOR17[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p54/2</td>
<td>IO_sdram_dq[27]</td>
<td>io</td>
<td>IOR17[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p53/2</td>
<td>IO_sdram_dq[28]</td>
<td>io</td>
<td>IOR18[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p52/2</td>
<td>IO_sdram_dq[29]</td>
<td>io</td>
<td>IOR18[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">8/2</td>
<td>-</td>
<td>out</td>
<td>IOR25[A]</td>
<td>TDO</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">5/2</td>
<td>-</td>
<td>in</td>
<td>IOR25[B]</td>
<td>TMS</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">6/2</td>
<td>-</td>
<td>in</td>
<td>IOR26[A]</td>
<td>TCK</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">7/2</td>
<td>-</td>
<td>in</td>
<td>IOR26[B]</td>
<td>TDI</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">63/3</td>
<td>-</td>
<td>in</td>
<td>IOR29[A]</td>
<td>GCLKT_3</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">88/3</td>
<td>-</td>
<td>in</td>
<td>IOR30[A]</td>
<td>MODE0</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">87/3</td>
<td>-</td>
<td>in</td>
<td>IOR30[B]</td>
<td>MODE1</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">9/3</td>
<td>-</td>
<td>in</td>
<td>IOR31[B]</td>
<td>RECONFIG_N</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">62/3</td>
<td>flashMiso</td>
<td>in</td>
<td>IOR33[A]</td>
<td>MI/D7</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">61/3</td>
<td>flashMosi</td>
<td>out</td>
<td>IOR33[B]</td>
<td>MO/D6</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">60/3</td>
<td>flashCs</td>
<td>out</td>
<td>IOR34[A]</td>
<td>MCS_N/D5</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">59/3</td>
<td>flashClk</td>
<td>out</td>
<td>IOR34[B]</td>
<td>MCLK/D4</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">57/3</td>
<td>-</td>
<td>in</td>
<td>IOR35[A]</td>
<td>FASTRD_N/D3</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">56/3</td>
<td>-</td>
<td>in</td>
<td>IOR36[A]</td>
<td>SO/D1</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">55/3</td>
<td>-</td>
<td>in</td>
<td>IOR36[B]</td>
<td>SSPI_CS_N/D0</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">54/3</td>
<td>-</td>
<td>in</td>
<td>IOR38[A]</td>
<td>DIN/CLKHOLD_N</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">53/3</td>
<td>-</td>
<td>in</td>
<td>IOR38[B]</td>
<td>DOUT/WE_N</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">52/3</td>
<td>btnUpL</td>
<td>in</td>
<td>IOR39[A]</td>
<td>SCLK</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">p49/3</td>
<td>IO_sdram_dq[30]</td>
<td>io</td>
<td>IOR44[A]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">p48/3</td>
<td>IO_sdram_dq[31]</td>
<td>io</td>
<td>IOR44[B]</td>
<td>-</td>
<td>LVTTL33</td>
<td>-</td>
<td>UP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">51/3</td>
<td>-</td>
<td>in</td>
<td>IOR45[A]</td>
<td>RPLL2_T_in</td>
<td>LVCMOS33</td>
<td>NA</td>
<td>UP</td>
<td>ON</td>
<td>NONE</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">49/3</td>
<td>LCD_BL</td>
<td>out</td>
<td>IOR49[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>DOWN</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
<tr>
<td class="label">48/3</td>
<td>LCD_DEN</td>
<td>out</td>
<td>IOR49[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>NA</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>OFF</td>
<td>NA</td>
<td>3.3</td>
</tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
