[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~rca|fulladder",
    "duplicate":"~rca|rca/fa1:fulladder",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~rca|fulladder_1",
    "duplicate":"~rca|rca/fa2:fulladder",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~rca|fulladder_2",
    "duplicate":"~rca|rca/fa3:fulladder",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~rca|fulladder_3",
    "duplicate":"~rca|rca/fa4:fulladder",
    "index":0.75
  },
  {
    "class":"firrtl.CustomDefaultRegisterEmission",
    "useInitAsPreset":false,
    "disableRandomization":true
  },
  {
    "class":"firrtl.CustomDefaultMemoryEmission",
    "initValue":{
      
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"output/"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~rca|rca>io_Sum",
    "sources":[
      "~rca|rca>io_C",
      "~rca|rca>io_A",
      "~rca|rca>io_B"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~rca|rca>io_Carry",
    "sources":[
      "~rca|rca>io_A",
      "~rca|rca>io_B",
      "~rca|rca>io_C"
    ]
  }
]